
Smart fuses.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000948c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  0800964c  0800964c  0001964c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a70  08009a70  00020284  2**0
                  CONTENTS
  4 .ARM          00000000  08009a70  08009a70  00020284  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009a70  08009a70  00020284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009a70  08009a70  00019a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08009a78  08009a78  00019a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000284  20000000  08009a80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000046c  20000284  08009d04  00020284  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  08009d04  000206f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c240  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044a9  00000000  00000000  0004c4f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  000509a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f8  00000000  00000000  00052010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033fde  00000000  00000000  00053508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000175ca  00000000  00000000  000874e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00132e47  00000000  00000000  0009eab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001d18f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068d4  00000000  00000000  001d1948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000284 	.word	0x20000284
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009634 	.word	0x08009634

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000288 	.word	0x20000288
 80001fc:	08009634 	.word	0x08009634

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b08a      	sub	sp, #40	; 0x28
 80002a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002a6:	f107 031c 	add.w	r3, r7, #28
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
 80002ae:	605a      	str	r2, [r3, #4]
 80002b0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	2200      	movs	r2, #0
 80002b6:	601a      	str	r2, [r3, #0]
 80002b8:	605a      	str	r2, [r3, #4]
 80002ba:	609a      	str	r2, [r3, #8]
 80002bc:	60da      	str	r2, [r3, #12]
 80002be:	611a      	str	r2, [r3, #16]
 80002c0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002c2:	4b2f      	ldr	r3, [pc, #188]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002c4:	4a2f      	ldr	r2, [pc, #188]	; (8000384 <MX_ADC1_Init+0xe4>)
 80002c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002c8:	4b2d      	ldr	r3, [pc, #180]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002ce:	4b2c      	ldr	r3, [pc, #176]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002d4:	4b2a      	ldr	r3, [pc, #168]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002da:	4b29      	ldr	r3, [pc, #164]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002dc:	2200      	movs	r2, #0
 80002de:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002e0:	4b27      	ldr	r3, [pc, #156]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002e2:	2204      	movs	r2, #4
 80002e4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80002e6:	4b26      	ldr	r3, [pc, #152]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002ec:	4b24      	ldr	r3, [pc, #144]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80002f2:	4b23      	ldr	r3, [pc, #140]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002f8:	4b21      	ldr	r3, [pc, #132]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000300:	4b1f      	ldr	r3, [pc, #124]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000302:	2200      	movs	r2, #0
 8000304:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000306:	4b1e      	ldr	r3, [pc, #120]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000308:	2200      	movs	r2, #0
 800030a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800030c:	4b1c      	ldr	r3, [pc, #112]	; (8000380 <MX_ADC1_Init+0xe0>)
 800030e:	2200      	movs	r2, #0
 8000310:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000314:	4b1a      	ldr	r3, [pc, #104]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000316:	2200      	movs	r2, #0
 8000318:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800031a:	4b19      	ldr	r3, [pc, #100]	; (8000380 <MX_ADC1_Init+0xe0>)
 800031c:	2200      	movs	r2, #0
 800031e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000322:	4817      	ldr	r0, [pc, #92]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000324:	f004 fc52 	bl	8004bcc <HAL_ADC_Init>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800032e:	f003 f9a5 	bl	800367c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000332:	2300      	movs	r3, #0
 8000334:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000336:	f107 031c 	add.w	r3, r7, #28
 800033a:	4619      	mov	r1, r3
 800033c:	4810      	ldr	r0, [pc, #64]	; (8000380 <MX_ADC1_Init+0xe0>)
 800033e:	f005 f9b9 	bl	80056b4 <HAL_ADCEx_MultiModeConfigChannel>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000348:	f003 f998 	bl	800367c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <MX_ADC1_Init+0xe8>)
 800034e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000350:	2306      	movs	r3, #6
 8000352:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000354:	2300      	movs	r3, #0
 8000356:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000358:	237f      	movs	r3, #127	; 0x7f
 800035a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800035c:	2304      	movs	r3, #4
 800035e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000360:	2300      	movs	r3, #0
 8000362:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000364:	1d3b      	adds	r3, r7, #4
 8000366:	4619      	mov	r1, r3
 8000368:	4805      	ldr	r0, [pc, #20]	; (8000380 <MX_ADC1_Init+0xe0>)
 800036a:	f004 fd81 	bl	8004e70 <HAL_ADC_ConfigChannel>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000374:	f003 f982 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000378:	bf00      	nop
 800037a:	3728      	adds	r7, #40	; 0x28
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	200002a0 	.word	0x200002a0
 8000384:	50040000 	.word	0x50040000
 8000388:	36902000 	.word	0x36902000

0800038c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b0b2      	sub	sp, #200	; 0xc8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000394:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
 800039e:	609a      	str	r2, [r3, #8]
 80003a0:	60da      	str	r2, [r3, #12]
 80003a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003a4:	f107 031c 	add.w	r3, r7, #28
 80003a8:	2298      	movs	r2, #152	; 0x98
 80003aa:	2100      	movs	r1, #0
 80003ac:	4618      	mov	r0, r3
 80003ae:	f008 f977 	bl	80086a0 <memset>
  if(adcHandle->Instance==ADC1)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a42      	ldr	r2, [pc, #264]	; (80004c0 <HAL_ADC_MspInit+0x134>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d17d      	bne.n	80004b8 <HAL_ADC_MspInit+0x12c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80003c0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80003c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80003c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80003ca:	2302      	movs	r3, #2
 80003cc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 80003ce:	2302      	movs	r3, #2
 80003d0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80003d2:	2308      	movs	r3, #8
 80003d4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80003d6:	2302      	movs	r3, #2
 80003d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80003da:	2302      	movs	r3, #2
 80003dc:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80003de:	2302      	movs	r3, #2
 80003e0:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80003e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80003e6:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e8:	f107 031c 	add.w	r3, r7, #28
 80003ec:	4618      	mov	r0, r3
 80003ee:	f007 faeb 	bl	80079c8 <HAL_RCCEx_PeriphCLKConfig>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80003f8:	f003 f940 	bl	800367c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80003fc:	4b31      	ldr	r3, [pc, #196]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 80003fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000400:	4a30      	ldr	r2, [pc, #192]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000402:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000406:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000408:	4b2e      	ldr	r3, [pc, #184]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800040a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800040c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000410:	61bb      	str	r3, [r7, #24]
 8000412:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000414:	4b2b      	ldr	r3, [pc, #172]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000418:	4a2a      	ldr	r2, [pc, #168]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800041a:	f043 0301 	orr.w	r3, r3, #1
 800041e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000420:	4b28      	ldr	r3, [pc, #160]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000424:	f003 0301 	and.w	r3, r3, #1
 8000428:	617b      	str	r3, [r7, #20]
 800042a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800042c:	4b25      	ldr	r3, [pc, #148]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800042e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000430:	4a24      	ldr	r2, [pc, #144]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000432:	f043 0304 	orr.w	r3, r3, #4
 8000436:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000438:	4b22      	ldr	r3, [pc, #136]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800043a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800043c:	f003 0304 	and.w	r3, r3, #4
 8000440:	613b      	str	r3, [r7, #16]
 8000442:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000444:	4b1f      	ldr	r3, [pc, #124]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000446:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000448:	4a1e      	ldr	r2, [pc, #120]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800044a:	f043 0302 	orr.w	r3, r3, #2
 800044e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000450:	4b1c      	ldr	r3, [pc, #112]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000454:	f003 0302 	and.w	r3, r3, #2
 8000458:	60fb      	str	r3, [r7, #12]
 800045a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800045c:	2301      	movs	r3, #1
 800045e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000462:	230b      	movs	r3, #11
 8000464:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000468:	2300      	movs	r3, #0
 800046a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000472:	4619      	mov	r1, r3
 8000474:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000478:	f006 f91e 	bl	80066b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800047c:	2330      	movs	r3, #48	; 0x30
 800047e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000482:	230b      	movs	r3, #11
 8000484:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800048e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000492:	4619      	mov	r1, r3
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <HAL_ADC_MspInit+0x13c>)
 8000496:	f006 f90f 	bl	80066b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800049a:	2303      	movs	r3, #3
 800049c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80004a0:	230b      	movs	r3, #11
 80004a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a6:	2300      	movs	r3, #0
 80004a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80004b0:	4619      	mov	r1, r3
 80004b2:	4806      	ldr	r0, [pc, #24]	; (80004cc <HAL_ADC_MspInit+0x140>)
 80004b4:	f006 f900 	bl	80066b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80004b8:	bf00      	nop
 80004ba:	37c8      	adds	r7, #200	; 0xc8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	50040000 	.word	0x50040000
 80004c4:	40021000 	.word	0x40021000
 80004c8:	48000800 	.word	0x48000800
 80004cc:	48000400 	.word	0x48000400

080004d0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80004d4:	4b17      	ldr	r3, [pc, #92]	; (8000534 <MX_CAN1_Init+0x64>)
 80004d6:	4a18      	ldr	r2, [pc, #96]	; (8000538 <MX_CAN1_Init+0x68>)
 80004d8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80004da:	4b16      	ldr	r3, [pc, #88]	; (8000534 <MX_CAN1_Init+0x64>)
 80004dc:	2206      	movs	r2, #6
 80004de:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80004e0:	4b14      	ldr	r3, [pc, #80]	; (8000534 <MX_CAN1_Init+0x64>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004e6:	4b13      	ldr	r3, [pc, #76]	; (8000534 <MX_CAN1_Init+0x64>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_14TQ;
 80004ec:	4b11      	ldr	r3, [pc, #68]	; (8000534 <MX_CAN1_Init+0x64>)
 80004ee:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
 80004f2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 80004f4:	4b0f      	ldr	r3, [pc, #60]	; (8000534 <MX_CAN1_Init+0x64>)
 80004f6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80004fa:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80004fc:	4b0d      	ldr	r3, [pc, #52]	; (8000534 <MX_CAN1_Init+0x64>)
 80004fe:	2200      	movs	r2, #0
 8000500:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000502:	4b0c      	ldr	r3, [pc, #48]	; (8000534 <MX_CAN1_Init+0x64>)
 8000504:	2200      	movs	r2, #0
 8000506:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000508:	4b0a      	ldr	r3, [pc, #40]	; (8000534 <MX_CAN1_Init+0x64>)
 800050a:	2200      	movs	r2, #0
 800050c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800050e:	4b09      	ldr	r3, [pc, #36]	; (8000534 <MX_CAN1_Init+0x64>)
 8000510:	2200      	movs	r2, #0
 8000512:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000514:	4b07      	ldr	r3, [pc, #28]	; (8000534 <MX_CAN1_Init+0x64>)
 8000516:	2200      	movs	r2, #0
 8000518:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800051a:	4b06      	ldr	r3, [pc, #24]	; (8000534 <MX_CAN1_Init+0x64>)
 800051c:	2200      	movs	r2, #0
 800051e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000520:	4804      	ldr	r0, [pc, #16]	; (8000534 <MX_CAN1_Init+0x64>)
 8000522:	f005 f96b 	bl	80057fc <HAL_CAN_Init>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d001      	beq.n	8000530 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800052c:	f003 f8a6 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000308 	.word	0x20000308
 8000538:	40006400 	.word	0x40006400

0800053c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08a      	sub	sp, #40	; 0x28
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000544:	f107 0314 	add.w	r3, r7, #20
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	605a      	str	r2, [r3, #4]
 800054e:	609a      	str	r2, [r3, #8]
 8000550:	60da      	str	r2, [r3, #12]
 8000552:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a20      	ldr	r2, [pc, #128]	; (80005dc <HAL_CAN_MspInit+0xa0>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d139      	bne.n	80005d2 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800055e:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000562:	4a1f      	ldr	r2, [pc, #124]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000564:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000568:	6593      	str	r3, [r2, #88]	; 0x58
 800056a:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 800056c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800056e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000572:	613b      	str	r3, [r7, #16]
 8000574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000576:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057a:	4a19      	ldr	r2, [pc, #100]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000582:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800058e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000594:	2302      	movs	r3, #2
 8000596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000598:	2300      	movs	r3, #0
 800059a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800059c:	2303      	movs	r3, #3
 800059e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80005a0:	2309      	movs	r3, #9
 80005a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a4:	f107 0314 	add.w	r3, r7, #20
 80005a8:	4619      	mov	r1, r3
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ae:	f006 f883 	bl	80066b8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2100      	movs	r1, #0
 80005b6:	2014      	movs	r0, #20
 80005b8:	f006 f847 	bl	800664a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80005bc:	2014      	movs	r0, #20
 80005be:	f006 f860 	bl	8006682 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2100      	movs	r1, #0
 80005c6:	2015      	movs	r0, #21
 80005c8:	f006 f83f 	bl	800664a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80005cc:	2015      	movs	r0, #21
 80005ce:	f006 f858 	bl	8006682 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80005d2:	bf00      	nop
 80005d4:	3728      	adds	r7, #40	; 0x28
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40006400 	.word	0x40006400
 80005e0:	40021000 	.word	0x40021000

080005e4 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	6039      	str	r1, [r7, #0]
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr

080005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE>:
{
	return this->channels[size_t(channel)].current;
}

template <uint32_t num_of_sf>
void SmartFuseHandler<num_of_sf>::emplaceBack(const GPIO_TypeDef * const port, const uint32_t pin, const SPI_HandleTypeDef *const hspi, std::array < ChannelSettings, number_of_channels_per_fuse >channels_settings)
 80005fc:	b590      	push	{r4, r7, lr}
 80005fe:	b087      	sub	sp, #28
 8000600:	af02      	add	r7, sp, #8
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	603b      	str	r3, [r7, #0]
{
	this->smart_fuses.emplace_back(port, pin, hspi, channels_settings);
 800060a:	68f8      	ldr	r0, [r7, #12]
 800060c:	463b      	mov	r3, r7
 800060e:	1d3a      	adds	r2, r7, #4
 8000610:	f107 0108 	add.w	r1, r7, #8
 8000614:	f107 0420 	add.w	r4, r7, #32
 8000618:	9400      	str	r4, [sp, #0]
 800061a:	f001 fc1d 	bl	8001e58 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJRKPK12GPIO_TypeDefRKmRKPK19__SPI_HandleTypeDefRSt5arrayI15ChannelSettingsLj6EEEEEvDpOT_>
}
 800061e:	bf00      	nop
 8000620:	3714      	adds	r7, #20
 8000622:	46bd      	mov	sp, r7
 8000624:	bd90      	pop	{r4, r7, pc}

08000626 <_ZN16SmartFuseHandlerILm4EE9handleAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::handleAll()
 8000626:	b580      	push	{r7, lr}
 8000628:	b088      	sub	sp, #32
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 800062e:	2300      	movs	r3, #0
 8000630:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	4618      	mov	r0, r3
 800063a:	f001 fc64 	bl	8001f06 <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 800063e:	61b8      	str	r0, [r7, #24]
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fc6b 	bl	8001f1e <_ZN3etl7ivectorI9SmartFuseE3endEv>
 8000648:	6138      	str	r0, [r7, #16]
 800064a:	69ba      	ldr	r2, [r7, #24]
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	429a      	cmp	r2, r3
 8000650:	d00f      	beq.n	8000672 <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x4c>
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.handle();
 8000656:	68f8      	ldr	r0, [r7, #12]
 8000658:	f000 fc9e 	bl	8000f98 <_ZN9SmartFuse6handleEv>
 800065c:	4603      	mov	r3, r0
 800065e:	72fb      	strb	r3, [r7, #11]
		if(x != SmartFuseState::Ok) result = x;
 8000660:	7afb      	ldrb	r3, [r7, #11]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x44>
 8000666:	7afb      	ldrb	r3, [r7, #11]
 8000668:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	3374      	adds	r3, #116	; 0x74
 800066e:	61bb      	str	r3, [r7, #24]
 8000670:	e7eb      	b.n	800064a <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x24>
	}

	return result;
 8000672:	7ffb      	ldrb	r3, [r7, #31]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3720      	adds	r7, #32
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}

0800067c <_ZN16SmartFuseHandlerILm4EE7initAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::initAll()
 800067c:	b580      	push	{r7, lr}
 800067e:	b088      	sub	sp, #32
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 8000684:	2300      	movs	r3, #0
 8000686:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	617b      	str	r3, [r7, #20]
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	4618      	mov	r0, r3
 8000690:	f001 fc39 	bl	8001f06 <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 8000694:	61b8      	str	r0, [r7, #24]
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	4618      	mov	r0, r3
 800069a:	f001 fc40 	bl	8001f1e <_ZN3etl7ivectorI9SmartFuseE3endEv>
 800069e:	6138      	str	r0, [r7, #16]
 80006a0:	69ba      	ldr	r2, [r7, #24]
 80006a2:	693b      	ldr	r3, [r7, #16]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d00f      	beq.n	80006c8 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x4c>
 80006a8:	69bb      	ldr	r3, [r7, #24]
 80006aa:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.init();
 80006ac:	68f8      	ldr	r0, [r7, #12]
 80006ae:	f000 fc18 	bl	8000ee2 <_ZN9SmartFuse4initEv>
 80006b2:	4603      	mov	r3, r0
 80006b4:	72fb      	strb	r3, [r7, #11]
		if(x != SmartFuseState::Ok) result = x;
 80006b6:	7afb      	ldrb	r3, [r7, #11]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x44>
 80006bc:	7afb      	ldrb	r3, [r7, #11]
 80006be:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	3374      	adds	r3, #116	; 0x74
 80006c4:	61bb      	str	r3, [r7, #24]
 80006c6:	e7eb      	b.n	80006a0 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x24>
	}

	return result;
 80006c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3720      	adds	r7, #32
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <_ZN16SmartFuseHandlerILm4EE9enableAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::enableAll()
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b088      	sub	sp, #32
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 80006da:	2300      	movs	r3, #0
 80006dc:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	617b      	str	r3, [r7, #20]
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f001 fc0e 	bl	8001f06 <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 80006ea:	61b8      	str	r0, [r7, #24]
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 fc15 	bl	8001f1e <_ZN3etl7ivectorI9SmartFuseE3endEv>
 80006f4:	6138      	str	r0, [r7, #16]
 80006f6:	69ba      	ldr	r2, [r7, #24]
 80006f8:	693b      	ldr	r3, [r7, #16]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d012      	beq.n	8000724 <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x52>
 80006fe:	69bb      	ldr	r3, [r7, #24]
 8000700:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.enable();
 8000702:	68f8      	ldr	r0, [r7, #12]
 8000704:	f000 fc08 	bl	8000f18 <_ZN9SmartFuse6enableEv>
 8000708:	4603      	mov	r3, r0
 800070a:	72fb      	strb	r3, [r7, #11]
		HAL_Delay(5);
 800070c:	2005      	movs	r0, #5
 800070e:	f004 f899 	bl	8004844 <HAL_Delay>
		if(x != SmartFuseState::Ok) result = x;
 8000712:	7afb      	ldrb	r3, [r7, #11]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x4a>
 8000718:	7afb      	ldrb	r3, [r7, #11]
 800071a:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	3374      	adds	r3, #116	; 0x74
 8000720:	61bb      	str	r3, [r7, #24]
 8000722:	e7e8      	b.n	80006f6 <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x24>
	}

	return result;
 8000724:	7ffb      	ldrb	r3, [r7, #31]
}
 8000726:	4618      	mov	r0, r3
 8000728:	3720      	adds	r7, #32
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <_ZN16SmartFuseHandlerILm4EE9getStatesEv>:

	return result;
}

template <uint32_t num_of_sf>
std::array < SmartFuseState, num_of_sf >  SmartFuseHandler<num_of_sf>::getStates()
 800072e:	b5b0      	push	{r4, r5, r7, lr}
 8000730:	b086      	sub	sp, #24
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
{
	std::array < SmartFuseState, num_of_sf > x;

	for(size_t i = 0; i < num_of_sf; i++)
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	2b03      	cmp	r3, #3
 800073e:	d815      	bhi.n	800076c <_ZN16SmartFuseHandlerILm4EE9getStatesEv+0x3e>
	{
		x[i] = this->smart_fuses[i].getState();
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6979      	ldr	r1, [r7, #20]
 8000744:	4618      	mov	r0, r3
 8000746:	f001 fc05 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800074a:	4605      	mov	r5, r0
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	6979      	ldr	r1, [r7, #20]
 8000752:	4618      	mov	r0, r3
 8000754:	f001 fbef 	bl	8001f36 <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>
 8000758:	4604      	mov	r4, r0
 800075a:	4628      	mov	r0, r5
 800075c:	f000 fee0 	bl	8001520 <_ZNK9SmartFuse8getStateEv>
 8000760:	4603      	mov	r3, r0
 8000762:	7023      	strb	r3, [r4, #0]
	for(size_t i = 0; i < num_of_sf; i++)
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	3301      	adds	r3, #1
 8000768:	617b      	str	r3, [r7, #20]
 800076a:	e7e6      	b.n	800073a <_ZN16SmartFuseHandlerILm4EE9getStatesEv+0xc>
	}

	return x;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	613b      	str	r3, [r7, #16]
 8000770:	2300      	movs	r3, #0
 8000772:	7c3a      	ldrb	r2, [r7, #16]
 8000774:	f362 0307 	bfi	r3, r2, #0, #8
 8000778:	7c7a      	ldrb	r2, [r7, #17]
 800077a:	f362 230f 	bfi	r3, r2, #8, #8
 800077e:	7cba      	ldrb	r2, [r7, #18]
 8000780:	f362 4317 	bfi	r3, r2, #16, #8
 8000784:	7cfa      	ldrb	r2, [r7, #19]
 8000786:	f362 631f 	bfi	r3, r2, #24, #8
}
 800078a:	4618      	mov	r0, r3
 800078c:	3718      	adds	r7, #24
 800078e:	46bd      	mov	sp, r7
 8000790:	bdb0      	pop	{r4, r5, r7, pc}

08000792 <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv>:

template <uint32_t num_of_sf>
std::array < std::array < ChannelState, number_of_channels_per_fuse >, num_of_sf > SmartFuseHandler<num_of_sf>::getChannelsStates()
 8000792:	b5b0      	push	{r4, r5, r7, lr}
 8000794:	b086      	sub	sp, #24
 8000796:	af00      	add	r7, sp, #0
 8000798:	60f8      	str	r0, [r7, #12]
 800079a:	60b9      	str	r1, [r7, #8]
{
	std::array < std::array < ChannelState, number_of_channels_per_fuse >, num_of_sf > x;

	for(size_t i = 0; i < num_of_sf; i++)
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	2b03      	cmp	r3, #3
 80007a4:	d819      	bhi.n	80007da <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv+0x48>
	{
		x[i] = this->smart_fuses[i].getChannelsStates();
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	6979      	ldr	r1, [r7, #20]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 fbd2 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80007b0:	4604      	mov	r4, r0
 80007b2:	6979      	ldr	r1, [r7, #20]
 80007b4:	68f8      	ldr	r0, [r7, #12]
 80007b6:	f001 fbdf 	bl	8001f78 <_ZNSt5arrayIS_I12ChannelStateLj6EELj4EEixEj>
 80007ba:	4605      	mov	r5, r0
 80007bc:	463b      	mov	r3, r7
 80007be:	4621      	mov	r1, r4
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 fecd 	bl	8001560 <_ZN9SmartFuse17getChannelsStatesEv>
 80007c6:	462a      	mov	r2, r5
 80007c8:	463b      	mov	r3, r7
 80007ca:	6819      	ldr	r1, [r3, #0]
 80007cc:	6011      	str	r1, [r2, #0]
 80007ce:	889b      	ldrh	r3, [r3, #4]
 80007d0:	8093      	strh	r3, [r2, #4]
	for(size_t i = 0; i < num_of_sf; i++)
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	3301      	adds	r3, #1
 80007d6:	617b      	str	r3, [r7, #20]
 80007d8:	e7e2      	b.n	80007a0 <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv+0xe>
	}

	return x;
 80007da:	bf00      	nop
}
 80007dc:	68f8      	ldr	r0, [r7, #12]
 80007de:	3718      	adds	r7, #24
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bdb0      	pop	{r4, r5, r7, pc}

080007e4 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv>:

template <uint32_t num_of_sf>
std::array < std::array < uint16_t, number_of_channels_per_fuse >, num_of_sf > SmartFuseHandler<num_of_sf>::getChannelsCurrents()
 80007e4:	b5b0      	push	{r4, r5, r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6178      	str	r0, [r7, #20]
 80007ec:	6139      	str	r1, [r7, #16]
{
	std::array < std::array < uint16_t, number_of_channels_per_fuse >, num_of_sf > x;
	for(size_t i = 0; i < num_of_sf; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	61fb      	str	r3, [r7, #28]
 80007f2:	69fb      	ldr	r3, [r7, #28]
 80007f4:	2b03      	cmp	r3, #3
 80007f6:	d81b      	bhi.n	8000830 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv+0x4c>
	{
		x[i] = this->smart_fuses[i].getChannelsCurrents();
 80007f8:	693b      	ldr	r3, [r7, #16]
 80007fa:	69f9      	ldr	r1, [r7, #28]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f001 fba9 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8000802:	4604      	mov	r4, r0
 8000804:	69f9      	ldr	r1, [r7, #28]
 8000806:	6978      	ldr	r0, [r7, #20]
 8000808:	f001 fbc5 	bl	8001f96 <_ZNSt5arrayIS_ItLj6EELj4EEixEj>
 800080c:	4605      	mov	r5, r0
 800080e:	463b      	mov	r3, r7
 8000810:	4621      	mov	r1, r4
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fee9 	bl	80015ea <_ZN9SmartFuse19getChannelsCurrentsEv>
 8000818:	462a      	mov	r2, r5
 800081a:	463b      	mov	r3, r7
 800081c:	6818      	ldr	r0, [r3, #0]
 800081e:	6859      	ldr	r1, [r3, #4]
 8000820:	689b      	ldr	r3, [r3, #8]
 8000822:	6010      	str	r0, [r2, #0]
 8000824:	6051      	str	r1, [r2, #4]
 8000826:	6093      	str	r3, [r2, #8]
	for(size_t i = 0; i < num_of_sf; i++)
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	3301      	adds	r3, #1
 800082c:	61fb      	str	r3, [r7, #28]
 800082e:	e7e0      	b.n	80007f2 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv+0xe>
	}

	return x;
 8000830:	bf00      	nop
}
 8000832:	6978      	ldr	r0, [r7, #20]
 8000834:	3720      	adds	r7, #32
 8000836:	46bd      	mov	sp, r7
 8000838:	bdb0      	pop	{r4, r5, r7, pc}

0800083a <_ZNK3etl7ibitset5countEv>:
    }

    //*************************************************************************
    /// Count the number of bits set.
    //*************************************************************************
    size_t count() const
 800083a:	b580      	push	{r7, lr}
 800083c:	b084      	sub	sp, #16
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
    {
      size_t n = 0UL;
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]

      for (size_t i = 0UL; i < SIZE; ++i)
 8000846:	2300      	movs	r3, #0
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	429a      	cmp	r2, r3
 8000852:	d210      	bcs.n	8000876 <_ZNK3etl7ibitset5countEv+0x3c>
      {
        n += etl::count_bits(pdata[i]);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	68da      	ldr	r2, [r3, #12]
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	4413      	add	r3, r2
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	4618      	mov	r0, r3
 8000860:	f001 f9cf 	bl	8001c02 <_ZN3etl10count_bitsIhEENS_9enable_ifIXaaaasrNS_11is_integralIT_EE5valuesrNS_11is_unsignedIS3_EE5valueeqsrNS_15integral_limitsIS3_EE4bitsLj8EEhE4typeES3_>
 8000864:	4603      	mov	r3, r0
 8000866:	461a      	mov	r2, r3
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	4413      	add	r3, r2
 800086c:	60fb      	str	r3, [r7, #12]
      for (size_t i = 0UL; i < SIZE; ++i)
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	3301      	adds	r3, #1
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	e7e9      	b.n	800084a <_ZNK3etl7ibitset5countEv+0x10>
      }

      return n;
 8000876:	68fb      	ldr	r3, [r7, #12]
    }
 8000878:	4618      	mov	r0, r3
 800087a:	3710      	adds	r7, #16
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}

08000880 <_ZN3etl7ibitset5resetEv>:
    }

    //*************************************************************************
    /// Resets the bitset.
    //*************************************************************************
    ibitset& reset()
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
    {
      for (size_t i = 0UL; i < SIZE; ++i)
 8000888:	2300      	movs	r3, #0
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	429a      	cmp	r2, r3
 8000894:	d209      	bcs.n	80008aa <_ZN3etl7ibitset5resetEv+0x2a>
      {
        pdata[i] = ALL_CLEAR;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	68da      	ldr	r2, [r3, #12]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	4413      	add	r3, r2
 800089e:	2200      	movs	r2, #0
 80008a0:	701a      	strb	r2, [r3, #0]
      for (size_t i = 0UL; i < SIZE; ++i)
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	3301      	adds	r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	e7f0      	b.n	800088c <_ZN3etl7ibitset5resetEv+0xc>
      }

      return *this;
 80008aa:	687b      	ldr	r3, [r7, #4]
    }
 80008ac:	4618      	mov	r0, r3
 80008ae:	3714      	adds	r7, #20
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <_ZN3etl7ibitset10initialiseEy>:
  protected:

    //*************************************************************************
    /// Initialise from an unsigned long long.
    //*************************************************************************
    ibitset& initialise(unsigned long long value)
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	e9c7 2300 	strd	r2, r3, [r7]
    {
      reset();
 80008c4:	68f8      	ldr	r0, [r7, #12]
 80008c6:	f7ff ffdb 	bl	8000880 <_ZN3etl7ibitset5resetEv>

      const size_t SHIFT = (integral_limits<unsigned long long>::bits <= (int)BITS_PER_ELEMENT) ? 0 : BITS_PER_ELEMENT;
 80008ca:	2308      	movs	r3, #8
 80008cc:	613b      	str	r3, [r7, #16]
      {
        pdata[0] = element_t(value);
      }
      else
      {
        size_t i = 0UL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]

        while ((value != 0) && (i < SIZE))
 80008d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	d019      	beq.n	800090e <_ZN3etl7ibitset10initialiseEy+0x56>
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	689b      	ldr	r3, [r3, #8]
 80008de:	697a      	ldr	r2, [r7, #20]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d214      	bcs.n	800090e <_ZN3etl7ibitset10initialiseEy+0x56>
        {
          pdata[i++] = value & ALL_SET;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	68da      	ldr	r2, [r3, #12]
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	1c59      	adds	r1, r3, #1
 80008ec:	6179      	str	r1, [r7, #20]
 80008ee:	4413      	add	r3, r2
 80008f0:	783a      	ldrb	r2, [r7, #0]
 80008f2:	701a      	strb	r2, [r3, #0]
          value = value >> SHIFT;
 80008f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80008f8:	f04f 0200 	mov.w	r2, #0
 80008fc:	f04f 0300 	mov.w	r3, #0
 8000900:	0a02      	lsrs	r2, r0, #8
 8000902:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000906:	0a0b      	lsrs	r3, r1, #8
 8000908:	e9c7 2300 	strd	r2, r3, [r7]
        while ((value != 0) && (i < SIZE))
 800090c:	e7e1      	b.n	80008d2 <_ZN3etl7ibitset10initialiseEy+0x1a>
        }
      }

      pdata[SIZE - 1] &= TOP_MASK;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	68da      	ldr	r2, [r3, #12]
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	3b01      	subs	r3, #1
 8000918:	4413      	add	r3, r2
 800091a:	7819      	ldrb	r1, [r3, #0]
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	781a      	ldrb	r2, [r3, #0]
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	68d8      	ldr	r0, [r3, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	3b01      	subs	r3, #1
 800092a:	4403      	add	r3, r0
 800092c:	400a      	ands	r2, r1
 800092e:	b2d2      	uxtb	r2, r2
 8000930:	701a      	strb	r2, [r3, #0]

      return *this;
 8000932:	68fb      	ldr	r3, [r7, #12]
    }
 8000934:	4618      	mov	r0, r3
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <_ZN3etl7ibitsetC1EjjPh>:
    }

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    ibitset(size_t nbits_, size_t size_, element_t* pdata_)
 800093c:	b480      	push	{r7}
 800093e:	b087      	sub	sp, #28
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
 8000948:	603b      	str	r3, [r7, #0]
      : NBITS(nbits_),
        SIZE(size_),
        pdata(pdata_)
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	68ba      	ldr	r2, [r7, #8]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	687a      	ldr	r2, [r7, #4]
 8000954:	609a      	str	r2, [r3, #8]
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	683a      	ldr	r2, [r7, #0]
 800095a:	60da      	str	r2, [r3, #12]
    {
      size_t allocated_bits = SIZE * BITS_PER_ELEMENT;
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	617b      	str	r3, [r7, #20]
      size_t top_mask_shift = ((BITS_PER_ELEMENT - (allocated_bits - NBITS)) % BITS_PER_ELEMENT);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	685a      	ldr	r2, [r3, #4]
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	1ad3      	subs	r3, r2, r3
 800096c:	f003 0307 	and.w	r3, r3, #7
 8000970:	613b      	str	r3, [r7, #16]
      TOP_MASK = element_t(top_mask_shift == 0 ? ALL_SET : ~(ALL_SET << top_mask_shift));
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d007      	beq.n	8000988 <_ZN3etl7ibitsetC1EjjPh+0x4c>
 8000978:	22ff      	movs	r2, #255	; 0xff
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	b2db      	uxtb	r3, r3
 8000982:	43db      	mvns	r3, r3
 8000984:	b2da      	uxtb	r2, r3
 8000986:	e000      	b.n	800098a <_ZN3etl7ibitsetC1EjjPh+0x4e>
 8000988:	22ff      	movs	r2, #255	; 0xff
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	701a      	strb	r2, [r3, #0]
    }
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	4618      	mov	r0, r3
 8000992:	371c      	adds	r7, #28
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <_ZN3etl7ibitsetD1Ev>:
    virtual ~ibitset()
    {
    }
#else
  protected:
    ~ibitset()
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
    {
    }
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4618      	mov	r0, r3
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr

080009b2 <_ZN3etl6bitsetILj8EED1Ev>:
  /// Does not use std::string.
  ///\tparam MAXN The number of bits.
  ///\ingroup bitset
  //*************************************************************************
  template <const size_t MAXN>
  class bitset : public etl::ibitset
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ffed 	bl	800099c <_ZN3etl7ibitsetD1Ev>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4618      	mov	r0, r3
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev>:
   *
   *  @tparam  Tp  Type of element. Required to be a complete type.
   *  @tparam  Nm  Number of elements.
  */
  template<typename _Tp, std::size_t _Nm>
    struct array
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d00a      	beq.n	80009f0 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x24>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	429c      	cmp	r4, r3
 80009e4:	d004      	beq.n	80009f0 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x24>
 80009e6:	3c14      	subs	r4, #20
 80009e8:	4620      	mov	r0, r4
 80009ea:	f7ff ffe2 	bl	80009b2 <_ZN3etl6bitsetILj8EED1Ev>
 80009ee:	e7f7      	b.n	80009e0 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x14>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4618      	mov	r0, r3
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd90      	pop	{r4, r7, pc}

080009fa <_ZL11checkParitySt5arrayIhLj3EE>:
{
 80009fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009fe:	b097      	sub	sp, #92	; 0x5c
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
	size_t buff = 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	657b      	str	r3, [r7, #84]	; 0x54
	std::array< etl::bitset<8>, 3 > bits { x[0], x[1], x[2] };
 8000a08:	f107 0408 	add.w	r4, r7, #8
 8000a0c:	1d3b      	adds	r3, r7, #4
 8000a0e:	2100      	movs	r1, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f001 f91d 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000a16:	4603      	mov	r3, r0
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	461d      	mov	r5, r3
 8000a20:	4616      	mov	r6, r2
 8000a22:	462a      	mov	r2, r5
 8000a24:	4633      	mov	r3, r6
 8000a26:	4620      	mov	r0, r4
 8000a28:	f001 f921 	bl	8001c6e <_ZN3etl6bitsetILj8EEC1Ey>
 8000a2c:	3414      	adds	r4, #20
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	2101      	movs	r1, #1
 8000a32:	4618      	mov	r0, r3
 8000a34:	f001 f90c 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2200      	movs	r2, #0
 8000a40:	469a      	mov	sl, r3
 8000a42:	4693      	mov	fp, r2
 8000a44:	4652      	mov	r2, sl
 8000a46:	465b      	mov	r3, fp
 8000a48:	4620      	mov	r0, r4
 8000a4a:	f001 f910 	bl	8001c6e <_ZN3etl6bitsetILj8EEC1Ey>
 8000a4e:	3414      	adds	r4, #20
 8000a50:	1d3b      	adds	r3, r7, #4
 8000a52:	2102      	movs	r1, #2
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 f8fb 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	2200      	movs	r2, #0
 8000a62:	4698      	mov	r8, r3
 8000a64:	4691      	mov	r9, r2
 8000a66:	4642      	mov	r2, r8
 8000a68:	464b      	mov	r3, r9
 8000a6a:	4620      	mov	r0, r4
 8000a6c:	f001 f8ff 	bl	8001c6e <_ZN3etl6bitsetILj8EEC1Ey>
	for (auto &bit : bits) buff += bit.count();
 8000a70:	f107 0308 	add.w	r3, r7, #8
 8000a74:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a76:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000a78:	f001 f911 	bl	8001c9e <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE5beginEv>
 8000a7c:	6538      	str	r0, [r7, #80]	; 0x50
 8000a7e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000a80:	f001 f919 	bl	8001cb6 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE3endEv>
 8000a84:	64b8      	str	r0, [r7, #72]	; 0x48
 8000a86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000a8a:	429a      	cmp	r2, r3
 8000a8c:	d00d      	beq.n	8000aaa <_ZL11checkParitySt5arrayIhLj3EE+0xb0>
 8000a8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a90:	647b      	str	r3, [r7, #68]	; 0x44
 8000a92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fed0 	bl	800083a <_ZNK3etl7ibitset5countEv>
 8000a9a:	4602      	mov	r2, r0
 8000a9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a9e:	4413      	add	r3, r2
 8000aa0:	657b      	str	r3, [r7, #84]	; 0x54
 8000aa2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000aa4:	3314      	adds	r3, #20
 8000aa6:	653b      	str	r3, [r7, #80]	; 0x50
 8000aa8:	e7ed      	b.n	8000a86 <_ZL11checkParitySt5arrayIhLj3EE+0x8c>
	return (buff % 2 == 0);
 8000aaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000aac:	f003 0301 	and.w	r3, r3, #1
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	bf0c      	ite	eq
 8000ab4:	2301      	moveq	r3, #1
 8000ab6:	2300      	movne	r3, #0
 8000ab8:	b2dc      	uxtb	r4, r3
	std::array< etl::bitset<8>, 3 > bits { x[0], x[1], x[2] };
 8000aba:	f107 0308 	add.w	r3, r7, #8
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff84 	bl	80009cc <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev>
	return (buff % 2 == 0);
 8000ac4:	4623      	mov	r3, r4
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	375c      	adds	r7, #92	; 0x5c
 8000aca:	46bd      	mov	sp, r7
 8000acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000ad0 <_ZL18calculateParityBitRSt5arrayIhLj3EE>:
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	data[2] &= ~(1 << 0);
 8000ad8:	2102      	movs	r1, #2
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f001 f8b8 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	781a      	ldrb	r2, [r3, #0]
 8000ae4:	f022 0201 	bic.w	r2, r2, #1
 8000ae8:	b2d2      	uxtb	r2, r2
 8000aea:	701a      	strb	r2, [r3, #0]
	if (checkParity(data)) data[2] |= (1 << 0);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	781a      	ldrb	r2, [r3, #0]
 8000af0:	7859      	ldrb	r1, [r3, #1]
 8000af2:	0209      	lsls	r1, r1, #8
 8000af4:	430a      	orrs	r2, r1
 8000af6:	789b      	ldrb	r3, [r3, #2]
 8000af8:	041b      	lsls	r3, r3, #16
 8000afa:	431a      	orrs	r2, r3
 8000afc:	2300      	movs	r3, #0
 8000afe:	f362 0317 	bfi	r3, r2, #0, #24
 8000b02:	4618      	mov	r0, r3
 8000b04:	f7ff ff79 	bl	80009fa <_ZL11checkParitySt5arrayIhLj3EE>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d009      	beq.n	8000b22 <_ZL18calculateParityBitRSt5arrayIhLj3EE+0x52>
 8000b0e:	2102      	movs	r1, #2
 8000b10:	6878      	ldr	r0, [r7, #4]
 8000b12:	f001 f89d 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000b16:	4603      	mov	r3, r0
 8000b18:	781a      	ldrb	r2, [r3, #0]
 8000b1a:	f042 0201 	orr.w	r2, r2, #1
 8000b1e:	b2d2      	uxtb	r2, r2
 8000b20:	701a      	strb	r2, [r3, #0]
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>:
{
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
 8000b32:	6039      	str	r1, [r7, #0]
	this->last_gsb = x[0];
 8000b34:	463b      	mov	r3, r7
 8000b36:	2100      	movs	r1, #0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f001 f889 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	781a      	ldrb	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	709a      	strb	r2, [r3, #2]
	if(x[0] & 0b10000000) return SmartFuseState::Ok; 		//at the beginning to save some computing time
 8000b46:	463b      	mov	r3, r7
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f001 f880 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000b50:	4603      	mov	r3, r0
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	b25b      	sxtb	r3, r3
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	09db      	lsrs	r3, r3, #7
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x3a>
 8000b60:	2300      	movs	r3, #0
 8000b62:	e07e      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000001) return SmartFuseState::FailSafe;
 8000b64:	463b      	mov	r3, r7
 8000b66:	2100      	movs	r1, #0
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f001 f871 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	bf14      	ite	ne
 8000b7a:	2301      	movne	r3, #1
 8000b7c:	2300      	moveq	r3, #0
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x5e>
 8000b84:	2307      	movs	r3, #7
 8000b86:	e06c      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000010) return SmartFuseState::OLOFF;
 8000b88:	463b      	mov	r3, r7
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f001 f85f 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000b92:	4603      	mov	r3, r0
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	bf14      	ite	ne
 8000b9e:	2301      	movne	r3, #1
 8000ba0:	2300      	moveq	r3, #0
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x82>
 8000ba8:	2306      	movs	r3, #6
 8000baa:	e05a      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000100) return SmartFuseState::LatchOff;
 8000bac:	463b      	mov	r3, r7
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f001 f84d 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	f003 0304 	and.w	r3, r3, #4
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	bf14      	ite	ne
 8000bc2:	2301      	movne	r3, #1
 8000bc4:	2300      	moveq	r3, #0
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xa6>
 8000bcc:	2305      	movs	r3, #5
 8000bce:	e048      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00001000) return SmartFuseState::TempFail;
 8000bd0:	463b      	mov	r3, r7
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f001 f83b 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	f003 0308 	and.w	r3, r3, #8
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	bf14      	ite	ne
 8000be6:	2301      	movne	r3, #1
 8000be8:	2300      	moveq	r3, #0
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xca>
 8000bf0:	2304      	movs	r3, #4
 8000bf2:	e036      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00010000) return SmartFuseState::OTPLVDS;
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f001 f829 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	f003 0310 	and.w	r3, r3, #16
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	bf14      	ite	ne
 8000c0a:	2301      	movne	r3, #1
 8000c0c:	2300      	moveq	r3, #0
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xee>
 8000c14:	2303      	movs	r3, #3
 8000c16:	e024      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00100000) return SmartFuseState::SPIError;
 8000c18:	463b      	mov	r3, r7
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f001 f817 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000c22:	4603      	mov	r3, r0
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	f003 0320 	and.w	r3, r3, #32
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	bf14      	ite	ne
 8000c2e:	2301      	movne	r3, #1
 8000c30:	2300      	moveq	r3, #0
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x112>
 8000c38:	2302      	movs	r3, #2
 8000c3a:	e012      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b01000000) return SmartFuseState::ResetState;
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4618      	mov	r0, r3
 8000c42:	f001 f805 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8000c46:	4603      	mov	r3, r0
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	bf14      	ite	ne
 8000c52:	2301      	movne	r3, #1
 8000c54:	2300      	moveq	r3, #0
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x136>
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	e000      	b.n	8000c62 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	return SmartFuseState::NotResponding;
 8000c60:	2308      	movs	r3, #8
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <_ZN9SmartFuse22ChannelSettingsAndDataC1Ev>:
SmartFuse::ChannelSettingsAndData::ChannelSettingsAndData()
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	3306      	adds	r3, #6
 8000c76:	4618      	mov	r0, r3
 8000c78:	f001 f82a 	bl	8001cd0 <_ZNSt4pairIttEC1IttLb1EEEv>
	current = 0x0000;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	809a      	strh	r2, [r3, #4]
	state = ChannelState::Ok;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2200      	movs	r2, #0
 8000c86:	72da      	strb	r2, [r3, #11]
}
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEC1Ev>:
 8000c92:	b5b0      	push	{r4, r5, r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2405      	movs	r4, #5
 8000c9e:	461d      	mov	r5, r3
 8000ca0:	2c00      	cmp	r4, #0
 8000ca2:	db05      	blt.n	8000cb0 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEC1Ev+0x1e>
 8000ca4:	4628      	mov	r0, r5
 8000ca6:	f7ff ffe0 	bl	8000c6a <_ZN9SmartFuse22ChannelSettingsAndDataC1Ev>
 8000caa:	350c      	adds	r5, #12
 8000cac:	3c01      	subs	r4, #1
 8000cae:	e7f7      	b.n	8000ca0 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEC1Ev+0xe>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bdb0      	pop	{r4, r5, r7, pc}

08000cba <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE>:
SmartFuse::SmartFuse(const GPIO_TypeDef * const port, const uint32_t pin, const SPI_HandleTypeDef * const hspi, std::array < ChannelSettings, number_of_channels_per_fuse > channels_settings) :
 8000cba:	b590      	push	{r4, r7, lr}
 8000cbc:	b087      	sub	sp, #28
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	60f8      	str	r0, [r7, #12]
 8000cc2:	60b9      	str	r1, [r7, #8]
 8000cc4:	607a      	str	r2, [r7, #4]
 8000cc6:	603b      	str	r3, [r7, #0]
					 port(port), pin(pin), hspi(hspi), toggle(false)
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	3308      	adds	r3, #8
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ffda 	bl	8000c92 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEC1Ev>
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	68ba      	ldr	r2, [r7, #8]
 8000ce2:	651a      	str	r2, [r3, #80]	; 0x50
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	683a      	ldr	r2, [r7, #0]
 8000ce8:	655a      	str	r2, [r3, #84]	; 0x54
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	3358      	adds	r3, #88	; 0x58
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f003 fca2 	bl	8004638 <_ZN5TimerC1Ev>
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	3360      	adds	r3, #96	; 0x60
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 fc9d 	bl	8004638 <_ZN5TimerC1Ev>
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	336c      	adds	r3, #108	; 0x6c
 8000d02:	4618      	mov	r0, r3
 8000d04:	f001 f806 	bl	8001d14 <_ZN3etl8delegateIFvP9SmartFuseEEC1Ev>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	2b05      	cmp	r3, #5
 8000d10:	f200 8086 	bhi.w	8000e20 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE+0x166>
		this->channels[i].active = channels_settings[i].active;
 8000d14:	6979      	ldr	r1, [r7, #20]
 8000d16:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000d1a:	f001 f817 	bl	8001d4c <_ZNSt5arrayI15ChannelSettingsLj6EEixEj>
 8000d1e:	4604      	mov	r4, r0
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	3308      	adds	r3, #8
 8000d24:	6979      	ldr	r1, [r7, #20]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 f801 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	7822      	ldrb	r2, [r4, #0]
 8000d30:	701a      	strb	r2, [r3, #0]
		this->channels[i].clamping_currents = channels_settings[i].clamping_currents;
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	3308      	adds	r3, #8
 8000d36:	6979      	ldr	r1, [r7, #20]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f000 fff8 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	1d9c      	adds	r4, r3, #6
 8000d42:	6979      	ldr	r1, [r7, #20]
 8000d44:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000d48:	f001 f800 	bl	8001d4c <_ZNSt5arrayI15ChannelSettingsLj6EEixEj>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	3306      	adds	r3, #6
 8000d50:	4619      	mov	r1, r3
 8000d52:	4620      	mov	r0, r4
 8000d54:	f001 f809 	bl	8001d6a <_ZNSt4pairIttEaSERKS0_>
		this->channels[i].duty_cycle = channels_settings[i].duty_cycle;
 8000d58:	6979      	ldr	r1, [r7, #20]
 8000d5a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000d5e:	f000 fff5 	bl	8001d4c <_ZNSt5arrayI15ChannelSettingsLj6EEixEj>
 8000d62:	4604      	mov	r4, r0
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	3308      	adds	r3, #8
 8000d68:	6979      	ldr	r1, [r7, #20]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 ffdf 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000d70:	4603      	mov	r3, r0
 8000d72:	88a2      	ldrh	r2, [r4, #4]
 8000d74:	805a      	strh	r2, [r3, #2]
		this->channels[i].latch_off_time_out = channels_settings[i].latch_off_time_out;
 8000d76:	6979      	ldr	r1, [r7, #20]
 8000d78:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000d7c:	f000 ffe6 	bl	8001d4c <_ZNSt5arrayI15ChannelSettingsLj6EEixEj>
 8000d80:	4604      	mov	r4, r0
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	3308      	adds	r3, #8
 8000d86:	6979      	ldr	r1, [r7, #20]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f000 ffd0 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	7862      	ldrb	r2, [r4, #1]
 8000d92:	705a      	strb	r2, [r3, #1]
		this->channels[i].sampling_mode = channels_settings[i].sampling_mode;
 8000d94:	6979      	ldr	r1, [r7, #20]
 8000d96:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000d9a:	f000 ffd7 	bl	8001d4c <_ZNSt5arrayI15ChannelSettingsLj6EEixEj>
 8000d9e:	4604      	mov	r4, r0
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	3308      	adds	r3, #8
 8000da4:	6979      	ldr	r1, [r7, #20]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f000 ffc1 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000dac:	4603      	mov	r3, r0
 8000dae:	78a2      	ldrb	r2, [r4, #2]
 8000db0:	729a      	strb	r2, [r3, #10]
		if(this->channels[i].duty_cycle > 0x3ff) this->channels[i].duty_cycle = 0x3ff;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	3308      	adds	r3, #8
 8000db6:	6979      	ldr	r1, [r7, #20]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 ffb8 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	885b      	ldrh	r3, [r3, #2]
 8000dc2:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	bf8c      	ite	hi
 8000dca:	2301      	movhi	r3, #1
 8000dcc:	2300      	movls	r3, #0
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d009      	beq.n	8000de8 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE+0x12e>
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	3308      	adds	r3, #8
 8000dd8:	6979      	ldr	r1, [r7, #20]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 ffa7 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000de0:	4603      	mov	r3, r0
 8000de2:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000de6:	805a      	strh	r2, [r3, #2]
		if(this->channels[i].latch_off_time_out > 0xf) this->channels[i].latch_off_time_out = 0xf;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	3308      	adds	r3, #8
 8000dec:	6979      	ldr	r1, [r7, #20]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 ff9d 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000df4:	4603      	mov	r3, r0
 8000df6:	785b      	ldrb	r3, [r3, #1]
 8000df8:	2b0f      	cmp	r3, #15
 8000dfa:	bf8c      	ite	hi
 8000dfc:	2301      	movhi	r3, #1
 8000dfe:	2300      	movls	r3, #0
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d008      	beq.n	8000e18 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE+0x15e>
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	3308      	adds	r3, #8
 8000e0a:	6979      	ldr	r1, [r7, #20]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 ff8e 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000e12:	4603      	mov	r3, r0
 8000e14:	220f      	movs	r2, #15
 8000e16:	705a      	strb	r2, [r3, #1]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	617b      	str	r3, [r7, #20]
 8000e1e:	e775      	b.n	8000d0c <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE+0x52>
	this->action_timer.setTimeOut(100);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	3360      	adds	r3, #96	; 0x60
 8000e24:	2164      	movs	r1, #100	; 0x64
 8000e26:	4618      	mov	r0, r3
 8000e28:	f003 fc29 	bl	800467e <_ZN5Timer10setTimeOutEm>
	this->watch_dog.setTimeOut(31);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3358      	adds	r3, #88	; 0x58
 8000e30:	211f      	movs	r1, #31
 8000e32:	4618      	mov	r0, r3
 8000e34:	f003 fc23 	bl	800467e <_ZN5Timer10setTimeOutEm>
	slaveDeselect();
 8000e38:	68f8      	ldr	r0, [r7, #12]
 8000e3a:	f000 f841 	bl	8000ec0 <_ZN9SmartFuse13slaveDeselectEv>
}
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	4618      	mov	r0, r3
 8000e42:	371c      	adds	r7, #28
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd90      	pop	{r4, r7, pc}

08000e48 <_ZN9SmartFuse17setActionIntervalEm>:
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
	this->action_timer.setTimeOut(interval);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	3360      	adds	r3, #96	; 0x60
 8000e56:	6839      	ldr	r1, [r7, #0]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f003 fc10 	bl	800467e <_ZN5Timer10setTimeOutEm>
	this->action_timer.restart();
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	3360      	adds	r3, #96	; 0x60
 8000e62:	4618      	mov	r0, r3
 8000e64:	f003 fc19 	bl	800469a <_ZN5Timer7restartEv>
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <_ZN9SmartFuse9setActionEN3etl8delegateIFvPS_EEE>:
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	e883 0006 	stmia.w	r3, {r1, r2}
	this->action = action;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	336c      	adds	r3, #108	; 0x6c
 8000e82:	1d3a      	adds	r2, r7, #4
 8000e84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e88:	e883 0003 	stmia.w	r3, {r0, r1}
	this->action_defined = true;
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	2201      	movs	r2, #1
 8000e90:	705a      	strb	r2, [r3, #1]
}
 8000e92:	bf00      	nop
 8000e94:	3714      	adds	r7, #20
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <_ZN9SmartFuse11slaveSelectEv>:
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, GPIO_PIN_RESET);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f005 fdaa 	bl	8006a0c <HAL_GPIO_WritePin>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <_ZN9SmartFuse13slaveDeselectEv>:
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, GPIO_PIN_SET);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f005 fd99 	bl	8006a0c <HAL_GPIO_WritePin>
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <_ZN9SmartFuse4initEv>:
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
	this->reset();
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f000 fbc2 	bl	8001674 <_ZN9SmartFuse5resetEv>
	this->setUpAllDutyCycles();
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f000 fc2d 	bl	8001750 <_ZN9SmartFuse18setUpAllDutyCyclesEv>
	this->setUpAllSamplingModes();
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f000 fc84 	bl	8001804 <_ZN9SmartFuse21setUpAllSamplingModesEv>
	this->setUpAllLatchOffTimers();
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f000 fcf7 	bl	80018f0 <_ZN9SmartFuse22setUpAllLatchOffTimersEv>
	this->setUpAllChannelsStates();
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 fd9a 	bl	8001a3c <_ZN9SmartFuse22setUpAllChannelsStatesEv>
	return this->state;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <_ZN9SmartFuse6enableEv>:
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	tx_data = { WRITE_RAM(0x14), 1 << 6, 0 };
 8000f20:	4a1b      	ldr	r2, [pc, #108]	; (8000f90 <_ZN9SmartFuse6enableEv+0x78>)
 8000f22:	f107 030c 	add.w	r3, r7, #12
 8000f26:	6812      	ldr	r2, [r2, #0]
 8000f28:	4611      	mov	r1, r2
 8000f2a:	8019      	strh	r1, [r3, #0]
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	0c12      	lsrs	r2, r2, #16
 8000f30:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8000f32:	f107 0308 	add.w	r3, r7, #8
 8000f36:	461a      	mov	r2, r3
 8000f38:	68f9      	ldr	r1, [r7, #12]
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f000 fdda 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data = { WRITE_RAM(0x14), 1 << 3, 0 };
 8000f40:	4a14      	ldr	r2, [pc, #80]	; (8000f94 <_ZN9SmartFuse6enableEv+0x7c>)
 8000f42:	f107 030c 	add.w	r3, r7, #12
 8000f46:	6812      	ldr	r2, [r2, #0]
 8000f48:	4611      	mov	r1, r2
 8000f4a:	8019      	strh	r1, [r3, #0]
 8000f4c:	3302      	adds	r3, #2
 8000f4e:	0c12      	lsrs	r2, r2, #16
 8000f50:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8000f52:	f107 0308 	add.w	r3, r7, #8
 8000f56:	461a      	mov	r2, r3
 8000f58:	68f9      	ldr	r1, [r7, #12]
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f000 fdca 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->watch_dog.restart();
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3358      	adds	r3, #88	; 0x58
 8000f64:	4618      	mov	r0, r3
 8000f66:	f003 fb98 	bl	800469a <_ZN5Timer7restartEv>
	this->toggle = false;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	701a      	strb	r2, [r3, #0]
	this->state = getGSB(rx_data);
 8000f70:	68b9      	ldr	r1, [r7, #8]
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f7ff fdd9 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	return this->state;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	0800964c 	.word	0x0800964c
 8000f94:	08009650 	.word	0x08009650

08000f98 <_ZN9SmartFuse6handleEv>:
{
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b091      	sub	sp, #68	; 0x44
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	bool lock_state = false;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	bool fuse_state_changed = false;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	std::array < bool, number_of_channels_per_fuse > read_fuses_states { false };
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	809a      	strh	r2, [r3, #4]
	std::array < uint8_t, 3 > tx_data { };
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	2100      	movs	r1, #0
 8000fbc:	460a      	mov	r2, r1
 8000fbe:	801a      	strh	r2, [r3, #0]
 8000fc0:	460a      	mov	r2, r1
 8000fc2:	709a      	strb	r2, [r3, #2]
	std::array < uint8_t, 3 > rx_data { };
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	2100      	movs	r1, #0
 8000fca:	460a      	mov	r2, r1
 8000fcc:	801a      	strh	r2, [r3, #0]
 8000fce:	460a      	mov	r2, r1
 8000fd0:	709a      	strb	r2, [r3, #2]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++) this->channels[i].state = ChannelState::Ok;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	63bb      	str	r3, [r7, #56]	; 0x38
 8000fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fd8:	2b05      	cmp	r3, #5
 8000fda:	d80c      	bhi.n	8000ff6 <_ZN9SmartFuse6handleEv+0x5e>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3308      	adds	r3, #8
 8000fe0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 fea3 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2200      	movs	r2, #0
 8000fec:	72da      	strb	r2, [r3, #11]
 8000fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	63bb      	str	r3, [r7, #56]	; 0x38
 8000ff4:	e7ef      	b.n	8000fd6 <_ZN9SmartFuse6handleEv+0x3e>
	if(watch_dog.getPassedTime() >= 31)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3358      	adds	r3, #88	; 0x58
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f003 fb75 	bl	80046ea <_ZN5Timer13getPassedTimeEv>
 8001000:	4603      	mov	r3, r0
 8001002:	2b1e      	cmp	r3, #30
 8001004:	bf8c      	ite	hi
 8001006:	2301      	movhi	r3, #1
 8001008:	2300      	movls	r3, #0
 800100a:	b2db      	uxtb	r3, r3
 800100c:	2b00      	cmp	r3, #0
 800100e:	d04d      	beq.n	80010ac <_ZN9SmartFuse6handleEv+0x114>
		this->toggle = !this->toggle;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	f083 0301 	eor.w	r3, r3, #1
 8001018:	b2da      	uxtb	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	701a      	strb	r2, [r3, #0]
		tx_data[0] = READ_RAM(0x13);
 800101e:	f107 030c 	add.w	r3, r7, #12
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f000 fe13 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 800102a:	4603      	mov	r3, r0
 800102c:	2253      	movs	r2, #83	; 0x53
 800102e:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8001030:	f107 0308 	add.w	r3, r7, #8
 8001034:	461a      	mov	r2, r3
 8001036:	68f9      	ldr	r1, [r7, #12]
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 fd5b 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		rx_data[2] &= ~(1 << 1);
 800103e:	f107 0308 	add.w	r3, r7, #8
 8001042:	2102      	movs	r1, #2
 8001044:	4618      	mov	r0, r3
 8001046:	f000 fe03 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 800104a:	4603      	mov	r3, r0
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	f022 0202 	bic.w	r2, r2, #2
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	701a      	strb	r2, [r3, #0]
		tx_data = { WRITE_RAM(0x13), rx_data[1], rx_data[2] |= (toggle << 1) };
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	2101      	movs	r1, #1
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fdf7 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001062:	4603      	mov	r3, r0
 8001064:	781c      	ldrb	r4, [r3, #0]
 8001066:	f107 0308 	add.w	r3, r7, #8
 800106a:	2102      	movs	r1, #2
 800106c:	4618      	mov	r0, r3
 800106e:	f000 fdef 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001072:	4603      	mov	r3, r0
 8001074:	781a      	ldrb	r2, [r3, #0]
 8001076:	b251      	sxtb	r1, r2
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	7812      	ldrb	r2, [r2, #0]
 800107c:	0052      	lsls	r2, r2, #1
 800107e:	b252      	sxtb	r2, r2
 8001080:	430a      	orrs	r2, r1
 8001082:	b252      	sxtb	r2, r2
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	701a      	strb	r2, [r3, #0]
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2213      	movs	r2, #19
 800108c:	733a      	strb	r2, [r7, #12]
 800108e:	4622      	mov	r2, r4
 8001090:	737a      	strb	r2, [r7, #13]
 8001092:	73bb      	strb	r3, [r7, #14]
		this->transmitReceiveData(tx_data, rx_data);
 8001094:	f107 0308 	add.w	r3, r7, #8
 8001098:	461a      	mov	r2, r3
 800109a:	68f9      	ldr	r1, [r7, #12]
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f000 fd29 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		this->watch_dog.restart();
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3358      	adds	r3, #88	; 0x58
 80010a6:	4618      	mov	r0, r3
 80010a8:	f003 faf7 	bl	800469a <_ZN5Timer7restartEv>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 80010ac:	2300      	movs	r3, #0
 80010ae:	637b      	str	r3, [r7, #52]	; 0x34
 80010b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010b2:	2b05      	cmp	r3, #5
 80010b4:	d850      	bhi.n	8001158 <_ZN9SmartFuse6handleEv+0x1c0>
		tx_data[0] = READ_RAM(0x28 + i);
 80010b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	3328      	adds	r3, #40	; 0x28
 80010bc:	b2dc      	uxtb	r4, r3
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	2100      	movs	r1, #0
 80010c4:	4618      	mov	r0, r3
 80010c6:	f000 fdc3 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80010ca:	4603      	mov	r3, r0
 80010cc:	f044 0240 	orr.w	r2, r4, #64	; 0x40
 80010d0:	b2d2      	uxtb	r2, r2
 80010d2:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 80010d4:	f107 0308 	add.w	r3, r7, #8
 80010d8:	461a      	mov	r2, r3
 80010da:	68f9      	ldr	r1, [r7, #12]
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f000 fd09 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		this->channels[i].current = uint16_t(rx_data[1]) << 4 | uint16_t(rx_data[2]) >> 4;
 80010e2:	f107 0308 	add.w	r3, r7, #8
 80010e6:	2101      	movs	r1, #1
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 fdb1 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80010ee:	4603      	mov	r3, r0
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	011b      	lsls	r3, r3, #4
 80010f4:	b21c      	sxth	r4, r3
 80010f6:	f107 0308 	add.w	r3, r7, #8
 80010fa:	2102      	movs	r1, #2
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 fda7 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001102:	4603      	mov	r3, r0
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	091b      	lsrs	r3, r3, #4
 8001108:	b2db      	uxtb	r3, r3
 800110a:	b21b      	sxth	r3, r3
 800110c:	4323      	orrs	r3, r4
 800110e:	b21c      	sxth	r4, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3308      	adds	r3, #8
 8001114:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fe09 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800111c:	4603      	mov	r3, r0
 800111e:	b2a2      	uxth	r2, r4
 8001120:	809a      	strh	r2, [r3, #4]
		read_fuses_states[i] = bool(rx_data[2] & (1 << 2));
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	2102      	movs	r1, #2
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fd91 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 800112e:	4603      	mov	r3, r0
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	f003 0404 	and.w	r4, r3, #4
 8001136:	f107 0310 	add.w	r3, r7, #16
 800113a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800113c:	4618      	mov	r0, r3
 800113e:	f000 fe28 	bl	8001d92 <_ZNSt5arrayIbLj6EEixEj>
 8001142:	4603      	mov	r3, r0
 8001144:	2c00      	cmp	r4, #0
 8001146:	bf14      	ite	ne
 8001148:	2201      	movne	r2, #1
 800114a:	2200      	moveq	r2, #0
 800114c:	b2d2      	uxtb	r2, r2
 800114e:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001152:	3301      	adds	r3, #1
 8001154:	637b      	str	r3, [r7, #52]	; 0x34
 8001156:	e7ab      	b.n	80010b0 <_ZN9SmartFuse6handleEv+0x118>
	for(auto& channel : this->channels)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3308      	adds	r3, #8
 800115c:	623b      	str	r3, [r7, #32]
 800115e:	6a38      	ldr	r0, [r7, #32]
 8001160:	f000 fe26 	bl	8001db0 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EE5beginEv>
 8001164:	6338      	str	r0, [r7, #48]	; 0x30
 8001166:	6a38      	ldr	r0, [r7, #32]
 8001168:	f000 fe2e 	bl	8001dc8 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EE3endEv>
 800116c:	61f8      	str	r0, [r7, #28]
 800116e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	429a      	cmp	r2, r3
 8001174:	d031      	beq.n	80011da <_ZN9SmartFuse6handleEv+0x242>
 8001176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001178:	61bb      	str	r3, [r7, #24]
		if (channel.current < channel.clamping_currents.first)
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	889a      	ldrh	r2, [r3, #4]
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	88db      	ldrh	r3, [r3, #6]
 8001182:	429a      	cmp	r2, r3
 8001184:	d20f      	bcs.n	80011a6 <_ZN9SmartFuse6handleEv+0x20e>
			channel.active = false;
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
			lock_state = true;
 800118c:	2301      	movs	r3, #1
 800118e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			fuse_state_changed = true;
 8001192:	2301      	movs	r3, #1
 8001194:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
			this->state = SmartFuseState::OTPLVDS;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2203      	movs	r2, #3
 800119c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			channel.state = ChannelState::UnderCurrent;
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	2201      	movs	r2, #1
 80011a4:	72da      	strb	r2, [r3, #11]
		if (channel.current > channel.clamping_currents.second)
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	889a      	ldrh	r2, [r3, #4]
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	891b      	ldrh	r3, [r3, #8]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d90f      	bls.n	80011d2 <_ZN9SmartFuse6handleEv+0x23a>
			channel.active = false;
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
			lock_state = true;
 80011b8:	2301      	movs	r3, #1
 80011ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			fuse_state_changed = true;
 80011be:	2301      	movs	r3, #1
 80011c0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
			this->state = SmartFuseState::OTPLVDS;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2203      	movs	r2, #3
 80011c8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			channel.state = ChannelState::OverCurrent;
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	2202      	movs	r2, #2
 80011d0:	72da      	strb	r2, [r3, #11]
	for(auto& channel : this->channels)
 80011d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d4:	330c      	adds	r3, #12
 80011d6:	633b      	str	r3, [r7, #48]	; 0x30
 80011d8:	e7c9      	b.n	800116e <_ZN9SmartFuse6handleEv+0x1d6>
	if(fuse_state_changed)
 80011da:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d049      	beq.n	8001276 <_ZN9SmartFuse6handleEv+0x2de>
		tx_data[0] = WRITE_RAM(0x13);
 80011e2:	f107 030c 	add.w	r3, r7, #12
 80011e6:	2100      	movs	r1, #0
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 fd31 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2213      	movs	r2, #19
 80011f2:	701a      	strb	r2, [r3, #0]
		tx_data[1] = 0x00;
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	2101      	movs	r1, #1
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 fd28 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001200:	4603      	mov	r3, r0
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < number_of_channels_per_fuse; i++) tx_data[1] |= this->channels[i].active << i;
 8001206:	2300      	movs	r3, #0
 8001208:	62fb      	str	r3, [r7, #44]	; 0x2c
 800120a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800120c:	2b05      	cmp	r3, #5
 800120e:	d81e      	bhi.n	800124e <_ZN9SmartFuse6handleEv+0x2b6>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3308      	adds	r3, #8
 8001214:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001216:	4611      	mov	r1, r2
 8001218:	4618      	mov	r0, r3
 800121a:	f000 fd88 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800121e:	4603      	mov	r3, r0
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	461a      	mov	r2, r3
 8001224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001226:	fa02 f403 	lsl.w	r4, r2, r3
 800122a:	f107 030c 	add.w	r3, r7, #12
 800122e:	2101      	movs	r1, #1
 8001230:	4618      	mov	r0, r3
 8001232:	f000 fd0d 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001236:	4603      	mov	r3, r0
 8001238:	781a      	ldrb	r2, [r3, #0]
 800123a:	b251      	sxtb	r1, r2
 800123c:	b262      	sxtb	r2, r4
 800123e:	430a      	orrs	r2, r1
 8001240:	b252      	sxtb	r2, r2
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	701a      	strb	r2, [r3, #0]
 8001246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001248:	3301      	adds	r3, #1
 800124a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800124c:	e7dd      	b.n	800120a <_ZN9SmartFuse6handleEv+0x272>
		tx_data[2] = this->toggle << 1;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	461c      	mov	r4, r3
 8001254:	f107 030c 	add.w	r3, r7, #12
 8001258:	2102      	movs	r1, #2
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fcf8 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001260:	4603      	mov	r3, r0
 8001262:	0062      	lsls	r2, r4, #1
 8001264:	b2d2      	uxtb	r2, r2
 8001266:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8001268:	f107 0308 	add.w	r3, r7, #8
 800126c:	461a      	mov	r2, r3
 800126e:	68f9      	ldr	r1, [r7, #12]
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f000 fc3f 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001276:	2300      	movs	r3, #0
 8001278:	62bb      	str	r3, [r7, #40]	; 0x28
 800127a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800127c:	2b05      	cmp	r3, #5
 800127e:	d82a      	bhi.n	80012d6 <_ZN9SmartFuse6handleEv+0x33e>
		if(this->channels[i].active != read_fuses_states[i])
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3308      	adds	r3, #8
 8001284:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fd51 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800128c:	4603      	mov	r3, r0
 800128e:	781c      	ldrb	r4, [r3, #0]
 8001290:	f107 0310 	add.w	r3, r7, #16
 8001294:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fd7b 	bl	8001d92 <_ZNSt5arrayIbLj6EEixEj>
 800129c:	4603      	mov	r3, r0
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	429c      	cmp	r4, r3
 80012a2:	bf14      	ite	ne
 80012a4:	2301      	movne	r3, #1
 80012a6:	2300      	moveq	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d00f      	beq.n	80012ce <_ZN9SmartFuse6handleEv+0x336>
			this->channels[i].state = ChannelState::STKFLTR;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	3308      	adds	r3, #8
 80012b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012b4:	4618      	mov	r0, r3
 80012b6:	f000 fd3a 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2204      	movs	r2, #4
 80012be:	72da      	strb	r2, [r3, #11]
			lock_state = true;
 80012c0:	2301      	movs	r3, #1
 80012c2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			this->state = SmartFuseState::OLOFF;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2206      	movs	r2, #6
 80012ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 80012ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012d0:	3301      	adds	r3, #1
 80012d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80012d4:	e7d1      	b.n	800127a <_ZN9SmartFuse6handleEv+0x2e2>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	627b      	str	r3, [r7, #36]	; 0x24
 80012da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012dc:	2b05      	cmp	r3, #5
 80012de:	f200 8082 	bhi.w	80013e6 <_ZN9SmartFuse6handleEv+0x44e>
		tx_data[0] = READ_AND_CLEAR(0x20 + i);
 80012e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	3320      	adds	r3, #32
 80012e8:	b2dc      	uxtb	r4, r3
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	2100      	movs	r1, #0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 fcad 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80012f6:	4603      	mov	r3, r0
 80012f8:	f064 027f 	orn	r2, r4, #127	; 0x7f
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	461a      	mov	r2, r3
 8001306:	68f9      	ldr	r1, [r7, #12]
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f000 fbf3 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		if(rx_data[1] & (1 << 0)) this->channels[i].state = ChannelState::LatchOff;
 800130e:	f107 0308 	add.w	r3, r7, #8
 8001312:	2101      	movs	r1, #1
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fc9b 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 800131a:	4603      	mov	r3, r0
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	2b00      	cmp	r3, #0
 8001324:	bf14      	ite	ne
 8001326:	2301      	movne	r3, #1
 8001328:	2300      	moveq	r3, #0
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d008      	beq.n	8001342 <_ZN9SmartFuse6handleEv+0x3aa>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3308      	adds	r3, #8
 8001334:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fcf9 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800133c:	4603      	mov	r3, r0
 800133e:	2203      	movs	r2, #3
 8001340:	72da      	strb	r2, [r3, #11]
		if(rx_data[1] & (1 << 2)) this->channels[i].state = ChannelState::STKFLTR;
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	2101      	movs	r1, #1
 8001348:	4618      	mov	r0, r3
 800134a:	f000 fc81 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 800134e:	4603      	mov	r3, r0
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	2b00      	cmp	r3, #0
 8001358:	bf14      	ite	ne
 800135a:	2301      	movne	r3, #1
 800135c:	2300      	moveq	r3, #0
 800135e:	b2db      	uxtb	r3, r3
 8001360:	2b00      	cmp	r3, #0
 8001362:	d008      	beq.n	8001376 <_ZN9SmartFuse6handleEv+0x3de>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3308      	adds	r3, #8
 8001368:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fcdf 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001370:	4603      	mov	r3, r0
 8001372:	2204      	movs	r2, #4
 8001374:	72da      	strb	r2, [r3, #11]
		if(rx_data[1] & (1 << 3)) this->channels[i].state = ChannelState::VDSFS;
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	2101      	movs	r1, #1
 800137c:	4618      	mov	r0, r3
 800137e:	f000 fc67 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001382:	4603      	mov	r3, r0
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	2b00      	cmp	r3, #0
 800138c:	bf14      	ite	ne
 800138e:	2301      	movne	r3, #1
 8001390:	2300      	moveq	r3, #0
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b00      	cmp	r3, #0
 8001396:	d008      	beq.n	80013aa <_ZN9SmartFuse6handleEv+0x412>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3308      	adds	r3, #8
 800139c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fcc5 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2205      	movs	r2, #5
 80013a8:	72da      	strb	r2, [r3, #11]
		if(rx_data[1] & (1 << 4)) this->channels[i].state = ChannelState::CHFBSR;
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	2101      	movs	r1, #1
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fc4d 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80013b6:	4603      	mov	r3, r0
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	f003 0310 	and.w	r3, r3, #16
 80013be:	2b00      	cmp	r3, #0
 80013c0:	bf14      	ite	ne
 80013c2:	2301      	movne	r3, #1
 80013c4:	2300      	moveq	r3, #0
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d008      	beq.n	80013de <_ZN9SmartFuse6handleEv+0x446>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3308      	adds	r3, #8
 80013d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 fcab 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80013d8:	4603      	mov	r3, r0
 80013da:	2206      	movs	r2, #6
 80013dc:	72da      	strb	r2, [r3, #11]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	3301      	adds	r3, #1
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
 80013e4:	e779      	b.n	80012da <_ZN9SmartFuse6handleEv+0x342>
	if(this->action_defined && this->action_timer.checkIfTimedOutAndReset())
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	785b      	ldrb	r3, [r3, #1]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d009      	beq.n	8001402 <_ZN9SmartFuse6handleEv+0x46a>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3360      	adds	r3, #96	; 0x60
 80013f2:	4618      	mov	r0, r3
 80013f4:	f003 f95e 	bl	80046b4 <_ZN5Timer23checkIfTimedOutAndResetEv>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <_ZN9SmartFuse6handleEv+0x46a>
 80013fe:	2301      	movs	r3, #1
 8001400:	e000      	b.n	8001404 <_ZN9SmartFuse6handleEv+0x46c>
 8001402:	2300      	movs	r3, #0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d005      	beq.n	8001414 <_ZN9SmartFuse6handleEv+0x47c>
		this->action(this);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	336c      	adds	r3, #108	; 0x6c
 800140c:	6879      	ldr	r1, [r7, #4]
 800140e:	4618      	mov	r0, r3
 8001410:	f000 fcf8 	bl	8001e04 <_ZNK3etl8delegateIFvP9SmartFuseEEclES2_>
	if (!lock_state) this->state = getGSB(rx_data);
 8001414:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001418:	f083 0301 	eor.w	r3, r3, #1
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d008      	beq.n	8001434 <_ZN9SmartFuse6handleEv+0x49c>
 8001422:	68b9      	ldr	r1, [r7, #8]
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff fb80 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 800142a:	4603      	mov	r3, r0
 800142c:	461a      	mov	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	return this->state;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
}
 800143a:	4618      	mov	r0, r3
 800143c:	3744      	adds	r7, #68	; 0x44
 800143e:	46bd      	mov	sp, r7
 8001440:	bd90      	pop	{r4, r7, pc}
	...

08001444 <_ZN9SmartFuse19setChannelDutyCykleE7Channelt>:
{
 8001444:	b590      	push	{r4, r7, lr}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	70fb      	strb	r3, [r7, #3]
 8001450:	4613      	mov	r3, r2
 8001452:	803b      	strh	r3, [r7, #0]
	std::array < uint8_t, 3 >  tx_data { 0, 0, 0 };
 8001454:	4a31      	ldr	r2, [pc, #196]	; (800151c <_ZN9SmartFuse19setChannelDutyCykleE7Channelt+0xd8>)
 8001456:	f107 030c 	add.w	r3, r7, #12
 800145a:	6812      	ldr	r2, [r2, #0]
 800145c:	4611      	mov	r1, r2
 800145e:	8019      	strh	r1, [r3, #0]
 8001460:	3302      	adds	r3, #2
 8001462:	0c12      	lsrs	r2, r2, #16
 8001464:	701a      	strb	r2, [r3, #0]
	std::array < uint8_t, 3 >  rx_data { 0, 0, 0 };
 8001466:	4a2d      	ldr	r2, [pc, #180]	; (800151c <_ZN9SmartFuse19setChannelDutyCykleE7Channelt+0xd8>)
 8001468:	f107 0308 	add.w	r3, r7, #8
 800146c:	6812      	ldr	r2, [r2, #0]
 800146e:	4611      	mov	r1, r2
 8001470:	8019      	strh	r1, [r3, #0]
 8001472:	3302      	adds	r3, #2
 8001474:	0c12      	lsrs	r2, r2, #16
 8001476:	701a      	strb	r2, [r3, #0]
	if(duty_cykle > 1023) duty_cykle = 1023;
 8001478:	883b      	ldrh	r3, [r7, #0]
 800147a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800147e:	d302      	bcc.n	8001486 <_ZN9SmartFuse19setChannelDutyCykleE7Channelt+0x42>
 8001480:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001484:	803b      	strh	r3, [r7, #0]
	this->channels[size_t(channel)].duty_cycle = duty_cykle;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	3308      	adds	r3, #8
 800148a:	78fa      	ldrb	r2, [r7, #3]
 800148c:	4611      	mov	r1, r2
 800148e:	4618      	mov	r0, r3
 8001490:	f000 fc4d 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001494:	4602      	mov	r2, r0
 8001496:	883b      	ldrh	r3, [r7, #0]
 8001498:	8053      	strh	r3, [r2, #2]
	tx_data[0] = WRITE_RAM(0x00 + size_t(channel));
 800149a:	f107 030c 	add.w	r3, r7, #12
 800149e:	2100      	movs	r1, #0
 80014a0:	4618      	mov	r0, r3
 80014a2:	f000 fbd5 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80014a6:	4602      	mov	r2, r0
 80014a8:	78fb      	ldrb	r3, [r7, #3]
 80014aa:	7013      	strb	r3, [r2, #0]
	tx_data[1] = uint8_t(duty_cykle >> 4);
 80014ac:	883b      	ldrh	r3, [r7, #0]
 80014ae:	091b      	lsrs	r3, r3, #4
 80014b0:	b29c      	uxth	r4, r3
 80014b2:	f107 030c 	add.w	r3, r7, #12
 80014b6:	2101      	movs	r1, #1
 80014b8:	4618      	mov	r0, r3
 80014ba:	f000 fbc9 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80014be:	4603      	mov	r3, r0
 80014c0:	b2e2      	uxtb	r2, r4
 80014c2:	701a      	strb	r2, [r3, #0]
	tx_data[2] = uint8_t(duty_cykle << 4) | this->toggle << 1;
 80014c4:	883b      	ldrh	r3, [r7, #0]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	011b      	lsls	r3, r3, #4
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	b25a      	sxtb	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	b25b      	sxtb	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	b25c      	sxtb	r4, r3
 80014da:	f107 030c 	add.w	r3, r7, #12
 80014de:	2102      	movs	r1, #2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 fbb5 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80014e6:	4603      	mov	r3, r0
 80014e8:	b2e2      	uxtb	r2, r4
 80014ea:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 80014ec:	f107 0308 	add.w	r3, r7, #8
 80014f0:	461a      	mov	r2, r3
 80014f2:	68f9      	ldr	r1, [r7, #12]
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f000 fafd 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->state = getGSB(rx_data);
 80014fa:	68b9      	ldr	r1, [r7, #8]
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff fb14 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001502:	4603      	mov	r3, r0
 8001504:	461a      	mov	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	return this->state;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
}
 8001512:	4618      	mov	r0, r3
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bd90      	pop	{r4, r7, pc}
 800151a:	bf00      	nop
 800151c:	08009654 	.word	0x08009654

08001520 <_ZNK9SmartFuse8getStateEv>:
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	return this->state;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <_ZN9SmartFuse15getChannelStateE7Channel>:
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	460b      	mov	r3, r1
 8001544:	70fb      	strb	r3, [r7, #3]
	return this->channels[size_t(channel)].state;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3308      	adds	r3, #8
 800154a:	78fa      	ldrb	r2, [r7, #3]
 800154c:	4611      	mov	r1, r2
 800154e:	4618      	mov	r0, r3
 8001550:	f000 fbed 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001554:	4603      	mov	r3, r0
 8001556:	7adb      	ldrb	r3, [r3, #11]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_ZN9SmartFuse17getChannelsStatesEv>:
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
	return { this->channels[0].state, this->channels[1].state, this->channels[2].state,
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	3308      	adds	r3, #8
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f000 fbdc 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001576:	4603      	mov	r3, r0
 8001578:	7ada      	ldrb	r2, [r3, #11]
			 this->channels[3].state, this->channels[4].state, this->channels[5].state };
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	701a      	strb	r2, [r3, #0]
	return { this->channels[0].state, this->channels[1].state, this->channels[2].state,
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	3308      	adds	r3, #8
 8001582:	2101      	movs	r1, #1
 8001584:	4618      	mov	r0, r3
 8001586:	f000 fbd2 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800158a:	4603      	mov	r3, r0
 800158c:	7ada      	ldrb	r2, [r3, #11]
			 this->channels[3].state, this->channels[4].state, this->channels[5].state };
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	705a      	strb	r2, [r3, #1]
	return { this->channels[0].state, this->channels[1].state, this->channels[2].state,
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	3308      	adds	r3, #8
 8001596:	2102      	movs	r1, #2
 8001598:	4618      	mov	r0, r3
 800159a:	f000 fbc8 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800159e:	4603      	mov	r3, r0
 80015a0:	7ada      	ldrb	r2, [r3, #11]
			 this->channels[3].state, this->channels[4].state, this->channels[5].state };
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	709a      	strb	r2, [r3, #2]
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3308      	adds	r3, #8
 80015aa:	2103      	movs	r1, #3
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 fbbe 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80015b2:	4603      	mov	r3, r0
 80015b4:	7ada      	ldrb	r2, [r3, #11]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	70da      	strb	r2, [r3, #3]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	3308      	adds	r3, #8
 80015be:	2104      	movs	r1, #4
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 fbb4 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80015c6:	4603      	mov	r3, r0
 80015c8:	7ada      	ldrb	r2, [r3, #11]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	711a      	strb	r2, [r3, #4]
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	3308      	adds	r3, #8
 80015d2:	2105      	movs	r1, #5
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 fbaa 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80015da:	4603      	mov	r3, r0
 80015dc:	7ada      	ldrb	r2, [r3, #11]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	715a      	strb	r2, [r3, #5]
}
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <_ZN9SmartFuse19getChannelsCurrentsEv>:
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	6039      	str	r1, [r7, #0]
	return { this->channels[0].current, this->channels[1].current, this->channels[2].current,
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	3308      	adds	r3, #8
 80015f8:	2100      	movs	r1, #0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 fb97 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001600:	4603      	mov	r3, r0
 8001602:	889a      	ldrh	r2, [r3, #4]
			 this->channels[3].current, this->channels[4].current, this->channels[5].current };
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	801a      	strh	r2, [r3, #0]
	return { this->channels[0].current, this->channels[1].current, this->channels[2].current,
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	3308      	adds	r3, #8
 800160c:	2101      	movs	r1, #1
 800160e:	4618      	mov	r0, r3
 8001610:	f000 fb8d 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001614:	4603      	mov	r3, r0
 8001616:	889a      	ldrh	r2, [r3, #4]
			 this->channels[3].current, this->channels[4].current, this->channels[5].current };
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	805a      	strh	r2, [r3, #2]
	return { this->channels[0].current, this->channels[1].current, this->channels[2].current,
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	3308      	adds	r3, #8
 8001620:	2102      	movs	r1, #2
 8001622:	4618      	mov	r0, r3
 8001624:	f000 fb83 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001628:	4603      	mov	r3, r0
 800162a:	889a      	ldrh	r2, [r3, #4]
			 this->channels[3].current, this->channels[4].current, this->channels[5].current };
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	809a      	strh	r2, [r3, #4]
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	3308      	adds	r3, #8
 8001634:	2103      	movs	r1, #3
 8001636:	4618      	mov	r0, r3
 8001638:	f000 fb79 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800163c:	4603      	mov	r3, r0
 800163e:	889a      	ldrh	r2, [r3, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	80da      	strh	r2, [r3, #6]
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	3308      	adds	r3, #8
 8001648:	2104      	movs	r1, #4
 800164a:	4618      	mov	r0, r3
 800164c:	f000 fb6f 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001650:	4603      	mov	r3, r0
 8001652:	889a      	ldrh	r2, [r3, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	811a      	strh	r2, [r3, #8]
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	3308      	adds	r3, #8
 800165c:	2105      	movs	r1, #5
 800165e:	4618      	mov	r0, r3
 8001660:	f000 fb65 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001664:	4603      	mov	r3, r0
 8001666:	889a      	ldrh	r2, [r3, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	815a      	strh	r2, [r3, #10]
}
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <_ZN9SmartFuse5resetEv>:
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	tx_data = { RESET_SMARTFUSE(), 0, 0 };
 800167c:	23ff      	movs	r3, #255	; 0xff
 800167e:	743b      	strb	r3, [r7, #16]
 8001680:	2300      	movs	r3, #0
 8001682:	747b      	strb	r3, [r7, #17]
 8001684:	2300      	movs	r3, #0
 8001686:	74bb      	strb	r3, [r7, #18]
	this->transmitReceiveData(tx_data, rx_data);
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	461a      	mov	r2, r3
 800168e:	6939      	ldr	r1, [r7, #16]
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 fa2f 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data = { READ_ROM(0x01), 0, 0 };
 8001696:	23c1      	movs	r3, #193	; 0xc1
 8001698:	743b      	strb	r3, [r7, #16]
 800169a:	2300      	movs	r3, #0
 800169c:	747b      	strb	r3, [r7, #17]
 800169e:	2300      	movs	r3, #0
 80016a0:	74bb      	strb	r3, [r7, #18]
	for (size_t i = 0; i < fuse_timeout; i++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	2b05      	cmp	r3, #5
 80016aa:	d845      	bhi.n	8001738 <_ZN9SmartFuse5resetEv+0xc4>
		if(!IF_RESET_STATE(rx_data)) break;
 80016ac:	f107 030c 	add.w	r3, r7, #12
 80016b0:	2100      	movs	r1, #0
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 facc 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80016b8:	4603      	mov	r3, r0
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d113      	bne.n	80016e8 <_ZN9SmartFuse5resetEv+0x74>
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2101      	movs	r1, #1
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fac2 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80016cc:	4603      	mov	r3, r0
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d109      	bne.n	80016e8 <_ZN9SmartFuse5resetEv+0x74>
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	2102      	movs	r1, #2
 80016da:	4618      	mov	r0, r3
 80016dc:	f000 fab8 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80016e0:	4603      	mov	r3, r0
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00d      	beq.n	8001704 <_ZN9SmartFuse5resetEv+0x90>
 80016e8:	f107 030c 	add.w	r3, r7, #12
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 faae 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80016f4:	4603      	mov	r3, r0
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <_ZN9SmartFuse5resetEv+0x90>
 8001700:	2301      	movs	r3, #1
 8001702:	e000      	b.n	8001706 <_ZN9SmartFuse5resetEv+0x92>
 8001704:	2300      	movs	r3, #0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d115      	bne.n	8001736 <_ZN9SmartFuse5resetEv+0xc2>
		else if(i == fuse_timeout - 1)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	2b05      	cmp	r3, #5
 800170e:	d104      	bne.n	800171a <_ZN9SmartFuse5resetEv+0xa6>
			this->state = SmartFuseState::NotResponding;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2208      	movs	r2, #8
 8001714:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8001718:	e017      	b.n	800174a <_ZN9SmartFuse5resetEv+0xd6>
		this->transmitReceiveData(tx_data, rx_data);
 800171a:	f107 030c 	add.w	r3, r7, #12
 800171e:	461a      	mov	r2, r3
 8001720:	6939      	ldr	r1, [r7, #16]
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f000 f9e6 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		HAL_Delay(1);
 8001728:	2001      	movs	r0, #1
 800172a:	f003 f88b 	bl	8004844 <HAL_Delay>
	for (size_t i = 0; i < fuse_timeout; i++)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	3301      	adds	r3, #1
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	e7b7      	b.n	80016a6 <_ZN9SmartFuse5resetEv+0x32>
		if(!IF_RESET_STATE(rx_data)) break;
 8001736:	bf00      	nop
	this->state = getGSB(rx_data);
 8001738:	68f9      	ldr	r1, [r7, #12]
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff f9f5 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001740:	4603      	mov	r3, r0
 8001742:	461a      	mov	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_ZN9SmartFuse18setUpAllDutyCyclesEv>:
{
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b087      	sub	sp, #28
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	for(size_t i = 0; i < 6; i++)
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	2b05      	cmp	r3, #5
 8001760:	d842      	bhi.n	80017e8 <_ZN9SmartFuse18setUpAllDutyCyclesEv+0x98>
		tx_data[0] = WRITE_RAM(0x00 + i);
 8001762:	f107 0310 	add.w	r3, r7, #16
 8001766:	2100      	movs	r1, #0
 8001768:	4618      	mov	r0, r3
 800176a:	f000 fa71 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 800176e:	4603      	mov	r3, r0
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	701a      	strb	r2, [r3, #0]
		tx_data[1] = uint8_t(this->channels[i].duty_cycle >> 4);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3308      	adds	r3, #8
 800177a:	6979      	ldr	r1, [r7, #20]
 800177c:	4618      	mov	r0, r3
 800177e:	f000 fad6 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001782:	4603      	mov	r3, r0
 8001784:	885b      	ldrh	r3, [r3, #2]
 8001786:	091b      	lsrs	r3, r3, #4
 8001788:	b29c      	uxth	r4, r3
 800178a:	f107 0310 	add.w	r3, r7, #16
 800178e:	2101      	movs	r1, #1
 8001790:	4618      	mov	r0, r3
 8001792:	f000 fa5d 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001796:	4603      	mov	r3, r0
 8001798:	b2e2      	uxtb	r2, r4
 800179a:	701a      	strb	r2, [r3, #0]
		tx_data[2] = uint8_t(this->channels[i].duty_cycle << 4) | this->toggle << 1;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3308      	adds	r3, #8
 80017a0:	6979      	ldr	r1, [r7, #20]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f000 fac3 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80017a8:	4603      	mov	r3, r0
 80017aa:	885b      	ldrh	r3, [r3, #2]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	011b      	lsls	r3, r3, #4
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	b25a      	sxtb	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	b25b      	sxtb	r3, r3
 80017bc:	4313      	orrs	r3, r2
 80017be:	b25c      	sxtb	r4, r3
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	2102      	movs	r1, #2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 fa42 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80017cc:	4603      	mov	r3, r0
 80017ce:	b2e2      	uxtb	r2, r4
 80017d0:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	461a      	mov	r2, r3
 80017d8:	6939      	ldr	r1, [r7, #16]
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f000 f98a 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < 6; i++)
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	3301      	adds	r3, #1
 80017e4:	617b      	str	r3, [r7, #20]
 80017e6:	e7b9      	b.n	800175c <_ZN9SmartFuse18setUpAllDutyCyclesEv+0xc>
	this->state = getGSB(rx_data);
 80017e8:	68f9      	ldr	r1, [r7, #12]
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff f99d 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 80017fa:	bf00      	nop
 80017fc:	371c      	adds	r7, #28
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd90      	pop	{r4, r7, pc}
	...

08001804 <_ZN9SmartFuse21setUpAllSamplingModesEv>:
{
 8001804:	b590      	push	{r4, r7, lr}
 8001806:	b087      	sub	sp, #28
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
	std::array < uint8_t, 3 > tx_data = { 0, 0, 0 };
 800180c:	4a37      	ldr	r2, [pc, #220]	; (80018ec <_ZN9SmartFuse21setUpAllSamplingModesEv+0xe8>)
 800180e:	f107 0310 	add.w	r3, r7, #16
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	4611      	mov	r1, r2
 8001816:	8019      	strh	r1, [r3, #0]
 8001818:	3302      	adds	r3, #2
 800181a:	0c12      	lsrs	r2, r2, #16
 800181c:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	2b05      	cmp	r3, #5
 8001826:	d854      	bhi.n	80018d2 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xce>
		tx_data[0] = WRITE_RAM(0x08 + i);
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	b2dc      	uxtb	r4, r3
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	2100      	movs	r1, #0
 8001832:	4618      	mov	r0, r3
 8001834:	f000 fa0c 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001838:	4603      	mov	r3, r0
 800183a:	f104 0208 	add.w	r2, r4, #8
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	701a      	strb	r2, [r3, #0]
		switch (this->channels[i].sampling_mode)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3308      	adds	r3, #8
 8001846:	6979      	ldr	r1, [r7, #20]
 8001848:	4618      	mov	r0, r3
 800184a:	f000 fa70 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800184e:	4603      	mov	r3, r0
 8001850:	7a9b      	ldrb	r3, [r3, #10]
 8001852:	2b03      	cmp	r3, #3
 8001854:	d832      	bhi.n	80018bc <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb8>
 8001856:	a201      	add	r2, pc, #4	; (adr r2, 800185c <_ZN9SmartFuse21setUpAllSamplingModesEv+0x58>)
 8001858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185c:	0800186d 	.word	0x0800186d
 8001860:	08001881 	.word	0x08001881
 8001864:	08001895 	.word	0x08001895
 8001868:	080018a9 	.word	0x080018a9
			case SamplingMode::Stop: tx_data[2] = 0x00; break;
 800186c:	f107 0310 	add.w	r3, r7, #16
 8001870:	2102      	movs	r1, #2
 8001872:	4618      	mov	r0, r3
 8001874:	f000 f9ec 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001878:	4603      	mov	r3, r0
 800187a:	2200      	movs	r2, #0
 800187c:	701a      	strb	r2, [r3, #0]
 800187e:	e01d      	b.n	80018bc <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb8>
			case SamplingMode::Start: tx_data[2] = 0x40; break;
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	2102      	movs	r1, #2
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f9e2 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 800188c:	4603      	mov	r3, r0
 800188e:	2240      	movs	r2, #64	; 0x40
 8001890:	701a      	strb	r2, [r3, #0]
 8001892:	e013      	b.n	80018bc <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb8>
			case SamplingMode::Continuous: tx_data[2] = 0x80; break;
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	2102      	movs	r1, #2
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f9d8 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2280      	movs	r2, #128	; 0x80
 80018a4:	701a      	strb	r2, [r3, #0]
 80018a6:	e009      	b.n	80018bc <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb8>
			case SamplingMode::Filtered: tx_data[2] = 0xc0; break;
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	2102      	movs	r1, #2
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 f9ce 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80018b4:	4603      	mov	r3, r0
 80018b6:	22c0      	movs	r2, #192	; 0xc0
 80018b8:	701a      	strb	r2, [r3, #0]
 80018ba:	bf00      	nop
		this->transmitReceiveData(tx_data, rx_data);
 80018bc:	f107 030c 	add.w	r3, r7, #12
 80018c0:	461a      	mov	r2, r3
 80018c2:	6939      	ldr	r1, [r7, #16]
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f000 f915 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	3301      	adds	r3, #1
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	e7a7      	b.n	8001822 <_ZN9SmartFuse21setUpAllSamplingModesEv+0x1e>
	this->state = getGSB(rx_data);
 80018d2:	68f9      	ldr	r1, [r7, #12]
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff f928 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 80018da:	4603      	mov	r3, r0
 80018dc:	461a      	mov	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 80018e4:	bf00      	nop
 80018e6:	371c      	adds	r7, #28
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd90      	pop	{r4, r7, pc}
 80018ec:	08009654 	.word	0x08009654

080018f0 <_ZN9SmartFuse22setUpAllLatchOffTimersEv>:
{
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	std::array < uint8_t, 3 > tx_data { 0, 0, 0 };
 80018f8:	4a4f      	ldr	r2, [pc, #316]	; (8001a38 <_ZN9SmartFuse22setUpAllLatchOffTimersEv+0x148>)
 80018fa:	f107 030c 	add.w	r3, r7, #12
 80018fe:	6812      	ldr	r2, [r2, #0]
 8001900:	4611      	mov	r1, r2
 8001902:	8019      	strh	r1, [r3, #0]
 8001904:	3302      	adds	r3, #2
 8001906:	0c12      	lsrs	r2, r2, #16
 8001908:	701a      	strb	r2, [r3, #0]
	std::array < uint8_t, 3 > rx_data { 0, 0, 0 };
 800190a:	4a4b      	ldr	r2, [pc, #300]	; (8001a38 <_ZN9SmartFuse22setUpAllLatchOffTimersEv+0x148>)
 800190c:	f107 0308 	add.w	r3, r7, #8
 8001910:	6812      	ldr	r2, [r2, #0]
 8001912:	4611      	mov	r1, r2
 8001914:	8019      	strh	r1, [r3, #0]
 8001916:	3302      	adds	r3, #2
 8001918:	0c12      	lsrs	r2, r2, #16
 800191a:	701a      	strb	r2, [r3, #0]
	tx_data[0] = WRITE_RAM(0x10);
 800191c:	f107 030c 	add.w	r3, r7, #12
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f000 f994 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001928:	4603      	mov	r3, r0
 800192a:	2210      	movs	r2, #16
 800192c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = this->channels[2].latch_off_time_out << 4 |
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	3308      	adds	r3, #8
 8001932:	2102      	movs	r1, #2
 8001934:	4618      	mov	r0, r3
 8001936:	f000 f9fa 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800193a:	4603      	mov	r3, r0
 800193c:	785b      	ldrb	r3, [r3, #1]
 800193e:	011b      	lsls	r3, r3, #4
 8001940:	b25c      	sxtb	r4, r3
			     this->channels[1].latch_off_time_out;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3308      	adds	r3, #8
 8001946:	2101      	movs	r1, #1
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f9f0 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 800194e:	4603      	mov	r3, r0
 8001950:	785b      	ldrb	r3, [r3, #1]
 8001952:	b25b      	sxtb	r3, r3
	tx_data[1] = this->channels[2].latch_off_time_out << 4 |
 8001954:	4323      	orrs	r3, r4
 8001956:	b25c      	sxtb	r4, r3
 8001958:	f107 030c 	add.w	r3, r7, #12
 800195c:	2101      	movs	r1, #1
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f976 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001964:	4603      	mov	r3, r0
 8001966:	b2e2      	uxtb	r2, r4
 8001968:	701a      	strb	r2, [r3, #0]
	tx_data[2] = this->channels[0].latch_off_time_out << 4;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	3308      	adds	r3, #8
 800196e:	2100      	movs	r1, #0
 8001970:	4618      	mov	r0, r3
 8001972:	f000 f9dc 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001976:	4603      	mov	r3, r0
 8001978:	785c      	ldrb	r4, [r3, #1]
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	2102      	movs	r1, #2
 8001980:	4618      	mov	r0, r3
 8001982:	f000 f965 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001986:	4603      	mov	r3, r0
 8001988:	0122      	lsls	r2, r4, #4
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	461a      	mov	r2, r3
 8001994:	68f9      	ldr	r1, [r7, #12]
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 f8ac 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data[0] = WRITE_RAM(0x11);
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f000 f954 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2211      	movs	r2, #17
 80019ac:	701a      	strb	r2, [r3, #0]
	tx_data[1] = this->channels[5].latch_off_time_out << 4 |
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3308      	adds	r3, #8
 80019b2:	2105      	movs	r1, #5
 80019b4:	4618      	mov	r0, r3
 80019b6:	f000 f9ba 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80019ba:	4603      	mov	r3, r0
 80019bc:	785b      	ldrb	r3, [r3, #1]
 80019be:	011b      	lsls	r3, r3, #4
 80019c0:	b25c      	sxtb	r4, r3
	             this->channels[4].latch_off_time_out;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3308      	adds	r3, #8
 80019c6:	2104      	movs	r1, #4
 80019c8:	4618      	mov	r0, r3
 80019ca:	f000 f9b0 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80019ce:	4603      	mov	r3, r0
 80019d0:	785b      	ldrb	r3, [r3, #1]
 80019d2:	b25b      	sxtb	r3, r3
	tx_data[1] = this->channels[5].latch_off_time_out << 4 |
 80019d4:	4323      	orrs	r3, r4
 80019d6:	b25c      	sxtb	r4, r3
 80019d8:	f107 030c 	add.w	r3, r7, #12
 80019dc:	2101      	movs	r1, #1
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 f936 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 80019e4:	4603      	mov	r3, r0
 80019e6:	b2e2      	uxtb	r2, r4
 80019e8:	701a      	strb	r2, [r3, #0]
	tx_data[2] = this->channels[3].latch_off_time_out << 4;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3308      	adds	r3, #8
 80019ee:	2103      	movs	r1, #3
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 f99c 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 80019f6:	4603      	mov	r3, r0
 80019f8:	785c      	ldrb	r4, [r3, #1]
 80019fa:	f107 030c 	add.w	r3, r7, #12
 80019fe:	2102      	movs	r1, #2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 f925 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001a06:	4603      	mov	r3, r0
 8001a08:	0122      	lsls	r2, r4, #4
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8001a0e:	f107 0308 	add.w	r3, r7, #8
 8001a12:	461a      	mov	r2, r3
 8001a14:	68f9      	ldr	r1, [r7, #12]
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f000 f86c 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->state = getGSB(rx_data);
 8001a1c:	68b9      	ldr	r1, [r7, #8]
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff f883 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001a24:	4603      	mov	r3, r0
 8001a26:	461a      	mov	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 8001a2e:	bf00      	nop
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd90      	pop	{r4, r7, pc}
 8001a36:	bf00      	nop
 8001a38:	08009654 	.word	0x08009654

08001a3c <_ZN9SmartFuse22setUpAllChannelsStatesEv>:
{
 8001a3c:	b590      	push	{r4, r7, lr}
 8001a3e:	b087      	sub	sp, #28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
	tx_data[0] = WRITE_RAM(0x13);
 8001a44:	f107 0310 	add.w	r3, r7, #16
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 f900 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2213      	movs	r2, #19
 8001a54:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 8001a56:	f107 0310 	add.w	r3, r7, #16
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f000 f8f7 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2200      	movs	r2, #0
 8001a66:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < number_of_channels_per_fuse; i++) tx_data[1] |= this->channels[i].active << i;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	2b05      	cmp	r3, #5
 8001a70:	d81e      	bhi.n	8001ab0 <_ZN9SmartFuse22setUpAllChannelsStatesEv+0x74>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3308      	adds	r3, #8
 8001a76:	697a      	ldr	r2, [r7, #20]
 8001a78:	4611      	mov	r1, r2
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 f957 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001a80:	4603      	mov	r3, r0
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	fa02 f403 	lsl.w	r4, r2, r3
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	2101      	movs	r1, #1
 8001a92:	4618      	mov	r0, r3
 8001a94:	f000 f8dc 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	781a      	ldrb	r2, [r3, #0]
 8001a9c:	b251      	sxtb	r1, r2
 8001a9e:	b262      	sxtb	r2, r4
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	b252      	sxtb	r2, r2
 8001aa4:	b2d2      	uxtb	r2, r2
 8001aa6:	701a      	strb	r2, [r3, #0]
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e7dd      	b.n	8001a6c <_ZN9SmartFuse22setUpAllChannelsStatesEv+0x30>
	tx_data[2] = this->toggle << 1;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	461c      	mov	r4, r3
 8001ab6:	f107 0310 	add.w	r3, r7, #16
 8001aba:	2102      	movs	r1, #2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f000 f8c7 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	0062      	lsls	r2, r4, #1
 8001ac6:	b2d2      	uxtb	r2, r2
 8001ac8:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	461a      	mov	r2, r3
 8001ad0:	6939      	ldr	r1, [r7, #16]
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f80e 	bl	8001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->state = getGSB(rx_data);
 8001ad8:	68f9      	ldr	r1, [r7, #12]
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff f825 	bl	8000b2a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 8001aea:	bf00      	nop
 8001aec:	371c      	adds	r7, #28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd90      	pop	{r4, r7, pc}
	...

08001af4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>:
{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b087      	sub	sp, #28
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
	if (((&hspi1)->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE) __HAL_SPI_ENABLE(&hspi1);
 8001b00:	4b35      	ldr	r3, [pc, #212]	; (8001bd8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b0a:	2b40      	cmp	r3, #64	; 0x40
 8001b0c:	bf14      	ite	ne
 8001b0e:	2301      	movne	r3, #1
 8001b10:	2300      	moveq	r3, #0
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d007      	beq.n	8001b28 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x34>
 8001b18:	4b2f      	ldr	r3, [pc, #188]	; (8001bd8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	4b2e      	ldr	r3, [pc, #184]	; (8001bd8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b26:	601a      	str	r2, [r3, #0]
	calculateParityBit(tx_data);
 8001b28:	f107 0308 	add.w	r3, r7, #8
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe ffcf 	bl	8000ad0 <_ZL18calculateParityBitRSt5arrayIhLj3EE>
	this->slaveSelect();
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	f7ff f9b3 	bl	8000e9e <_ZN9SmartFuse11slaveSelectEv>
	for (uint8_t tx = 0, rx = 0; tx < 3 || rx < 3;)
 8001b38:	2300      	movs	r3, #0
 8001b3a:	75fb      	strb	r3, [r7, #23]
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	75bb      	strb	r3, [r7, #22]
 8001b40:	7dfb      	ldrb	r3, [r7, #23]
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d902      	bls.n	8001b4c <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x58>
 8001b46:	7dbb      	ldrb	r3, [r7, #22]
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d83e      	bhi.n	8001bca <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xd6>
		if (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) && rx < 3)
 8001b4c:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d104      	bne.n	8001b64 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x70>
 8001b5a:	7dbb      	ldrb	r3, [r7, #22]
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d801      	bhi.n	8001b64 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x70>
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x72>
 8001b64:	2300      	movs	r3, #0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00f      	beq.n	8001b8a <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x96>
			(*(uint8_t*) &rx_data[rx]) = *(__IO uint8_t *) &(&hspi1)->Instance->DR;
 8001b6a:	4b1b      	ldr	r3, [pc, #108]	; (8001bd8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f103 040c 	add.w	r4, r3, #12
 8001b72:	7dbb      	ldrb	r3, [r7, #22]
 8001b74:	4619      	mov	r1, r3
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f86a 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	7822      	ldrb	r2, [r4, #0]
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	701a      	strb	r2, [r3, #0]
			rx++;
 8001b84:	7dbb      	ldrb	r3, [r7, #22]
 8001b86:	3301      	adds	r3, #1
 8001b88:	75bb      	strb	r3, [r7, #22]
		if (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) && tx < 3)
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d104      	bne.n	8001ba2 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xae>
 8001b98:	7dfb      	ldrb	r3, [r7, #23]
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d801      	bhi.n	8001ba2 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xae>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e000      	b.n	8001ba4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xb0>
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0cb      	beq.n	8001b40 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x4c>
			*(__IO uint8_t *) &(&hspi1)->Instance->DR = tx_data[tx];
 8001ba8:	7dfa      	ldrb	r2, [r7, #23]
 8001baa:	f107 0308 	add.w	r3, r7, #8
 8001bae:	4611      	mov	r1, r2
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 f84d 	bl	8001c50 <_ZNSt5arrayIhLj3EEixEj>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	4b07      	ldr	r3, [pc, #28]	; (8001bd8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	330c      	adds	r3, #12
 8001bbe:	7812      	ldrb	r2, [r2, #0]
 8001bc0:	701a      	strb	r2, [r3, #0]
			tx++;
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	75fb      	strb	r3, [r7, #23]
	for (uint8_t tx = 0, rx = 0; tx < 3 || rx < 3;)
 8001bc8:	e7ba      	b.n	8001b40 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x4c>
	this->slaveDeselect();
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	f7ff f978 	bl	8000ec0 <_ZN9SmartFuse13slaveDeselectEv>
}
 8001bd0:	bf00      	nop
 8001bd2:	371c      	adds	r7, #28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd90      	pop	{r4, r7, pc}
 8001bd8:	20000674 	.word	0x20000674

08001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>:
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	460b      	mov	r3, r1
 8001be6:	70fb      	strb	r3, [r7, #3]
	return this->channels[size_t(channel)].current;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3308      	adds	r3, #8
 8001bec:	78fa      	ldrb	r2, [r7, #3]
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f000 f89c 	bl	8001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	889b      	ldrh	r3, [r3, #4]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <_ZN3etl10count_bitsIhEENS_9enable_ifIXaaaasrNS_11is_integralIT_EE5valuesrNS_11is_unsignedIS3_EE5valueeqsrNS_15integral_limitsIS3_EE4bitsLj8EEhE4typeES3_>:
  ///\ingroup binary
  //***************************************************************************
  template <typename T>
  ETL_CONSTEXPR14
    typename etl::enable_if<etl::is_integral<T>::value && etl::is_unsigned<T>::value && (etl::integral_limits<T>::bits == 8U), uint_least8_t>::type
    count_bits(T value)
 8001c02:	b480      	push	{r7}
 8001c04:	b085      	sub	sp, #20
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	4603      	mov	r3, r0
 8001c0a:	71fb      	strb	r3, [r7, #7]
  {
#if ETL_CPP23_SUPPORTED && ETL_USING_STL
    return std::popcount(value);
#else
    uint32_t count = 0U;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]

    count = value - ((value >> 1U) & 0x55U);
 8001c10:	79fa      	ldrb	r2, [r7, #7]
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	085b      	lsrs	r3, r3, #1
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	60fb      	str	r3, [r7, #12]
    count = ((count >> 2U) & 0x33U) + (count & 0x33U);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	089b      	lsrs	r3, r3, #2
 8001c24:	f003 0233 	and.w	r2, r3, #51	; 0x33
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8001c2e:	4413      	add	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
    count = ((count >> 4U) + count) & 0x0FU;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	091a      	lsrs	r2, r3, #4
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	4413      	add	r3, r2
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	60fb      	str	r3, [r7, #12]

    return uint_least8_t(count);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	b2db      	uxtb	r3, r3
#endif
  }
 8001c44:	4618      	mov	r0, r3
 8001c46:	3714      	adds	r7, #20
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <_ZNSt5arrayIhLj3EEixEj>:
      _GLIBCXX_NODISCARD constexpr bool
      empty() const noexcept { return size() == 0; }

      // Element access.
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6839      	ldr	r1, [r7, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 f9a8 	bl	8001fb4 <_ZNSt14__array_traitsIhLj3EE6_S_refERA3_Khj>
 8001c64:	4603      	mov	r3, r0
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <_ZN3etl6bitsetILj8EEC1Ey>:
    }

    //*************************************************************************
    /// Construct from a value.
    //*************************************************************************
    bitset(unsigned long long value)
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	60f8      	str	r0, [r7, #12]
 8001c76:	e9c7 2300 	strd	r2, r3, [r7]
      : etl::ibitset(MAXN, ARRAY_SIZE, data)
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	3310      	adds	r3, #16
 8001c80:	2201      	movs	r2, #1
 8001c82:	2108      	movs	r1, #8
 8001c84:	f7fe fe5a 	bl	800093c <_ZN3etl7ibitsetC1EjjPh>
    {
      initialise(value);
 8001c88:	68f9      	ldr	r1, [r7, #12]
 8001c8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c8e:	4608      	mov	r0, r1
 8001c90:	f7fe fe12 	bl	80008b8 <_ZN3etl7ibitset10initialiseEy>
    }
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4618      	mov	r0, r3
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE5beginEv>:
      begin() noexcept
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f992 	bl	8001fd0 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>
 8001cac:	4603      	mov	r3, r0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE3endEv>:
      end() noexcept
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f986 	bl	8001fd0 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	333c      	adds	r3, #60	; 0x3c
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <_ZNSt4pairIttEC1IttLb1EEEv>:
                typename enable_if<__and_<
                                     __is_implicitly_default_constructible<_U1>,
                                     __is_implicitly_default_constructible<_U2>>
                                   ::value, bool>::type = true>
#endif
      _GLIBCXX_CONSTEXPR pair()
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
      : first(), second() { }
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	801a      	strh	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	805a      	strh	r2, [r3, #2]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <_ZN3etl8delegateIFvP9SmartFuseEE18invocation_elementC1Ev>:
    //*************************************************************************
    /// The internal invocation object.
    //*************************************************************************
    struct invocation_element
    {
      invocation_element() = default;
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <_ZN3etl8delegateIFvP9SmartFuseEEC1Ev>:
    ETL_CONSTEXPR14 delegate()
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
    {
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff ffe7 	bl	8001cf2 <_ZN3etl8delegateIFvP9SmartFuseEE18invocation_elementC1Ev>
    }
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EEixEj>:
      operator[](size_type __n) noexcept
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6839      	ldr	r1, [r7, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f000 f954 	bl	8001fea <_ZNSt14__array_traitsIN9SmartFuse22ChannelSettingsAndDataELj6EE6_S_refERA6_KS1_j>
 8001d42:	4603      	mov	r3, r0
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <_ZNSt5arrayI15ChannelSettingsLj6EEixEj>:
      operator[](size_type __n) noexcept
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6839      	ldr	r1, [r7, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 f957 	bl	800200e <_ZNSt14__array_traitsI15ChannelSettingsLj6EE6_S_refERA6_KS0_j>
 8001d60:	4603      	mov	r3, r0
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <_ZNSt4pairIttEaSERKS0_>:
      template<typename... _Args1, typename... _Args2>
	_GLIBCXX20_CONSTEXPR
        pair(piecewise_construct_t, tuple<_Args1...>, tuple<_Args2...>);

      _GLIBCXX20_CONSTEXPR pair&
      operator=(typename conditional<
 8001d6a:	b480      	push	{r7}
 8001d6c:	b083      	sub	sp, #12
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	6039      	str	r1, [r7, #0]
		__and_<is_copy_assignable<_T1>,
		       is_copy_assignable<_T2>>::value,
		const pair&, const __nonesuch&>::type __p)
      {
	first = __p.first;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	881a      	ldrh	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	801a      	strh	r2, [r3, #0]
	second = __p.second;
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	885a      	ldrh	r2, [r3, #2]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	805a      	strh	r2, [r3, #2]
	return *this;
 8001d84:	687b      	ldr	r3, [r7, #4]
      }
 8001d86:	4618      	mov	r0, r3
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <_ZNSt5arrayIbLj6EEixEj>:
      operator[](size_type __n) noexcept
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6839      	ldr	r1, [r7, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 f946 	bl	8002032 <_ZNSt14__array_traitsIbLj6EE6_S_refERA6_Kbj>
 8001da6:	4603      	mov	r3, r0
 8001da8:	4618      	mov	r0, r3
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EE5beginEv>:
      begin() noexcept
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f948 	bl	800204e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EE4dataEv>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EE3endEv>:
      end() noexcept
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f93c 	bl	800204e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EE4dataEv>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	3348      	adds	r3, #72	; 0x48
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <_ZNK3etl8delegateIFvP9SmartFuseEE8is_validEv>:
    ETL_CONSTEXPR14 bool is_valid() const
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
      return invocation.stub != ETL_NULLPTR;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	bf14      	ite	ne
 8001df2:	2301      	movne	r3, #1
 8001df4:	2300      	moveq	r3, #0
 8001df6:	b2db      	uxtb	r3, r3
    }
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <_ZNK3etl8delegateIFvP9SmartFuseEEclES2_>:
    TReturn operator()(TParams... args) const
 8001e04:	b5b0      	push	{r4, r5, r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
      ETL_ASSERT(is_valid(), ETL_ERROR(delegate_uninitialised));
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7ff ffe7 	bl	8001de2 <_ZNK3etl8delegateIFvP9SmartFuseEE8is_validEv>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d106      	bne.n	8001e28 <_ZNK3etl8delegateIFvP9SmartFuseEEclES2_+0x24>
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <_ZNK3etl8delegateIFvP9SmartFuseEEclES2_+0x48>)
 8001e1c:	4a0c      	ldr	r2, [pc, #48]	; (8001e50 <_ZNK3etl8delegateIFvP9SmartFuseEEclES2_+0x4c>)
 8001e1e:	f44f 7181 	mov.w	r1, #258	; 0x102
 8001e22:	480c      	ldr	r0, [pc, #48]	; (8001e54 <_ZNK3etl8delegateIFvP9SmartFuseEEclES2_+0x50>)
 8001e24:	f006 fbcc 	bl	80085c0 <__assert_func>
      return (*invocation.stub)(invocation.object, etl::forward<TParams>(args)...);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685c      	ldr	r4, [r3, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681d      	ldr	r5, [r3, #0]
 8001e30:	463b      	mov	r3, r7
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f918 	bl	8002068 <_ZN3etl7forwardIP9SmartFuseEEOT_RNS_16remove_referenceIS3_E4typeE>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4628      	mov	r0, r5
 8001e40:	47a0      	blx	r4
 8001e42:	bf00      	nop
    }
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bdb0      	pop	{r4, r5, r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	08009658 	.word	0x08009658
 8001e50:	08009668 	.word	0x08009668
 8001e54:	080096e4 	.word	0x080096e4

08001e58 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJRKPK12GPIO_TypeDefRKmRKPK19__SPI_HandleTypeDefRSt5arrayI15ChannelSettingsLj6EEEEEvDpOT_>:
    /// Constructs a value at the end of the vector.
    /// If asserts or exceptions are enabled, emits vector_full if the vector is already full.
    ///\param value The value to add.
    //*********************************************************************
    template <typename ... Args>
    void emplace_back(Args && ... args)
 8001e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e5a:	b0a9      	sub	sp, #164	; 0xa4
 8001e5c:	af10      	add	r7, sp, #64	; 0x40
 8001e5e:	61f8      	str	r0, [r7, #28]
 8001e60:	61b9      	str	r1, [r7, #24]
 8001e62:	617a      	str	r2, [r7, #20]
 8001e64:	613b      	str	r3, [r7, #16]
    {
#if defined(ETL_CHECK_PUSH_POP)
      ETL_ASSERT(size() != CAPACITY, ETL_ERROR(vector_full));
#endif
      ::new (p_end) T(etl::forward<Args>(args)...);
 8001e66:	69b8      	ldr	r0, [r7, #24]
 8001e68:	f000 f909 	bl	800207e <_ZN3etl7forwardIRKPK12GPIO_TypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	6978      	ldr	r0, [r7, #20]
 8001e74:	f000 f90e 	bl	8002094 <_ZN3etl7forwardIRKmEEOT_RNS_16remove_referenceIS3_E4typeE>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	6938      	ldr	r0, [r7, #16]
 8001e80:	f000 f913 	bl	80020aa <_ZN3etl7forwardIRKPK19__SPI_HandleTypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>
 8001e84:	4603      	mov	r3, r0
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001e8c:	f000 f918 	bl	80020c0 <_ZN3etl7forwardIRSt5arrayI15ChannelSettingsLj6EEEEOT_RNS_16remove_referenceIS5_E4typeE>
 8001e90:	4603      	mov	r3, r0
 8001e92:	461c      	mov	r4, r3
 8001e94:	f107 0624 	add.w	r6, r7, #36	; 0x24
 8001e98:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8001e9c:	4635      	mov	r5, r6
 8001e9e:	4623      	mov	r3, r4
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	6859      	ldr	r1, [r3, #4]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eaa:	3410      	adds	r4, #16
 8001eac:	3610      	adds	r6, #16
 8001eae:	4564      	cmp	r4, ip
 8001eb0:	d1f4      	bne.n	8001e9c <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJRKPK12GPIO_TypeDefRKmRKPK19__SPI_HandleTypeDefRSt5arrayI15ChannelSettingsLj6EEEEEvDpOT_+0x44>
 8001eb2:	4633      	mov	r3, r6
 8001eb4:	4622      	mov	r2, r4
 8001eb6:	6810      	ldr	r0, [r2, #0]
 8001eb8:	6851      	ldr	r1, [r2, #4]
 8001eba:	6892      	ldr	r2, [r2, #8]
 8001ebc:	c307      	stmia	r3!, {r0, r1, r2}
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	2074      	movs	r0, #116	; 0x74
 8001ec6:	f7fe fb8d 	bl	80005e4 <_ZnwjPv>
 8001eca:	4606      	mov	r6, r0
 8001ecc:	466d      	mov	r5, sp
 8001ece:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001ed2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ed4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ed6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ed8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ede:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001ee2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68ba      	ldr	r2, [r7, #8]
 8001eea:	68f9      	ldr	r1, [r7, #12]
 8001eec:	4630      	mov	r0, r6
 8001eee:	f7fe fee4 	bl	8000cba <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE>
      ++p_end;
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f103 0274 	add.w	r2, r3, #116	; 0x74
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	609a      	str	r2, [r3, #8]
      ETL_INCREMENT_DEBUG_COUNT
    }
 8001efe:	bf00      	nop
 8001f00:	3764      	adds	r7, #100	; 0x64
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f06 <_ZN3etl7ivectorI9SmartFuseE5beginEv>:
    iterator begin()
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
      return p_buffer;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
    }
 8001f12:	4618      	mov	r0, r3
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr

08001f1e <_ZN3etl7ivectorI9SmartFuseE3endEv>:
    iterator end()
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
      return p_end;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
    }
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>:
      operator[](size_type __n) noexcept
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6839      	ldr	r1, [r7, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f000 f8c6 	bl	80020d6 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_refERA4_KS0_j>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>:
    reference operator [](size_t i)
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
      return p_buffer[i];
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	2174      	movs	r1, #116	; 0x74
 8001f66:	fb01 f303 	mul.w	r3, r1, r3
 8001f6a:	4413      	add	r3, r2
    }
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <_ZNSt5arrayIS_I12ChannelStateLj6EELj4EEixEj>:
      operator[](size_type __n) noexcept
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6839      	ldr	r1, [r7, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 f8b3 	bl	80020f2 <_ZNSt14__array_traitsISt5arrayI12ChannelStateLj6EELj4EE6_S_refERA4_KS2_j>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <_ZNSt5arrayIS_ItLj6EELj4EEixEj>:
      operator[](size_type __n) noexcept
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
 8001f9e:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6839      	ldr	r1, [r7, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 f8b6 	bl	8002116 <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_refERA4_KS1_j>
 8001faa:	4603      	mov	r3, r0
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <_ZNSt14__array_traitsIhLj3EE6_S_refERA3_Khj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f000 f8ad 	bl	800213a <_ZNSt14__array_traitsIN3etl6bitsetILj8EEELj3EE6_S_ptrERA3_KS2_>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <_ZNSt14__array_traitsIN9SmartFuse22ChannelSettingsAndDataELj6EE6_S_refERA6_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
 8001ff2:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4413      	add	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	4413      	add	r3, r2
 8002002:	4618      	mov	r0, r3
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <_ZNSt14__array_traitsI15ChannelSettingsLj6EE6_S_refERA6_KS0_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
 8002016:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	4613      	mov	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	4618      	mov	r0, r3
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <_ZNSt14__array_traitsIbLj6EE6_S_refERA6_Kbj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
 800203a:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	4413      	add	r3, r2
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <_ZNSt5arrayIN9SmartFuse22ChannelSettingsAndDataELj6EE4dataEv>:
      data() noexcept
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4618      	mov	r0, r3
 800205a:	f000 f879 	bl	8002150 <_ZNSt14__array_traitsIN9SmartFuse22ChannelSettingsAndDataELj6EE6_S_ptrERA6_KS1_>
 800205e:	4603      	mov	r3, r0
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <_ZN3etl7forwardIP9SmartFuseEEOT_RNS_16remove_referenceIS3_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 8002070:	687b      	ldr	r3, [r7, #4]
  }
 8002072:	4618      	mov	r0, r3
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <_ZN3etl7forwardIRKPK12GPIO_TypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 8002086:	687b      	ldr	r3, [r7, #4]
  }
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_ZN3etl7forwardIRKmEEOT_RNS_16remove_referenceIS3_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 800209c:	687b      	ldr	r3, [r7, #4]
  }
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <_ZN3etl7forwardIRKPK19__SPI_HandleTypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 80020b2:	687b      	ldr	r3, [r7, #4]
  }
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_ZN3etl7forwardIRSt5arrayI15ChannelSettingsLj6EEEEOT_RNS_16remove_referenceIS5_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 80020c8:	687b      	ldr	r3, [r7, #4]
  }
 80020ca:	4618      	mov	r0, r3
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_refERA4_KS0_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
 80020de:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	4413      	add	r3, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <_ZNSt14__array_traitsISt5arrayI12ChannelStateLj6EELj4EE6_S_refERA4_KS2_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	4613      	mov	r3, r2
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	4413      	add	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_refERA4_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	4613      	mov	r3, r2
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	4413      	add	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	4413      	add	r3, r2
 800212e:	4618      	mov	r0, r3
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <_ZNSt14__array_traitsIN3etl6bitsetILj8EEELj3EE6_S_ptrERA3_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <_ZNSt14__array_traitsIN9SmartFuse22ChannelSettingsAndDataELj6EE6_S_ptrERA6_KS1_>:
      _S_ptr(const _Type& __t) noexcept
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4618      	mov	r0, r3
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <_ZN11GpioElementD1Ev>:
{
	public:
		GpioElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted);

		//virtual void handle();
		virtual ~GpioElement() { };
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	4a04      	ldr	r2, [pc, #16]	; (8002184 <_ZN11GpioElementD1Ev+0x1c>)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4618      	mov	r0, r3
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	08009738 	.word	0x08009738

08002188 <_ZN11GpioElementD0Ev>:
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7ff ffe9 	bl	8002168 <_ZN11GpioElementD1Ev>
 8002196:	2110      	movs	r1, #16
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f006 fa0c 	bl	80085b6 <_ZdlPvj>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>:
 *      Author: Piotr Lesicki
 */

#include "gpio elements.hpp"

GpioElement::GpioElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted) :
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
 80021b4:	70fb      	strb	r3, [r7, #3]
						 port(port), pin(pin), is_inverted(is_inverted) { }
 80021b6:	4a09      	ldr	r2, [pc, #36]	; (80021dc <_ZN11GpioElementC1EPK12GPIO_TypeDefmb+0x34>)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	78fa      	ldrb	r2, [r7, #3]
 80021c0:	715a      	strb	r2, [r3, #5]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	4618      	mov	r0, r3
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	08009738 	.word	0x08009738

080021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>:

GpioOutElement::GpioOutElement(const GPIO_TypeDef *port, const uint32_t pin) :
							   GpioElement(port, pin, false) { }

GpioOutElement::GpioOutElement(const GPIO_TypeDef *port, const uint32_t pin, const bool is_inverted) :
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	70fb      	strb	r3, [r7, #3]
							   GpioElement(port, pin, is_inverted) { }
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	78fb      	ldrb	r3, [r7, #3]
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	68b9      	ldr	r1, [r7, #8]
 80021f6:	f7ff ffd7 	bl	80021a8 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>
 80021fa:	4a04      	ldr	r2, [pc, #16]	; (800220c <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb+0x2c>)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	08009728 	.word	0x08009728

08002210 <_ZN14GpioOutElement8activateEv>:

void GpioOutElement::activate()
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, (this->is_inverted ? GPIO_PIN_RESET : GPIO_PIN_SET));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68d8      	ldr	r0, [r3, #12]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	b299      	uxth	r1, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	795b      	ldrb	r3, [r3, #5]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <_ZN14GpioOutElement8activateEv+0x1e>
 800222a:	2300      	movs	r3, #0
 800222c:	e000      	b.n	8002230 <_ZN14GpioOutElement8activateEv+0x20>
 800222e:	2301      	movs	r3, #1
 8002230:	461a      	mov	r2, r3
 8002232:	f004 fbeb 	bl	8006a0c <HAL_GPIO_WritePin>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <_ZN14GpioOutElement10deactivateEv>:

void GpioOutElement::deactivate()
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, (this->is_inverted ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68d8      	ldr	r0, [r3, #12]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	b299      	uxth	r1, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	795b      	ldrb	r3, [r3, #5]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <_ZN14GpioOutElement10deactivateEv+0x1e>
 8002258:	2301      	movs	r3, #1
 800225a:	e000      	b.n	800225e <_ZN14GpioOutElement10deactivateEv+0x20>
 800225c:	2300      	movs	r3, #0
 800225e:	461a      	mov	r2, r3
 8002260:	f004 fbd4 	bl	8006a0c <HAL_GPIO_WritePin>
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>:
}

GpioInElement::GpioInElement(const GPIO_TypeDef * const port, const uint32_t pin) :
							 GpioElement(port, pin, false) { }

GpioInElement::GpioInElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted) :
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
 8002278:	70fb      	strb	r3, [r7, #3]
							 GpioElement(port, pin, is_inverted) { }
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	f7ff ff91 	bl	80021a8 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>
 8002286:	4a04      	ldr	r2, [pc, #16]	; (8002298 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb+0x2c>)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	08009718 	.word	0x08009718

0800229c <_ZN13GpioInElement8isActiveEv>:

bool GpioInElement::isActive()
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	 *		  1  |    1   |  0
	 *
	 *	  basically a XOR operation
	 *
	 */
	return ((HAL_GPIO_ReadPin((GPIO_TypeDef*)(this->port), this->pin) == GPIO_PIN_SET) != this->is_inverted);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	4619      	mov	r1, r3
 80022b0:	4610      	mov	r0, r2
 80022b2:	f004 fb93 	bl	80069dc <HAL_GPIO_ReadPin>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	bf0c      	ite	eq
 80022bc:	2301      	moveq	r3, #1
 80022be:	2300      	movne	r3, #0
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	795b      	ldrb	r3, [r3, #5]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	bf14      	ite	ne
 80022cc:	2301      	movne	r3, #1
 80022ce:	2300      	moveq	r3, #0
 80022d0:	b2db      	uxtb	r3, r3
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <_ZN13GpioInElementD1Ev>:

		//void handle() override;
		void toggle();
};

class GpioInElement : public GpioElement
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	4a05      	ldr	r2, [pc, #20]	; (80022fc <_ZN13GpioInElementD1Ev+0x20>)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff ff3b 	bl	8002168 <_ZN11GpioElementD1Ev>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	08009718 	.word	0x08009718

08002300 <_ZN13GpioInElementD0Ev>:
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff ffe7 	bl	80022dc <_ZN13GpioInElementD1Ev>
 800230e:	2110      	movs	r1, #16
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f006 f950 	bl	80085b6 <_ZdlPvj>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <_ZN14GpioOutElementD1Ev>:
class GpioOutElement : public GpioElement
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	4a05      	ldr	r2, [pc, #20]	; (8002340 <_ZN14GpioOutElementD1Ev+0x20>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff ff19 	bl	8002168 <_ZN11GpioElementD1Ev>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4618      	mov	r0, r3
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	08009728 	.word	0x08009728

08002344 <_ZN14GpioOutElementD0Ev>:
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ffe7 	bl	8002320 <_ZN14GpioOutElementD1Ev>
 8002352:	2110      	movs	r1, #16
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f006 f92e 	bl	80085b6 <_ZdlPvj>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08a      	sub	sp, #40	; 0x28
 8002368:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236a:	f107 0314 	add.w	r3, r7, #20
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]
 8002374:	609a      	str	r2, [r3, #8]
 8002376:	60da      	str	r2, [r3, #12]
 8002378:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800237a:	4b5e      	ldr	r3, [pc, #376]	; (80024f4 <MX_GPIO_Init+0x190>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237e:	4a5d      	ldr	r2, [pc, #372]	; (80024f4 <MX_GPIO_Init+0x190>)
 8002380:	f043 0304 	orr.w	r3, r3, #4
 8002384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002386:	4b5b      	ldr	r3, [pc, #364]	; (80024f4 <MX_GPIO_Init+0x190>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002392:	4b58      	ldr	r3, [pc, #352]	; (80024f4 <MX_GPIO_Init+0x190>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002396:	4a57      	ldr	r2, [pc, #348]	; (80024f4 <MX_GPIO_Init+0x190>)
 8002398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800239c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800239e:	4b55      	ldr	r3, [pc, #340]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023aa:	4b52      	ldr	r3, [pc, #328]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ae:	4a51      	ldr	r2, [pc, #324]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023b6:	4b4f      	ldr	r3, [pc, #316]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	60bb      	str	r3, [r7, #8]
 80023c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c2:	4b4c      	ldr	r3, [pc, #304]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c6:	4a4b      	ldr	r2, [pc, #300]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023c8:	f043 0302 	orr.w	r3, r3, #2
 80023cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023ce:	4b49      	ldr	r3, [pc, #292]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	607b      	str	r3, [r7, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023da:	4b46      	ldr	r3, [pc, #280]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023de:	4a45      	ldr	r2, [pc, #276]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023e0:	f043 0308 	orr.w	r3, r3, #8
 80023e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e6:	4b43      	ldr	r3, [pc, #268]	; (80024f4 <MX_GPIO_Init+0x190>)
 80023e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	603b      	str	r3, [r7, #0]
 80023f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80023f2:	2200      	movs	r2, #0
 80023f4:	210f      	movs	r1, #15
 80023f6:	4840      	ldr	r0, [pc, #256]	; (80024f8 <MX_GPIO_Init+0x194>)
 80023f8:	f004 fb08 	bl	8006a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80023fc:	2200      	movs	r2, #0
 80023fe:	211e      	movs	r1, #30
 8002400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002404:	f004 fb02 	bl	8006a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8002408:	2200      	movs	r2, #0
 800240a:	f44f 7109 	mov.w	r1, #548	; 0x224
 800240e:	483b      	ldr	r0, [pc, #236]	; (80024fc <MX_GPIO_Init+0x198>)
 8002410:	f004 fafc 	bl	8006a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
 8002414:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8002418:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800241a:	2303      	movs	r3, #3
 800241c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002422:	f107 0314 	add.w	r3, r7, #20
 8002426:	4619      	mov	r1, r3
 8002428:	4833      	ldr	r0, [pc, #204]	; (80024f8 <MX_GPIO_Init+0x194>)
 800242a:	f004 f945 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800242e:	230f      	movs	r3, #15
 8002430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002432:	2301      	movs	r3, #1
 8002434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243a:	2300      	movs	r3, #0
 800243c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800243e:	f107 0314 	add.w	r3, r7, #20
 8002442:	4619      	mov	r1, r3
 8002444:	482c      	ldr	r0, [pc, #176]	; (80024f8 <MX_GPIO_Init+0x194>)
 8002446:	f004 f937 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800244a:	231e      	movs	r3, #30
 800244c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800244e:	2301      	movs	r3, #1
 8002450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245a:	f107 0314 	add.w	r3, r7, #20
 800245e:	4619      	mov	r1, r3
 8002460:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002464:	f004 f928 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_9;
 8002468:	f44f 7309 	mov.w	r3, #548	; 0x224
 800246c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246e:	2301      	movs	r3, #1
 8002470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002476:	2300      	movs	r3, #0
 8002478:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247a:	f107 0314 	add.w	r3, r7, #20
 800247e:	4619      	mov	r1, r3
 8002480:	481e      	ldr	r0, [pc, #120]	; (80024fc <MX_GPIO_Init+0x198>)
 8002482:	f004 f919 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB4 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8002486:	f64f 53d0 	movw	r3, #64976	; 0xfdd0
 800248a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800248c:	2303      	movs	r3, #3
 800248e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	4619      	mov	r1, r3
 800249a:	4818      	ldr	r0, [pc, #96]	; (80024fc <MX_GPIO_Init+0x198>)
 800249c:	f004 f90c 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 80024a0:	f44f 4307 	mov.w	r3, #34560	; 0x8700
 80024a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a6:	2303      	movs	r3, #3
 80024a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	f107 0314 	add.w	r3, r7, #20
 80024b2:	4619      	mov	r1, r3
 80024b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024b8:	f004 f8fe 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024bc:	2304      	movs	r3, #4
 80024be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024c0:	2303      	movs	r3, #3
 80024c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024c8:	f107 0314 	add.w	r3, r7, #20
 80024cc:	4619      	mov	r1, r3
 80024ce:	480c      	ldr	r0, [pc, #48]	; (8002500 <MX_GPIO_Init+0x19c>)
 80024d0:	f004 f8f2 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024d4:	2308      	movs	r3, #8
 80024d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024d8:	2303      	movs	r3, #3
 80024da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	4619      	mov	r1, r3
 80024e6:	4807      	ldr	r0, [pc, #28]	; (8002504 <MX_GPIO_Init+0x1a0>)
 80024e8:	f004 f8e6 	bl	80066b8 <HAL_GPIO_Init>

}
 80024ec:	bf00      	nop
 80024ee:	3728      	adds	r7, #40	; 0x28
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40021000 	.word	0x40021000
 80024f8:	48000800 	.word	0x48000800
 80024fc:	48000400 	.word	0x48000400
 8002500:	48000c00 	.word	0x48000c00
 8002504:	48001c00 	.word	0x48001c00

08002508 <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	601a      	str	r2, [r3, #0]
    {
    }
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4618      	mov	r0, r3
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <_ZN3etl11vector_baseD1Ev>:
    virtual ~vector_base()
    {
    }
#else
  protected:
    ~vector_base()
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
    {
    }
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4618      	mov	r0, r3
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>:
namespace PUTM_CAN {

static const std::size_t max_dlc_size = 8;

struct Can_rx_message {
  Can_rx_message(CAN_HandleTypeDef &hcan, uint32_t RxFifo) : header{}, data{0} {
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	461a      	mov	r2, r3
 800254c:	2300      	movs	r3, #0
 800254e:	6013      	str	r3, [r2, #0]
 8002550:	6053      	str	r3, [r2, #4]
 8002552:	6093      	str	r3, [r2, #8]
 8002554:	60d3      	str	r3, [r2, #12]
 8002556:	6113      	str	r3, [r2, #16]
 8002558:	6153      	str	r3, [r2, #20]
 800255a:	6193      	str	r3, [r2, #24]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	331c      	adds	r3, #28
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
    this->status =
        HAL_CAN_GetRxMessage(&hcan, RxFifo, &this->header, this->data);
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	331c      	adds	r3, #28
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	68b8      	ldr	r0, [r7, #8]
 8002570:	f003 fc28 	bl	8005dc4 <HAL_CAN_GetRxMessage>
 8002574:	4603      	mov	r3, r0
 8002576:	461a      	mov	r2, r3
    this->status =
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	4618      	mov	r0, r3
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <_ZN8PUTM_CAN11Device_base6get_IDEv>:
  bool new_data : 1;

public:
  constexpr Device_base(uint32_t ide, uint8_t dlc)
      : IDE{ide}, DLC{dlc}, new_data{false} {}
  [[nodiscard]] constexpr uint32_t get_ID() { return IDE; }
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	791a      	ldrb	r2, [r3, #4]
 8002594:	795b      	ldrb	r3, [r3, #5]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	4313      	orrs	r3, r2
 800259e:	b29b      	uxth	r3, r3
 80025a0:	4618      	mov	r0, r3
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>:
                                                &wheel_temp_main};

public:
  Can_interface() = default;

  bool parse_message(const Can_rx_message &m) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
    for (auto &device : device_array) {
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	6938      	ldr	r0, [r7, #16]
 80025c0:	f001 f876 	bl	80036b0 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>
 80025c4:	6178      	str	r0, [r7, #20]
 80025c6:	6938      	ldr	r0, [r7, #16]
 80025c8:	f001 f87e 	bl	80036c8 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>
 80025cc:	60f8      	str	r0, [r7, #12]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d01f      	beq.n	8002616 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6a>
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	60bb      	str	r3, [r7, #8]
      if (device->get_ID() == m.header.StdId) {
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff ffd2 	bl	8002588 <_ZN8PUTM_CAN11Device_base6get_IDEv>
 80025e4:	4602      	mov	r2, r0
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	bf0c      	ite	eq
 80025ee:	2301      	moveq	r3, #1
 80025f0:	2300      	movne	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00a      	beq.n	800260e <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x62>
        device->set_data(m);
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6839      	ldr	r1, [r7, #0]
 8002606:	4610      	mov	r0, r2
 8002608:	4798      	blx	r3
        return true;
 800260a:	2301      	movs	r3, #1
 800260c:	e004      	b.n	8002618 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6c>
    for (auto &device : device_array) {
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3304      	adds	r3, #4
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	e7db      	b.n	80025ce <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x22>
      }
    }
    return false;
 8002616:	2300      	movs	r3, #0
  }
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <_ZN8PUTM_CAN13Can_interface11get_tc_mainEv>:
    return steering_wheel_main.data;
  }
  Steering_Wheel_event get_steering_wheel_event() {
    return steering_wheel_event.data;
  }
  TC_main get_tc_main() { return tc_main.data; }
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8002632:	cb03      	ldmia	r3!, {r0, r1}
 8002634:	6010      	str	r0, [r2, #0]
 8002636:	6051      	str	r1, [r2, #4]
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_CAN_RxFifo0MsgPendingCallback>:

Can_interface can;

} // namespace PUTM_CAN

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002644:	b580      	push	{r7, lr}
 8002646:	b08c      	sub	sp, #48	; 0x30
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  PUTM_CAN::Can_rx_message rx{*hcan, 0};
 800264c:	f107 0308 	add.w	r3, r7, #8
 8002650:	2200      	movs	r2, #0
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff ff71 	bl	800253c <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>
  if (rx.status == HAL_StatusTypeDef::HAL_OK) {
 800265a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800265e:	2b00      	cmp	r3, #0
 8002660:	d105      	bne.n	800266e <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    if (not PUTM_CAN::can.parse_message(rx)) {
 8002662:	f107 0308 	add.w	r3, r7, #8
 8002666:	4619      	mov	r1, r3
 8002668:	4803      	ldr	r0, [pc, #12]	; (8002678 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800266a:	f7ff ff9f 	bl	80025ac <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>
      // Unknown message
      //Error_Handler();
    }
  }
}
 800266e:	bf00      	nop
 8002670:	3730      	adds	r7, #48	; 0x30
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000000 	.word	0x20000000

0800267c <_ZN16SmartFuseHandlerILm4EEC1Ev>:

		SmartFuseState getGSB(std::array < uint8_t, 3 > x);
};

template <uint32_t num_of_sf>
class SmartFuseHandler
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4618      	mov	r0, r3
 8002688:	f001 f838 	bl	80036fc <_ZN3etl6vectorI9SmartFuseLj4EEC1Ev>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4618      	mov	r0, r3
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <_ZZ4mainENKUlP9SmartFuseE_clES0_>:
	 * channel 5: pump
	 */
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_4, &hspi1, channels_settings);

	sf_handler.smart_fuses[1].setActionInterval(100);
	sf_handler.smart_fuses[1].setAction([](SmartFuse* sf)
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
	{
		static uint16_t previous_setting = 1023;

		uint16_t setting = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	82fb      	strh	r3, [r7, #22]
//		if(temps.water_temp_in > 60) setting = 1023;
//		else if(temps.water_temp_in > 50) setting = 800;
//		else if(temps.water_temp_in > 40) setting = 500;
//		else setting = 0;

		auto tc_main = PUTM_CAN::can.get_tc_main();
 80026a6:	f107 030c 	add.w	r3, r7, #12
 80026aa:	4914      	ldr	r1, [pc, #80]	; (80026fc <_ZZ4mainENKUlP9SmartFuseE_clES0_+0x64>)
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ffb7 	bl	8002620 <_ZN8PUTM_CAN13Can_interface11get_tc_mainEv>
		if(tc_main.traction_control_enable) setting = 0x3ff;
 80026b2:	7c7b      	ldrb	r3, [r7, #17]
 80026b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <_ZZ4mainENKUlP9SmartFuseE_clES0_+0x2e>
 80026be:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80026c2:	82fb      	strh	r3, [r7, #22]
 80026c4:	e001      	b.n	80026ca <_ZZ4mainENKUlP9SmartFuseE_clES0_+0x32>
		else setting = 0;
 80026c6:	2300      	movs	r3, #0
 80026c8:	82fb      	strh	r3, [r7, #22]

		if(previous_setting != setting)
 80026ca:	4b0d      	ldr	r3, [pc, #52]	; (8002700 <_ZZ4mainENKUlP9SmartFuseE_clES0_+0x68>)
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	8afa      	ldrh	r2, [r7, #22]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d00e      	beq.n	80026f2 <_ZZ4mainENKUlP9SmartFuseE_clES0_+0x5a>
		{
			// fan left
			sf->setChannelDutyCykle(Channel::c3, setting);
 80026d4:	8afb      	ldrh	r3, [r7, #22]
 80026d6:	461a      	mov	r2, r3
 80026d8:	2103      	movs	r1, #3
 80026da:	6838      	ldr	r0, [r7, #0]
 80026dc:	f7fe feb2 	bl	8001444 <_ZN9SmartFuse19setChannelDutyCykleE7Channelt>
			// fan right
			sf->setChannelDutyCykle(Channel::c4, setting);
 80026e0:	8afb      	ldrh	r3, [r7, #22]
 80026e2:	461a      	mov	r2, r3
 80026e4:	2104      	movs	r1, #4
 80026e6:	6838      	ldr	r0, [r7, #0]
 80026e8:	f7fe feac 	bl	8001444 <_ZN9SmartFuse19setChannelDutyCykleE7Channelt>

			previous_setting = setting;
 80026ec:	4a04      	ldr	r2, [pc, #16]	; (8002700 <_ZZ4mainENKUlP9SmartFuseE_clES0_+0x68>)
 80026ee:	8afb      	ldrh	r3, [r7, #22]
 80026f0:	8013      	strh	r3, [r2, #0]
		}
	});
 80026f2:	bf00      	nop
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	20000000 	.word	0x20000000
 8002700:	20000210 	.word	0x20000210

08002704 <_ZN11GpioElementC1ERKS_>:
class GpioElement
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
 800270e:	4a0d      	ldr	r2, [pc, #52]	; (8002744 <_ZN11GpioElementC1ERKS_+0x40>)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	791a      	ldrb	r2, [r3, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	711a      	strb	r2, [r3, #4]
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	795a      	ldrb	r2, [r3, #5]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	715a      	strb	r2, [r3, #5]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	60da      	str	r2, [r3, #12]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4618      	mov	r0, r3
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	08009738 	.word	0x08009738

08002748 <_ZN13GpioInElementC1ERKS_>:
class GpioInElement : public GpioElement
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	4611      	mov	r1, r2
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff ffd3 	bl	8002704 <_ZN11GpioElementC1ERKS_>
 800275e:	4a04      	ldr	r2, [pc, #16]	; (8002770 <_ZN13GpioInElementC1ERKS_+0x28>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	08009718 	.word	0x08009718

08002774 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8002774:	b5b0      	push	{r4, r5, r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4614      	mov	r4, r2
 8002786:	461d      	mov	r5, r3
 8002788:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800278a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800278c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002790:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	3318      	adds	r3, #24
 8002798:	2203      	movs	r2, #3
 800279a:	68b9      	ldr	r1, [r7, #8]
 800279c:	4618      	mov	r0, r3
 800279e:	f005 ff71 	bl	8008684 <memcpy>
  }
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bdb0      	pop	{r4, r5, r7, pc}

080027ac <main>:
{
 80027ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ae:	b0eb      	sub	sp, #428	; 0x1ac
 80027b0:	af10      	add	r7, sp, #64	; 0x40
	uint8_t _1 = 0x2;
 80027b2:	2302      	movs	r3, #2
 80027b4:	f887 314e 	strb.w	r3, [r7, #334]	; 0x14e
	ChannelSettings channel_setting
 80027b8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	811a      	strh	r2, [r3, #8]
 80027c4:	2301      	movs	r3, #1
 80027c6:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
 80027ca:	2302      	movs	r3, #2
 80027cc:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
 80027d0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80027d4:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 80027d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027dc:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
	};
 80027e0:	f897 314e 	ldrb.w	r3, [r7, #334]	; 0x14e
 80027e4:	f887 3111 	strb.w	r3, [r7, #273]	; 0x111
	};
 80027e8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80027ec:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80027f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80027f2:	c303      	stmia	r3!, {r0, r1}
 80027f4:	801a      	strh	r2, [r3, #0]
 80027f6:	f107 02de 	add.w	r2, r7, #222	; 0xde
 80027fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80027fe:	cb03      	ldmia	r3!, {r0, r1}
 8002800:	6010      	str	r0, [r2, #0]
 8002802:	6051      	str	r1, [r2, #4]
 8002804:	881b      	ldrh	r3, [r3, #0]
 8002806:	8113      	strh	r3, [r2, #8]
 8002808:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800280c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002810:	ca07      	ldmia	r2, {r0, r1, r2}
 8002812:	c303      	stmia	r3!, {r0, r1}
 8002814:	801a      	strh	r2, [r3, #0]
 8002816:	f107 02f2 	add.w	r2, r7, #242	; 0xf2
 800281a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800281e:	cb03      	ldmia	r3!, {r0, r1}
 8002820:	6010      	str	r0, [r2, #0]
 8002822:	6051      	str	r1, [r2, #4]
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	8113      	strh	r3, [r2, #8]
 8002828:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800282c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002830:	ca07      	ldmia	r2, {r0, r1, r2}
 8002832:	c303      	stmia	r3!, {r0, r1}
 8002834:	801a      	strh	r2, [r3, #0]
 8002836:	f507 7283 	add.w	r2, r7, #262	; 0x106
 800283a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800283e:	cb03      	ldmia	r3!, {r0, r1}
 8002840:	6010      	str	r0, [r2, #0]
 8002842:	6051      	str	r1, [r2, #4]
 8002844:	881b      	ldrh	r3, [r3, #0]
 8002846:	8113      	strh	r3, [r2, #8]
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_1, &hspi1, channels_settings);
 8002848:	466d      	mov	r5, sp
 800284a:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 800284e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002850:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800285a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800285e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002862:	4bcf      	ldr	r3, [pc, #828]	; (8002ba0 <main+0x3f4>)
 8002864:	2202      	movs	r2, #2
 8002866:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800286a:	48ce      	ldr	r0, [pc, #824]	; (8002ba4 <main+0x3f8>)
 800286c:	f7fd fec6 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE>
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_2, &hspi1, channels_settings);
 8002870:	466d      	mov	r5, sp
 8002872:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 8002876:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002878:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800287a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800287c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800287e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002880:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002882:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002886:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800288a:	4bc5      	ldr	r3, [pc, #788]	; (8002ba0 <main+0x3f4>)
 800288c:	2204      	movs	r2, #4
 800288e:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8002892:	48c4      	ldr	r0, [pc, #784]	; (8002ba4 <main+0x3f8>)
 8002894:	f7fd feb2 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE>
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_3, &hspi1, channels_settings);
 8002898:	466d      	mov	r5, sp
 800289a:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 800289e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028aa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80028ae:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80028b2:	4bbb      	ldr	r3, [pc, #748]	; (8002ba0 <main+0x3f4>)
 80028b4:	2208      	movs	r2, #8
 80028b6:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80028ba:	48ba      	ldr	r0, [pc, #744]	; (8002ba4 <main+0x3f8>)
 80028bc:	f7fd fe9e 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE>
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_4, &hspi1, channels_settings);
 80028c0:	466d      	mov	r5, sp
 80028c2:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 80028c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028d2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80028d6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80028da:	4bb1      	ldr	r3, [pc, #708]	; (8002ba0 <main+0x3f4>)
 80028dc:	2210      	movs	r2, #16
 80028de:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80028e2:	48b0      	ldr	r0, [pc, #704]	; (8002ba4 <main+0x3f8>)
 80028e4:	f7fd fe8a 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefSt5arrayI15ChannelSettingsLj6EE>
	sf_handler.smart_fuses[1].setActionInterval(100);
 80028e8:	2101      	movs	r1, #1
 80028ea:	48ae      	ldr	r0, [pc, #696]	; (8002ba4 <main+0x3f8>)
 80028ec:	f7ff fb32 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2164      	movs	r1, #100	; 0x64
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7fe faa7 	bl	8000e48 <_ZN9SmartFuse17setActionIntervalEm>
	sf_handler.smart_fuses[1].setAction([](SmartFuse* sf)
 80028fa:	2101      	movs	r1, #1
 80028fc:	48a9      	ldr	r0, [pc, #676]	; (8002ba4 <main+0x3f8>)
 80028fe:	f7ff fb29 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002902:	4604      	mov	r4, r0
 8002904:	f507 7292 	add.w	r2, r7, #292	; 0x124
 8002908:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 800290c:	4611      	mov	r1, r2
 800290e:	4618      	mov	r0, r3
 8002910:	f000 ff1a 	bl	8003748 <_ZN3etl8delegateIFvP9SmartFuseEEC1IZ4mainEUlS2_E_vEERKT_>
 8002914:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8002918:	e893 0006 	ldmia.w	r3, {r1, r2}
 800291c:	4620      	mov	r0, r4
 800291e:	f7fe faa7 	bl	8000e70 <_ZN9SmartFuse9setActionEN3etl8delegateIFvPS_EEE>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002922:	f001 ff1a 	bl	800475a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002926:	f000 fa37 	bl	8002d98 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800292a:	f7ff fd1b 	bl	8002364 <MX_GPIO_Init>
  MX_CAN1_Init();
 800292e:	f7fd fdcf 	bl	80004d0 <MX_CAN1_Init>
  MX_ADC1_Init();
 8002932:	f7fd fcb5 	bl	80002a0 <MX_ADC1_Init>
  MX_SPI1_Init();
 8002936:	f001 fcaf 	bl	8004298 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

	sf_handler.initAll();
 800293a:	489a      	ldr	r0, [pc, #616]	; (8002ba4 <main+0x3f8>)
 800293c:	f7fd fe9e 	bl	800067c <_ZN16SmartFuseHandlerILm4EE7initAllEv>
	initCAN();
 8002940:	f000 fa8a 	bl	8002e58 <_Z7initCANv>

	led_ok.deactivate();
 8002944:	4898      	ldr	r0, [pc, #608]	; (8002ba8 <main+0x3fc>)
 8002946:	f7ff fc7a 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
	led_warning_1.deactivate();
 800294a:	4898      	ldr	r0, [pc, #608]	; (8002bac <main+0x400>)
 800294c:	f7ff fc77 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
	led_warning_2.deactivate();
 8002950:	4897      	ldr	r0, [pc, #604]	; (8002bb0 <main+0x404>)
 8002952:	f7ff fc74 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
	led_error.deactivate();
 8002956:	4897      	ldr	r0, [pc, #604]	; (8002bb4 <main+0x408>)
 8002958:	f7ff fc71 	bl	800223e <_ZN14GpioOutElement10deactivateEv>

	std::array < GpioInElement, 5 > optos { safety_ams, safety_spare, safety_tms, safety_td, safety_hvd };
 800295c:	f107 0484 	add.w	r4, r7, #132	; 0x84
 8002960:	4995      	ldr	r1, [pc, #596]	; (8002bb8 <main+0x40c>)
 8002962:	4620      	mov	r0, r4
 8002964:	f7ff fef0 	bl	8002748 <_ZN13GpioInElementC1ERKS_>
 8002968:	3410      	adds	r4, #16
 800296a:	4994      	ldr	r1, [pc, #592]	; (8002bbc <main+0x410>)
 800296c:	4620      	mov	r0, r4
 800296e:	f7ff feeb 	bl	8002748 <_ZN13GpioInElementC1ERKS_>
 8002972:	3410      	adds	r4, #16
 8002974:	4992      	ldr	r1, [pc, #584]	; (8002bc0 <main+0x414>)
 8002976:	4620      	mov	r0, r4
 8002978:	f7ff fee6 	bl	8002748 <_ZN13GpioInElementC1ERKS_>
 800297c:	3410      	adds	r4, #16
 800297e:	4991      	ldr	r1, [pc, #580]	; (8002bc4 <main+0x418>)
 8002980:	4620      	mov	r0, r4
 8002982:	f7ff fee1 	bl	8002748 <_ZN13GpioInElementC1ERKS_>
 8002986:	f104 0310 	add.w	r3, r4, #16
 800298a:	498f      	ldr	r1, [pc, #572]	; (8002bc8 <main+0x41c>)
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff fedb 	bl	8002748 <_ZN13GpioInElementC1ERKS_>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	sf_handler.enableAll();
 8002992:	4884      	ldr	r0, [pc, #528]	; (8002ba4 <main+0x3f8>)
 8002994:	f7fd fe9d 	bl	80006d2 <_ZN16SmartFuseHandlerILm4EE9enableAllEv>

	enable_mosfets.activate();
 8002998:	488c      	ldr	r0, [pc, #560]	; (8002bcc <main+0x420>)
 800299a:	f7ff fc39 	bl	8002210 <_ZN14GpioOutElement8activateEv>

	led_ok.activate();
 800299e:	4882      	ldr	r0, [pc, #520]	; (8002ba8 <main+0x3fc>)
 80029a0:	f7ff fc36 	bl	8002210 <_ZN14GpioOutElement8activateEv>

	Timer timer_can_send_main_frame(10);
 80029a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80029a8:	210a      	movs	r1, #10
 80029aa:	4618      	mov	r0, r3
 80029ac:	f001 fe55 	bl	800465a <_ZN5TimerC1Em>
	Timer timer_can_send_other_frames(100);
 80029b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029b4:	2164      	movs	r1, #100	; 0x64
 80029b6:	4618      	mov	r0, r3
 80029b8:	f001 fe4f 	bl	800465a <_ZN5TimerC1Em>

	while (1)
	{
		//----------------------------------------------------------------------------------------
		// handle smart fuses and show as Ok/Warnings/Error
		auto state = sf_handler.handleAll();
 80029bc:	4879      	ldr	r0, [pc, #484]	; (8002ba4 <main+0x3f8>)
 80029be:	f7fd fe32 	bl	8000626 <_ZN16SmartFuseHandlerILm4EE9handleAllEv>
 80029c2:	4603      	mov	r3, r0
 80029c4:	f887 314d 	strb.w	r3, [r7, #333]	; 0x14d
		if(state != SmartFuseState::Ok) led_error.activate();
 80029c8:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <main+0x22c>
 80029d0:	4878      	ldr	r0, [pc, #480]	; (8002bb4 <main+0x408>)
 80029d2:	f7ff fc1d 	bl	8002210 <_ZN14GpioOutElement8activateEv>
 80029d6:	e002      	b.n	80029de <main+0x232>
		else led_error.deactivate();
 80029d8:	4876      	ldr	r0, [pc, #472]	; (8002bb4 <main+0x408>)
 80029da:	f7ff fc30 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
		// debug stuff
		fuses_states = sf_handler.getStates();
 80029de:	4871      	ldr	r0, [pc, #452]	; (8002ba4 <main+0x3f8>)
 80029e0:	f7fd fea5 	bl	800072e <_ZN16SmartFuseHandlerILm4EE9getStatesEv>
 80029e4:	4603      	mov	r3, r0
 80029e6:	4a7a      	ldr	r2, [pc, #488]	; (8002bd0 <main+0x424>)
 80029e8:	6013      	str	r3, [r2, #0]
		channels_states = sf_handler.getChannelsStates();
 80029ea:	4c7a      	ldr	r4, [pc, #488]	; (8002bd4 <main+0x428>)
 80029ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029f0:	496c      	ldr	r1, [pc, #432]	; (8002ba4 <main+0x3f8>)
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7fd fecd 	bl	8000792 <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv>
 80029f8:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80029fc:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002a00:	461d      	mov	r5, r3
 8002a02:	6828      	ldr	r0, [r5, #0]
 8002a04:	6869      	ldr	r1, [r5, #4]
 8002a06:	68aa      	ldr	r2, [r5, #8]
 8002a08:	68eb      	ldr	r3, [r5, #12]
 8002a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a0c:	6928      	ldr	r0, [r5, #16]
 8002a0e:	6969      	ldr	r1, [r5, #20]
 8002a10:	c403      	stmia	r4!, {r0, r1}
		channels_currents = sf_handler.getChannelsCurrents();
 8002a12:	4d71      	ldr	r5, [pc, #452]	; (8002bd8 <main+0x42c>)
 8002a14:	463b      	mov	r3, r7
 8002a16:	4963      	ldr	r1, [pc, #396]	; (8002ba4 <main+0x3f8>)
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7fd fee3 	bl	80007e4 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv>
 8002a1e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8002a22:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002a26:	461c      	mov	r4, r3
 8002a28:	462e      	mov	r6, r5
 8002a2a:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8002a2e:	4635      	mov	r5, r6
 8002a30:	4623      	mov	r3, r4
 8002a32:	6818      	ldr	r0, [r3, #0]
 8002a34:	6859      	ldr	r1, [r3, #4]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a3c:	3410      	adds	r4, #16
 8002a3e:	3610      	adds	r6, #16
 8002a40:	4564      	cmp	r4, ip
 8002a42:	d1f4      	bne.n	8002a2e <main+0x282>

		//----------------------------------------------------------------------------------------
		// handle safety
		for (size_t i = 0; i < optos.size(); i++)
 8002a44:	2300      	movs	r3, #0
 8002a46:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8002a4a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 fe90 	bl	8003774 <_ZNKSt5arrayI13GpioInElementLj5EE4sizeEv>
 8002a54:	4602      	mov	r2, r0
 8002a56:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	bf34      	ite	cc
 8002a5e:	2301      	movcc	r3, #1
 8002a60:	2300      	movcs	r3, #0
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d018      	beq.n	8002a9a <main+0x2ee>
		{
			safeties[i] = optos[i].isActive();
 8002a68:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a6c:	f8d7 1164 	ldr.w	r1, [r7, #356]	; 0x164
 8002a70:	4618      	mov	r0, r3
 8002a72:	f000 fe99 	bl	80037a8 <_ZNSt5arrayI13GpioInElementLj5EEixEj>
 8002a76:	4605      	mov	r5, r0
 8002a78:	f8d7 1164 	ldr.w	r1, [r7, #356]	; 0x164
 8002a7c:	4857      	ldr	r0, [pc, #348]	; (8002bdc <main+0x430>)
 8002a7e:	f000 fe84 	bl	800378a <_ZNSt5arrayIbLj5EEixEj>
 8002a82:	4604      	mov	r4, r0
 8002a84:	4628      	mov	r0, r5
 8002a86:	f7ff fc09 	bl	800229c <_ZN13GpioInElement8isActiveEv>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	7023      	strb	r3, [r4, #0]
		for (size_t i = 0; i < optos.size(); i++)
 8002a8e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002a92:	3301      	adds	r3, #1
 8002a94:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8002a98:	e7d7      	b.n	8002a4a <main+0x29e>
		}

		//----------------------------------------------------------------------------------------
		// transmit receive can and handle
		if(timer_can_send_main_frame.checkIfTimedOutAndReset())
 8002a9a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f001 fe08 	bl	80046b4 <_ZN5Timer23checkIfTimedOutAndResetEv>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f000 80f8 	beq.w	8002c9c <main+0x4f0>
		{
			auto device_state = PUTM_CAN::SF_states::OK;
 8002aac:	2300      	movs	r3, #0
 8002aae:	f887 3163 	strb.w	r3, [r7, #355]	; 0x163

			PUTM_CAN::FuseData fuses_overall_state { };
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

			for(size_t i = 0; i < 4; i++)
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8002abe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002ac2:	2b03      	cmp	r3, #3
 8002ac4:	d819      	bhi.n	8002afa <main+0x34e>
				if(fuses_states[i] != SmartFuseState::Ok)
 8002ac6:	f8d7 115c 	ldr.w	r1, [r7, #348]	; 0x15c
 8002aca:	4841      	ldr	r0, [pc, #260]	; (8002bd0 <main+0x424>)
 8002acc:	f7ff fa33 	bl	8001f36 <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf14      	ite	ne
 8002ad8:	2301      	movne	r3, #1
 8002ada:	2300      	moveq	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d005      	beq.n	8002aee <main+0x342>
					device_state = static_cast<PUTM_CAN::SF_states>(i + 2);
 8002ae2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	3302      	adds	r3, #2
 8002aea:	f887 3163 	strb.w	r3, [r7, #355]	; 0x163
			for(size_t i = 0; i < 4; i++)
 8002aee:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002af2:	3301      	adds	r3, #1
 8002af4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8002af8:	e7e1      	b.n	8002abe <main+0x312>

			for(auto& sf : channels_currents)
 8002afa:	4b37      	ldr	r3, [pc, #220]	; (8002bd8 <main+0x42c>)
 8002afc:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8002b00:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 8002b04:	f000 fe5f 	bl	80037c6 <_ZNSt5arrayIS_ItLj6EELj4EE5beginEv>
 8002b08:	f8c7 0158 	str.w	r0, [r7, #344]	; 0x158
 8002b0c:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 8002b10:	f000 fe65 	bl	80037de <_ZNSt5arrayIS_ItLj6EELj4EE3endEv>
 8002b14:	f8c7 0144 	str.w	r0, [r7, #324]	; 0x144
 8002b18:	f8d7 2158 	ldr.w	r2, [r7, #344]	; 0x158
 8002b1c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d05d      	beq.n	8002be0 <main+0x434>
 8002b24:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002b28:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
				for(auto& ch_current : sf)
 8002b2c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002b30:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002b34:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8002b38:	f000 fe5e 	bl	80037f8 <_ZNSt5arrayItLj6EE5beginEv>
 8002b3c:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
 8002b40:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8002b44:	f000 fe64 	bl	8003810 <_ZNSt5arrayItLj6EE3endEv>
 8002b48:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
 8002b4c:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002b50:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d01d      	beq.n	8002b94 <main+0x3e8>
 8002b58:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002b5c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
					fuses_overall_state.current += ch_current;
 8002b60:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002b64:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	4413      	add	r3, r2
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002b80:	f362 130f 	bfi	r3, r2, #4, #12
 8002b84:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
				for(auto& ch_current : sf)
 8002b88:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002b8c:	3302      	adds	r3, #2
 8002b8e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002b92:	e7db      	b.n	8002b4c <main+0x3a0>
			for(auto& sf : channels_currents)
 8002b94:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002b98:	330c      	adds	r3, #12
 8002b9a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002b9e:	e7bb      	b.n	8002b18 <main+0x36c>
 8002ba0:	20000674 	.word	0x20000674
 8002ba4:	2000047c 	.word	0x2000047c
 8002ba8:	20000330 	.word	0x20000330
 8002bac:	20000340 	.word	0x20000340
 8002bb0:	20000350 	.word	0x20000350
 8002bb4:	20000360 	.word	0x20000360
 8002bb8:	200003b0 	.word	0x200003b0
 8002bbc:	200003c0 	.word	0x200003c0
 8002bc0:	200003d0 	.word	0x200003d0
 8002bc4:	200003e0 	.word	0x200003e0
 8002bc8:	200003f0 	.word	0x200003f0
 8002bcc:	200003a0 	.word	0x200003a0
 8002bd0:	20000428 	.word	0x20000428
 8002bd4:	2000042c 	.word	0x2000042c
 8002bd8:	20000444 	.word	0x20000444
 8002bdc:	20000474 	.word	0x20000474

			for(auto& sf : fuses_states)
 8002be0:	4b68      	ldr	r3, [pc, #416]	; (8002d84 <main+0x5d8>)
 8002be2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002be6:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8002bea:	f000 fe1e 	bl	800382a <_ZNSt5arrayI14SmartFuseStateLj4EE5beginEv>
 8002bee:	f8c7 0150 	str.w	r0, [r7, #336]	; 0x150
 8002bf2:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8002bf6:	f000 fe24 	bl	8003842 <_ZNSt5arrayI14SmartFuseStateLj4EE3endEv>
 8002bfa:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
 8002bfe:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8002c02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d023      	beq.n	8002c52 <main+0x4a6>
 8002c0a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002c0e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
				fuses_overall_state.ok |= (sf == SmartFuseState::Ok);
 8002c12:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8002c16:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	b25a      	sxtb	r2, r3
 8002c1e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	bf0c      	ite	eq
 8002c28:	2301      	moveq	r3, #1
 8002c2a:	2300      	movne	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	b25b      	sxtb	r3, r3
 8002c30:	4313      	orrs	r3, r2
 8002c32:	b25b      	sxtb	r3, r3
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8002c3e:	f362 0300 	bfi	r3, r2, #0, #1
 8002c42:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
			for(auto& sf : fuses_states)
 8002c46:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002c50:	e7d5      	b.n	8002bfe <main+0x452>

			PUTM_CAN::SF_main sf_main
			{
				.fuses_overall_state = fuses_overall_state,
				.device_state =	device_state
			};
 8002c52:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002c56:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8002c5a:	f897 3163 	ldrb.w	r3, [r7, #355]	; 0x163
 8002c5e:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

			PUTM_CAN::Can_tx_message<PUTM_CAN::SF_main> can_sender(sf_main, PUTM_CAN::can_tx_header_SF_MAIN);
 8002c62:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8002c66:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c6a:	4a47      	ldr	r2, [pc, #284]	; (8002d88 <main+0x5dc>)
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff fd81 	bl	8002774 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

			if(can_sender.send(hcan1) != HAL_StatusTypeDef::HAL_OK) led_error.activate();
 8002c72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c76:	4945      	ldr	r1, [pc, #276]	; (8002d8c <main+0x5e0>)
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f000 fdef 	bl	800385c <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEE4sendER19__CAN_HandleTypeDef>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	bf14      	ite	ne
 8002c84:	2301      	movne	r3, #1
 8002c86:	2300      	moveq	r3, #0
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <main+0x4ea>
 8002c8e:	4840      	ldr	r0, [pc, #256]	; (8002d90 <main+0x5e4>)
 8002c90:	f7ff fabe 	bl	8002210 <_ZN14GpioOutElement8activateEv>
 8002c94:	e002      	b.n	8002c9c <main+0x4f0>
			else led_error.deactivate();
 8002c96:	483e      	ldr	r0, [pc, #248]	; (8002d90 <main+0x5e4>)
 8002c98:	f7ff fad1 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
		}

		if(timer_can_send_other_frames.checkIfTimedOutAndReset())
 8002c9c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f001 fd07 	bl	80046b4 <_ZN5Timer23checkIfTimedOutAndResetEv>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f43f ae87 	beq.w	80029bc <main+0x210>
		{
			auto can_ok = HAL_OK;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f

			if( sendCanFrameFrontBox() != HAL_OK ) can_ok = HAL_ERROR;
 8002cb4:	f000 f93c 	bl	8002f30 <_Z20sendCanFrameFrontBoxv>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	bf14      	ite	ne
 8002cbe:	2301      	movne	r3, #1
 8002cc0:	2300      	moveq	r3, #0
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d002      	beq.n	8002cce <main+0x522>
 8002cc8:	2301      	movs	r3, #1
 8002cca:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
			if( sendCanFrameCoolingAndSafety() != HAL_OK ) can_ok = HAL_ERROR;
 8002cce:	f000 f9e5 	bl	800309c <_Z28sendCanFrameCoolingAndSafetyv>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf14      	ite	ne
 8002cd8:	2301      	movne	r3, #1
 8002cda:	2300      	moveq	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <main+0x53c>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
			if( sendCanFrameDV() != HAL_OK ) can_ok = HAL_ERROR;
 8002ce8:	f000 fab6 	bl	8003258 <_Z14sendCanFrameDVv>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	bf14      	ite	ne
 8002cf2:	2301      	movne	r3, #1
 8002cf4:	2300      	moveq	r3, #0
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d002      	beq.n	8002d02 <main+0x556>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
			if( sendCanFrameDV() != HAL_OK ) can_ok = HAL_ERROR;
 8002d02:	f000 faa9 	bl	8003258 <_Z14sendCanFrameDVv>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	bf14      	ite	ne
 8002d0c:	2301      	movne	r3, #1
 8002d0e:	2300      	moveq	r3, #0
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <main+0x570>
 8002d16:	2301      	movs	r3, #1
 8002d18:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
			if( sendCanFrameWS() != HAL_OK ) can_ok = HAL_ERROR;
 8002d1c:	f000 fb7a 	bl	8003414 <_Z14sendCanFrameWSv>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	bf14      	ite	ne
 8002d26:	2301      	movne	r3, #1
 8002d28:	2300      	moveq	r3, #0
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d002      	beq.n	8002d36 <main+0x58a>
 8002d30:	2301      	movs	r3, #1
 8002d32:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
			if( sendCanFrameNucs() != HAL_OK ) can_ok = HAL_ERROR;
 8002d36:	f000 fbfb 	bl	8003530 <_Z16sendCanFrameNucsv>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf14      	ite	ne
 8002d40:	2301      	movne	r3, #1
 8002d42:	2300      	moveq	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <main+0x5a4>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
			if( sendCanFrameSafety() != HAL_OK ) can_ok = HAL_ERROR;
 8002d50:	f000 fc50 	bl	80035f4 <_Z18sendCanFrameSafetyv>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	bf14      	ite	ne
 8002d5a:	2301      	movne	r3, #1
 8002d5c:	2300      	moveq	r3, #0
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <main+0x5be>
 8002d64:	2301      	movs	r3, #1
 8002d66:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f

			if(can_ok != HAL_OK) led_warning_2.activate();
 8002d6a:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <main+0x5ce>
 8002d72:	4808      	ldr	r0, [pc, #32]	; (8002d94 <main+0x5e8>)
 8002d74:	f7ff fa4c 	bl	8002210 <_ZN14GpioOutElement8activateEv>
 8002d78:	e620      	b.n	80029bc <main+0x210>
			else led_warning_2.deactivate();
 8002d7a:	4806      	ldr	r0, [pc, #24]	; (8002d94 <main+0x5e8>)
 8002d7c:	f7ff fa5f 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
		}

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	}
 8002d80:	e61c      	b.n	80029bc <main+0x210>
 8002d82:	bf00      	nop
 8002d84:	20000428 	.word	0x20000428
 8002d88:	08009740 	.word	0x08009740
 8002d8c:	20000308 	.word	0x20000308
 8002d90:	20000360 	.word	0x20000360
 8002d94:	20000350 	.word	0x20000350

08002d98 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b098      	sub	sp, #96	; 0x60
 8002d9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d9e:	f107 0318 	add.w	r3, r7, #24
 8002da2:	2248      	movs	r2, #72	; 0x48
 8002da4:	2100      	movs	r1, #0
 8002da6:	4618      	mov	r0, r3
 8002da8:	f005 fc7a 	bl	80086a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dac:	1d3b      	adds	r3, r7, #4
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	605a      	str	r2, [r3, #4]
 8002db4:	609a      	str	r2, [r3, #8]
 8002db6:	60da      	str	r2, [r3, #12]
 8002db8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f003 fe5e 	bl	8006a7c <HAL_PWREx_ControlVoltageScaling>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	bf14      	ite	ne
 8002dc6:	2301      	movne	r3, #1
 8002dc8:	2300      	moveq	r3, #0
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <_Z18SystemClock_Configv+0x3c>
  {
    Error_Handler();
 8002dd0:	f000 fc54 	bl	800367c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002dde:	2340      	movs	r3, #64	; 0x40
 8002de0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002de2:	2302      	movs	r3, #2
 8002de4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002de6:	2302      	movs	r3, #2
 8002de8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002dea:	2302      	movs	r3, #2
 8002dec:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 30;
 8002dee:	231e      	movs	r3, #30
 8002df0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002df2:	2302      	movs	r3, #2
 8002df4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002df6:	2302      	movs	r3, #2
 8002df8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dfe:	f107 0318 	add.w	r3, r7, #24
 8002e02:	4618      	mov	r0, r3
 8002e04:	f003 fede 	bl	8006bc4 <HAL_RCC_OscConfig>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	bf14      	ite	ne
 8002e0e:	2301      	movne	r3, #1
 8002e10:	2300      	moveq	r3, #0
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <_Z18SystemClock_Configv+0x84>
  {
    Error_Handler();
 8002e18:	f000 fc30 	bl	800367c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e1c:	230f      	movs	r3, #15
 8002e1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e20:	2303      	movs	r3, #3
 8002e22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e24:	2300      	movs	r3, #0
 8002e26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002e30:	1d3b      	adds	r3, r7, #4
 8002e32:	2105      	movs	r1, #5
 8002e34:	4618      	mov	r0, r3
 8002e36:	f004 fb4d 	bl	80074d4 <HAL_RCC_ClockConfig>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	bf14      	ite	ne
 8002e40:	2301      	movne	r3, #1
 8002e42:	2300      	moveq	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <_Z18SystemClock_Configv+0xb6>
  {
    Error_Handler();
 8002e4a:	f000 fc17 	bl	800367c <Error_Handler>
  }
}
 8002e4e:	bf00      	nop
 8002e50:	3760      	adds	r7, #96	; 0x60
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
	...

08002e58 <_Z7initCANv>:

/* USER CODE BEGIN 4 */

void initCAN()
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
	can_filtering_config.FilterBank = 0;
 8002e5c:	4b24      	ldr	r3, [pc, #144]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	615a      	str	r2, [r3, #20]
	can_filtering_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8002e62:	4b23      	ldr	r3, [pc, #140]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	619a      	str	r2, [r3, #24]
	can_filtering_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8002e68:	4b21      	ldr	r3, [pc, #132]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	61da      	str	r2, [r3, #28]
	can_filtering_config.FilterIdHigh = 0x0000;
 8002e6e:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]
	can_filtering_config.FilterIdLow = 0x0000;
 8002e74:	4b1e      	ldr	r3, [pc, #120]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	605a      	str	r2, [r3, #4]
	can_filtering_config.FilterMaskIdHigh = 0x0000;
 8002e7a:	4b1d      	ldr	r3, [pc, #116]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	609a      	str	r2, [r3, #8]
	can_filtering_config.FilterMaskIdLow = 0x0000;
 8002e80:	4b1b      	ldr	r3, [pc, #108]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	60da      	str	r2, [r3, #12]
	can_filtering_config.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002e86:	4b1a      	ldr	r3, [pc, #104]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	611a      	str	r2, [r3, #16]
	can_filtering_config.FilterActivation = ENABLE;
 8002e8c:	4b18      	ldr	r3, [pc, #96]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e8e:	2201      	movs	r2, #1
 8002e90:	621a      	str	r2, [r3, #32]
	can_filtering_config.SlaveStartFilterBank = 14;
 8002e92:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e94:	220e      	movs	r2, #14
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24

	if ( HAL_CAN_ConfigFilter(&hcan1, &can_filtering_config) != HAL_OK )
 8002e98:	4915      	ldr	r1, [pc, #84]	; (8002ef0 <_Z7initCANv+0x98>)
 8002e9a:	4816      	ldr	r0, [pc, #88]	; (8002ef4 <_Z7initCANv+0x9c>)
 8002e9c:	f002 fda9 	bl	80059f2 <HAL_CAN_ConfigFilter>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	bf14      	ite	ne
 8002ea6:	2301      	movne	r3, #1
 8002ea8:	2300      	moveq	r3, #0
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <_Z7initCANv+0x5c>
		Error_Handler();
 8002eb0:	f000 fbe4 	bl	800367c <Error_Handler>

	if ( HAL_CAN_Start(&hcan1) != HAL_OK )
 8002eb4:	480f      	ldr	r0, [pc, #60]	; (8002ef4 <_Z7initCANv+0x9c>)
 8002eb6:	f002 fe66 	bl	8005b86 <HAL_CAN_Start>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	bf14      	ite	ne
 8002ec0:	2301      	movne	r3, #1
 8002ec2:	2300      	moveq	r3, #0
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <_Z7initCANv+0x76>
		Error_Handler();
 8002eca:	f000 fbd7 	bl	800367c <Error_Handler>

	if ( HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK )
 8002ece:	2102      	movs	r1, #2
 8002ed0:	4808      	ldr	r0, [pc, #32]	; (8002ef4 <_Z7initCANv+0x9c>)
 8002ed2:	f003 f889 	bl	8005fe8 <HAL_CAN_ActivateNotification>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bf14      	ite	ne
 8002edc:	2301      	movne	r3, #1
 8002ede:	2300      	moveq	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <_Z7initCANv+0x92>
		Error_Handler();
 8002ee6:	f000 fbc9 	bl	800367c <Error_Handler>
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000400 	.word	0x20000400
 8002ef4:	20000308 	.word	0x20000308

08002ef8 <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8002ef8:	b5b0      	push	{r4, r5, r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4614      	mov	r4, r2
 8002f0a:	461d      	mov	r5, r3
 8002f0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f10:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002f14:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	3318      	adds	r3, #24
 8002f1c:	2208      	movs	r2, #8
 8002f1e:	68b9      	ldr	r1, [r7, #8]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f005 fbaf 	bl	8008684 <memcpy>
  }
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bdb0      	pop	{r4, r5, r7, pc}

08002f30 <_Z20sendCanFrameFrontBoxv>:

HAL_StatusTypeDef sendCanFrameFrontBox()
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b08c      	sub	sp, #48	; 0x30
 8002f34:	af00      	add	r7, sp, #0
	auto& sf_buff = sf_handler.smart_fuses;
 8002f36:	4b48      	ldr	r3, [pc, #288]	; (8003058 <_Z20sendCanFrameFrontBoxv+0x128>)
 8002f38:	62fb      	str	r3, [r7, #44]	; 0x2c

	PUTM_CAN::SF_FrontBox front_box
 8002f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f3e:	2200      	movs	r2, #0
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	605a      	str	r2, [r3, #4]
	{
		.fuse_0_inverter =
		{
			.ok = sf_buff[0].getChannelState(fuse_0_inverter) == ChannelState::Ok,
 8002f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f46:	2100      	movs	r1, #0
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff f803 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2100      	movs	r1, #0
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe faf1 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	bf0c      	ite	eq
 8002f5e:	2301      	moveq	r3, #1
 8002f60:	2300      	movne	r3, #0
 8002f62:	b2da      	uxtb	r2, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[0].getChannelCurrent(fuse_0_tsal_assi)
		}
	};
 8002f64:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f68:	f362 0300 	bfi	r3, r2, #0, #1
 8002f6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			.current = sf_buff[0].getChannelCurrent(fuse_0_inverter)
 8002f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f72:	2100      	movs	r1, #0
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fe ffed 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fe fe2c 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8a:	b29a      	uxth	r2, r3
	};
 8002f8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002f8e:	f362 130f 	bfi	r3, r2, #4, #12
 8002f92:	84bb      	strh	r3, [r7, #36]	; 0x24
			.ok = sf_buff[0].getChannelState(fuse_0_front_box) == ChannelState::Ok,
 8002f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f96:	2100      	movs	r1, #0
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fe ffdb 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe fac9 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	bf0c      	ite	eq
 8002fae:	2301      	moveq	r3, #1
 8002fb0:	2300      	movne	r3, #0
 8002fb2:	b2da      	uxtb	r2, r3
	};
 8002fb4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002fb8:	f362 0300 	bfi	r3, r2, #0, #1
 8002fbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			.current = sf_buff[0].getChannelCurrent(fuse_0_front_box)
 8002fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fe ffc5 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2101      	movs	r1, #1
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7fe fe04 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fda:	b29a      	uxth	r2, r3
	};
 8002fdc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002fde:	f362 130f 	bfi	r3, r2, #4, #12
 8002fe2:	84fb      	strh	r3, [r7, #38]	; 0x26
			.ok = sf_buff[0].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 8002fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fe ffb3 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2102      	movs	r1, #2
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fe faa1 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	bf0c      	ite	eq
 8002ffe:	2301      	moveq	r3, #1
 8003000:	2300      	movne	r3, #0
 8003002:	b2da      	uxtb	r2, r3
	};
 8003004:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003008:	f362 0300 	bfi	r3, r2, #0, #1
 800300c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			.current = sf_buff[0].getChannelCurrent(fuse_0_tsal_assi)
 8003010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003012:	2100      	movs	r1, #0
 8003014:	4618      	mov	r0, r3
 8003016:	f7fe ff9d 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800301a:	4603      	mov	r3, r0
 800301c:	2102      	movs	r1, #2
 800301e:	4618      	mov	r0, r3
 8003020:	f7fe fddc 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003024:	4603      	mov	r3, r0
 8003026:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800302a:	b29a      	uxth	r2, r3
	};
 800302c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800302e:	f362 130f 	bfi	r3, r2, #4, #12
 8003032:	857b      	strh	r3, [r7, #42]	; 0x2a

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_FrontBox> sender(front_box, PUTM_CAN::can_tx_header_SF_FRONTBOX);
 8003034:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8003038:	1d3b      	adds	r3, r7, #4
 800303a:	4a08      	ldr	r2, [pc, #32]	; (800305c <_Z20sendCanFrameFrontBoxv+0x12c>)
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff ff5b 	bl	8002ef8 <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 8003042:	1d3b      	adds	r3, r7, #4
 8003044:	4906      	ldr	r1, [pc, #24]	; (8003060 <_Z20sendCanFrameFrontBoxv+0x130>)
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fc1c 	bl	8003884 <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEE4sendER19__CAN_HandleTypeDef>
 800304c:	4603      	mov	r3, r0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3730      	adds	r7, #48	; 0x30
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	2000047c 	.word	0x2000047c
 800305c:	08009758 	.word	0x08009758
 8003060:	20000308 	.word	0x20000308

08003064 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8003064:	b5b0      	push	{r4, r5, r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8003070:	68fa      	ldr	r2, [r7, #12]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4614      	mov	r4, r2
 8003076:	461d      	mov	r5, r3
 8003078:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800307a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800307c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003080:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	3318      	adds	r3, #24
 8003088:	2208      	movs	r2, #8
 800308a:	68b9      	ldr	r1, [r7, #8]
 800308c:	4618      	mov	r0, r3
 800308e:	f005 faf9 	bl	8008684 <memcpy>
  }
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bdb0      	pop	{r4, r5, r7, pc}

0800309c <_Z28sendCanFrameCoolingAndSafetyv>:

HAL_StatusTypeDef sendCanFrameCoolingAndSafety()
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08c      	sub	sp, #48	; 0x30
 80030a0:	af00      	add	r7, sp, #0
	auto& sf_buff = sf_handler.smart_fuses;
 80030a2:	4b5c      	ldr	r3, [pc, #368]	; (8003214 <_Z28sendCanFrameCoolingAndSafetyv+0x178>)
 80030a4:	62fb      	str	r3, [r7, #44]	; 0x2c

	PUTM_CAN::SF_CoolingAndVSafety cooling_and_safety
 80030a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	605a      	str	r2, [r3, #4]
	{
		.fuse_1_fan_l =
		{
			.ok = sf_buff[1].getChannelState(fuse_1_fan_l) == ChannelState::Ok,
 80030b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b2:	2101      	movs	r1, #1
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fe ff4d 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2103      	movs	r1, #3
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fe fa3b 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	bf0c      	ite	eq
 80030ca:	2301      	moveq	r3, #1
 80030cc:	2300      	movne	r3, #0
 80030ce:	b2da      	uxtb	r2, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[2].getChannelCurrent(fuse_0_tsal_assi)
		}
	};
 80030d0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030d4:	f362 0300 	bfi	r3, r2, #0, #1
 80030d8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			.current = sf_buff[1].getChannelCurrent(fuse_0_inverter)
 80030dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030de:	2101      	movs	r1, #1
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7fe ff37 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2100      	movs	r1, #0
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fe fd76 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f6:	b29a      	uxth	r2, r3
	};
 80030f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80030fa:	f362 130f 	bfi	r3, r2, #4, #12
 80030fe:	84bb      	strh	r3, [r7, #36]	; 0x24
			.ok = sf_buff[1].getChannelState(fuse_1_fan_r) == ChannelState::Ok,
 8003100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003102:	2101      	movs	r1, #1
 8003104:	4618      	mov	r0, r3
 8003106:	f7fe ff25 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800310a:	4603      	mov	r3, r0
 800310c:	2104      	movs	r1, #4
 800310e:	4618      	mov	r0, r3
 8003110:	f7fe fa13 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	bf0c      	ite	eq
 800311a:	2301      	moveq	r3, #1
 800311c:	2300      	movne	r3, #0
 800311e:	b2da      	uxtb	r2, r3
	};
 8003120:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003124:	f362 0300 	bfi	r3, r2, #0, #1
 8003128:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			.current = sf_buff[1].getChannelCurrent(fuse_1_fan_r)
 800312c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800312e:	2101      	movs	r1, #1
 8003130:	4618      	mov	r0, r3
 8003132:	f7fe ff0f 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003136:	4603      	mov	r3, r0
 8003138:	2104      	movs	r1, #4
 800313a:	4618      	mov	r0, r3
 800313c:	f7fe fd4e 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003140:	4603      	mov	r3, r0
 8003142:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003146:	b29a      	uxth	r2, r3
	};
 8003148:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800314a:	f362 130f 	bfi	r3, r2, #4, #12
 800314e:	84fb      	strh	r3, [r7, #38]	; 0x26
			.ok = sf_buff[3].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 8003150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003152:	2103      	movs	r1, #3
 8003154:	4618      	mov	r0, r3
 8003156:	f7fe fefd 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800315a:	4603      	mov	r3, r0
 800315c:	2102      	movs	r1, #2
 800315e:	4618      	mov	r0, r3
 8003160:	f7fe f9eb 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	bf0c      	ite	eq
 800316a:	2301      	moveq	r3, #1
 800316c:	2300      	movne	r3, #0
 800316e:	b2da      	uxtb	r2, r3
	};
 8003170:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003174:	f362 0300 	bfi	r3, r2, #0, #1
 8003178:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			.current = sf_buff[3].getChannelCurrent(fuse_0_tsal_assi)
 800317c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317e:	2103      	movs	r1, #3
 8003180:	4618      	mov	r0, r3
 8003182:	f7fe fee7 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003186:	4603      	mov	r3, r0
 8003188:	2102      	movs	r1, #2
 800318a:	4618      	mov	r0, r3
 800318c:	f7fe fd26 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003190:	4603      	mov	r3, r0
 8003192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003196:	b29a      	uxth	r2, r3
	};
 8003198:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800319a:	f362 130f 	bfi	r3, r2, #4, #12
 800319e:	853b      	strh	r3, [r7, #40]	; 0x28
			.ok = sf_buff[2].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 80031a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031a2:	2102      	movs	r1, #2
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fe fed5 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2102      	movs	r1, #2
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fe f9c3 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	bf0c      	ite	eq
 80031ba:	2301      	moveq	r3, #1
 80031bc:	2300      	movne	r3, #0
 80031be:	b2da      	uxtb	r2, r3
	};
 80031c0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80031c4:	f362 0300 	bfi	r3, r2, #0, #1
 80031c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			.current = sf_buff[2].getChannelCurrent(fuse_0_tsal_assi)
 80031cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ce:	2102      	movs	r1, #2
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fe febf 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2102      	movs	r1, #2
 80031da:	4618      	mov	r0, r3
 80031dc:	f7fe fcfe 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 80031e0:	4603      	mov	r3, r0
 80031e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e6:	b29a      	uxth	r2, r3
	};
 80031e8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80031ea:	f362 130f 	bfi	r3, r2, #4, #12
 80031ee:	857b      	strh	r3, [r7, #42]	; 0x2a

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_CoolingAndVSafety> sender(cooling_and_safety, PUTM_CAN::can_tx_header_SF_FRONTBOX);
 80031f0:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80031f4:	1d3b      	adds	r3, r7, #4
 80031f6:	4a08      	ldr	r2, [pc, #32]	; (8003218 <_Z28sendCanFrameCoolingAndSafetyv+0x17c>)
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7ff ff33 	bl	8003064 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 80031fe:	1d3b      	adds	r3, r7, #4
 8003200:	4906      	ldr	r1, [pc, #24]	; (800321c <_Z28sendCanFrameCoolingAndSafetyv+0x180>)
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fb52 	bl	80038ac <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEE4sendER19__CAN_HandleTypeDef>
 8003208:	4603      	mov	r3, r0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3730      	adds	r7, #48	; 0x30
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	2000047c 	.word	0x2000047c
 8003218:	08009758 	.word	0x08009758
 800321c:	20000308 	.word	0x20000308

08003220 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8003220:	b5b0      	push	{r4, r5, r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4614      	mov	r4, r2
 8003232:	461d      	mov	r5, r3
 8003234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003238:	e895 0003 	ldmia.w	r5, {r0, r1}
 800323c:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	3318      	adds	r3, #24
 8003244:	2208      	movs	r2, #8
 8003246:	68b9      	ldr	r1, [r7, #8]
 8003248:	4618      	mov	r0, r3
 800324a:	f005 fa1b 	bl	8008684 <memcpy>
  }
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bdb0      	pop	{r4, r5, r7, pc}

08003258 <_Z14sendCanFrameDVv>:

HAL_StatusTypeDef sendCanFrameDV()
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08c      	sub	sp, #48	; 0x30
 800325c:	af00      	add	r7, sp, #0
	auto& sf_buff = sf_handler.smart_fuses;
 800325e:	4b5c      	ldr	r3, [pc, #368]	; (80033d0 <_Z14sendCanFrameDVv+0x178>)
 8003260:	62fb      	str	r3, [r7, #44]	; 0x2c

	PUTM_CAN::SF_DV dv
 8003262:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	605a      	str	r2, [r3, #4]
	{
		.fuse_0_box_dv =
		{
			.ok = sf_buff[2].getChannelState(fuse_2_box_dv) == ChannelState::Ok,
 800326c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326e:	2102      	movs	r1, #2
 8003270:	4618      	mov	r0, r3
 8003272:	f7fe fe6f 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003276:	4603      	mov	r3, r0
 8003278:	2104      	movs	r1, #4
 800327a:	4618      	mov	r0, r3
 800327c:	f7fe f95d 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	bf0c      	ite	eq
 8003286:	2301      	moveq	r3, #1
 8003288:	2300      	movne	r3, #0
 800328a:	b2da      	uxtb	r2, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[1].getChannelCurrent(fuse_1_dash)
		}
	};
 800328c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003290:	f362 0300 	bfi	r3, r2, #0, #1
 8003294:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			.current = sf_buff[2].getChannelCurrent(fuse_2_box_dv)
 8003298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800329a:	2102      	movs	r1, #2
 800329c:	4618      	mov	r0, r3
 800329e:	f7fe fe59 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2104      	movs	r1, #4
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7fe fc98 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 80032ac:	4603      	mov	r3, r0
 80032ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b2:	b29a      	uxth	r2, r3
	};
 80032b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80032b6:	f362 130f 	bfi	r3, r2, #4, #12
 80032ba:	84bb      	strh	r3, [r7, #36]	; 0x24
			.ok = sf_buff[0].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 80032bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032be:	2100      	movs	r1, #0
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7fe fe47 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2102      	movs	r1, #2
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7fe f935 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	bf0c      	ite	eq
 80032d6:	2301      	moveq	r3, #1
 80032d8:	2300      	movne	r3, #0
 80032da:	b2da      	uxtb	r2, r3
	};
 80032dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80032e0:	f362 0300 	bfi	r3, r2, #0, #1
 80032e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			.current = sf_buff[0].getChannelCurrent(fuse_0_tsal_assi)
 80032e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ea:	2100      	movs	r1, #0
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7fe fe31 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2102      	movs	r1, #2
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7fe fc70 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003302:	b29a      	uxth	r2, r3
	};
 8003304:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003306:	f362 130f 	bfi	r3, r2, #4, #12
 800330a:	84fb      	strh	r3, [r7, #38]	; 0x26
			.ok = sf_buff[1].getChannelState(fuse_1_wheel_speed_1) == ChannelState::Ok,
 800330c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800330e:	2101      	movs	r1, #1
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe fe1f 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003316:	4603      	mov	r3, r0
 8003318:	2100      	movs	r1, #0
 800331a:	4618      	mov	r0, r3
 800331c:	f7fe f90d 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	bf0c      	ite	eq
 8003326:	2301      	moveq	r3, #1
 8003328:	2300      	movne	r3, #0
 800332a:	b2da      	uxtb	r2, r3
	};
 800332c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003330:	f362 0300 	bfi	r3, r2, #0, #1
 8003334:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			.current = sf_buff[1].getChannelCurrent(fuse_1_wheel_speed_1)
 8003338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800333a:	2101      	movs	r1, #1
 800333c:	4618      	mov	r0, r3
 800333e:	f7fe fe09 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003342:	4603      	mov	r3, r0
 8003344:	2100      	movs	r1, #0
 8003346:	4618      	mov	r0, r3
 8003348:	f7fe fc48 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 800334c:	4603      	mov	r3, r0
 800334e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003352:	b29a      	uxth	r2, r3
	};
 8003354:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003356:	f362 130f 	bfi	r3, r2, #4, #12
 800335a:	853b      	strh	r3, [r7, #40]	; 0x28
			.ok = sf_buff[1].getChannelState(fuse_1_dash) == ChannelState::Ok,
 800335c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335e:	2101      	movs	r1, #1
 8003360:	4618      	mov	r0, r3
 8003362:	f7fe fdf7 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003366:	4603      	mov	r3, r0
 8003368:	2101      	movs	r1, #1
 800336a:	4618      	mov	r0, r3
 800336c:	f7fe f8e5 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	bf0c      	ite	eq
 8003376:	2301      	moveq	r3, #1
 8003378:	2300      	movne	r3, #0
 800337a:	b2da      	uxtb	r2, r3
	};
 800337c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003380:	f362 0300 	bfi	r3, r2, #0, #1
 8003384:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			.current = sf_buff[1].getChannelCurrent(fuse_1_dash)
 8003388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800338a:	2101      	movs	r1, #1
 800338c:	4618      	mov	r0, r3
 800338e:	f7fe fde1 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003392:	4603      	mov	r3, r0
 8003394:	2101      	movs	r1, #1
 8003396:	4618      	mov	r0, r3
 8003398:	f7fe fc20 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 800339c:	4603      	mov	r3, r0
 800339e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a2:	b29a      	uxth	r2, r3
	};
 80033a4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80033a6:	f362 130f 	bfi	r3, r2, #4, #12
 80033aa:	857b      	strh	r3, [r7, #42]	; 0x2a

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_DV> sender(dv, PUTM_CAN::can_tx_header_SF_DV);
 80033ac:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80033b0:	1d3b      	adds	r3, r7, #4
 80033b2:	4a08      	ldr	r2, [pc, #32]	; (80033d4 <_Z14sendCanFrameDVv+0x17c>)
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff ff33 	bl	8003220 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 80033ba:	1d3b      	adds	r3, r7, #4
 80033bc:	4906      	ldr	r1, [pc, #24]	; (80033d8 <_Z14sendCanFrameDVv+0x180>)
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 fa88 	bl	80038d4 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEE4sendER19__CAN_HandleTypeDef>
 80033c4:	4603      	mov	r3, r0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3730      	adds	r7, #48	; 0x30
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	2000047c 	.word	0x2000047c
 80033d4:	08009770 	.word	0x08009770
 80033d8:	20000308 	.word	0x20000308

080033dc <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80033dc:	b5b0      	push	{r4, r5, r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4614      	mov	r4, r2
 80033ee:	461d      	mov	r5, r3
 80033f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033f4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80033f8:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	3318      	adds	r3, #24
 8003400:	2208      	movs	r2, #8
 8003402:	68b9      	ldr	r1, [r7, #8]
 8003404:	4618      	mov	r0, r3
 8003406:	f005 f93d 	bl	8008684 <memcpy>
  }
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bdb0      	pop	{r4, r5, r7, pc}

08003414 <_Z14sendCanFrameWSv>:

HAL_StatusTypeDef sendCanFrameWS()
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b08c      	sub	sp, #48	; 0x30
 8003418:	af00      	add	r7, sp, #0
	auto& sf_buff = sf_handler.smart_fuses;
 800341a:	4b34      	ldr	r3, [pc, #208]	; (80034ec <_Z14sendCanFrameWSv+0xd8>)
 800341c:	62fb      	str	r3, [r7, #44]	; 0x2c

	PUTM_CAN::SF_WS ws
 800341e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003422:	2200      	movs	r2, #0
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	605a      	str	r2, [r3, #4]
	{
		.fuse_1_ws_rl =
		{
			.ok = sf_buff[1].getChannelState(fuse_1_wheel_speed_1) == ChannelState::Ok,
 8003428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342a:	2101      	movs	r1, #1
 800342c:	4618      	mov	r0, r3
 800342e:	f7fe fd91 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003432:	4603      	mov	r3, r0
 8003434:	2100      	movs	r1, #0
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe f87f 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	bf0c      	ite	eq
 8003442:	2301      	moveq	r3, #1
 8003444:	2300      	movne	r3, #0
 8003446:	b2da      	uxtb	r2, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[2].getChannelCurrent(fuse_2_wheel_speed_2)
		}
	};
 8003448:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800344c:	f362 0300 	bfi	r3, r2, #0, #1
 8003450:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			.current = sf_buff[1].getChannelCurrent(fuse_1_wheel_speed_1)
 8003454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003456:	2101      	movs	r1, #1
 8003458:	4618      	mov	r0, r3
 800345a:	f7fe fd7b 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800345e:	4603      	mov	r3, r0
 8003460:	2100      	movs	r1, #0
 8003462:	4618      	mov	r0, r3
 8003464:	f7fe fbba 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003468:	4603      	mov	r3, r0
 800346a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800346e:	b29a      	uxth	r2, r3
	};
 8003470:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003472:	f362 130f 	bfi	r3, r2, #4, #12
 8003476:	84bb      	strh	r3, [r7, #36]	; 0x24
			.ok = sf_buff[2].getChannelState(fuse_2_wheel_speed_2) == ChannelState::Ok,
 8003478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347a:	2102      	movs	r1, #2
 800347c:	4618      	mov	r0, r3
 800347e:	f7fe fd69 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003482:	4603      	mov	r3, r0
 8003484:	2103      	movs	r1, #3
 8003486:	4618      	mov	r0, r3
 8003488:	f7fe f857 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	bf0c      	ite	eq
 8003492:	2301      	moveq	r3, #1
 8003494:	2300      	movne	r3, #0
 8003496:	b2da      	uxtb	r2, r3
	};
 8003498:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800349c:	f362 0300 	bfi	r3, r2, #0, #1
 80034a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			.current = sf_buff[2].getChannelCurrent(fuse_2_wheel_speed_2)
 80034a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a6:	2102      	movs	r1, #2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fe fd53 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2103      	movs	r1, #3
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7fe fb92 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034be:	b29a      	uxth	r2, r3
	};
 80034c0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80034c2:	f362 130f 	bfi	r3, r2, #4, #12
 80034c6:	857b      	strh	r3, [r7, #42]	; 0x2a

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_WS> sender(ws, PUTM_CAN::can_tx_header_SF_WS);
 80034c8:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80034cc:	1d3b      	adds	r3, r7, #4
 80034ce:	4a08      	ldr	r2, [pc, #32]	; (80034f0 <_Z14sendCanFrameWSv+0xdc>)
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff ff83 	bl	80033dc <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 80034d6:	1d3b      	adds	r3, r7, #4
 80034d8:	4906      	ldr	r1, [pc, #24]	; (80034f4 <_Z14sendCanFrameWSv+0xe0>)
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 fa0e 	bl	80038fc <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEE4sendER19__CAN_HandleTypeDef>
 80034e0:	4603      	mov	r3, r0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3730      	adds	r7, #48	; 0x30
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	2000047c 	.word	0x2000047c
 80034f0:	08009788 	.word	0x08009788
 80034f4:	20000308 	.word	0x20000308

080034f8 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80034f8:	b4b0      	push	{r4, r5, r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4614      	mov	r4, r2
 800350a:	461d      	mov	r5, r3
 800350c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800350e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003510:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003514:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3318      	adds	r3, #24
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	601a      	str	r2, [r3, #0]
  }
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	bcb0      	pop	{r4, r5, r7}
 800352c:	4770      	bx	lr
	...

08003530 <_Z16sendCanFrameNucsv>:

HAL_StatusTypeDef sendCanFrameNucs()
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b08a      	sub	sp, #40	; 0x28
 8003534:	af00      	add	r7, sp, #0
	auto& sf_buff = sf_handler.smart_fuses;
 8003536:	4b1e      	ldr	r3, [pc, #120]	; (80035b0 <_Z16sendCanFrameNucsv+0x80>)
 8003538:	627b      	str	r3, [r7, #36]	; 0x24

	PUTM_CAN::SF_NUCS nucs
 800353a:	2300      	movs	r3, #0
 800353c:	623b      	str	r3, [r7, #32]
	{
		.fuse_2_jetson =
		{
			.ok = sf_buff[2].getChannelState(fuse_2_jetson) == ChannelState::Ok,
 800353e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003540:	2102      	movs	r1, #2
 8003542:	4618      	mov	r0, r3
 8003544:	f7fe fd06 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003548:	4603      	mov	r3, r0
 800354a:	2105      	movs	r1, #5
 800354c:	4618      	mov	r0, r3
 800354e:	f7fd fff4 	bl	800153a <_ZN9SmartFuse15getChannelStateE7Channel>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf0c      	ite	eq
 8003558:	2301      	moveq	r3, #1
 800355a:	2300      	movne	r3, #0
 800355c:	b2da      	uxtb	r2, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = 0
		}
	};
 800355e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003562:	f362 0300 	bfi	r3, r2, #0, #1
 8003566:	f887 3020 	strb.w	r3, [r7, #32]
			.current = sf_buff[2].getChannelCurrent(fuse_2_jetson)
 800356a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356c:	2102      	movs	r1, #2
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe fcf0 	bl	8001f54 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003574:	4603      	mov	r3, r0
 8003576:	2105      	movs	r1, #5
 8003578:	4618      	mov	r0, r3
 800357a:	f7fe fb2f 	bl	8001bdc <_ZN9SmartFuse17getChannelCurrentE7Channel>
 800357e:	4603      	mov	r3, r0
 8003580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003584:	b29a      	uxth	r2, r3
	};
 8003586:	8c3b      	ldrh	r3, [r7, #32]
 8003588:	f362 130f 	bfi	r3, r2, #4, #12
 800358c:	843b      	strh	r3, [r7, #32]

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_NUCS> sender(nucs, PUTM_CAN::can_tx_header_SF_NUCS);
 800358e:	f107 0120 	add.w	r1, r7, #32
 8003592:	463b      	mov	r3, r7
 8003594:	4a07      	ldr	r2, [pc, #28]	; (80035b4 <_Z16sendCanFrameNucsv+0x84>)
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff ffae 	bl	80034f8 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 800359c:	463b      	mov	r3, r7
 800359e:	4906      	ldr	r1, [pc, #24]	; (80035b8 <_Z16sendCanFrameNucsv+0x88>)
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 f9bf 	bl	8003924 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEE4sendER19__CAN_HandleTypeDef>
 80035a6:	4603      	mov	r3, r0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3728      	adds	r7, #40	; 0x28
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	2000047c 	.word	0x2000047c
 80035b4:	080097a0 	.word	0x080097a0
 80035b8:	20000308 	.word	0x20000308

080035bc <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80035bc:	b5b0      	push	{r4, r5, r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 80035c8:	68fa      	ldr	r2, [r7, #12]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4614      	mov	r4, r2
 80035ce:	461d      	mov	r5, r3
 80035d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80035d8:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	3318      	adds	r3, #24
 80035e0:	2205      	movs	r2, #5
 80035e2:	68b9      	ldr	r1, [r7, #8]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f005 f84d 	bl	8008684 <memcpy>
  }
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bdb0      	pop	{r4, r5, r7, pc}

080035f4 <_Z18sendCanFrameSafetyv>:

HAL_StatusTypeDef sendCanFrameSafety()
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08c      	sub	sp, #48	; 0x30
 80035f8:	af00      	add	r7, sp, #0
	auto& sf_buff = sf_handler.smart_fuses;
 80035fa:	4b18      	ldr	r3, [pc, #96]	; (800365c <_Z18sendCanFrameSafetyv+0x68>)
 80035fc:	62fb      	str	r3, [r7, #44]	; 0x2c

	PUTM_CAN::SF_safety safety
	{
		.firewall = safety_ams.isActive(),
 80035fe:	4818      	ldr	r0, [pc, #96]	; (8003660 <_Z18sendCanFrameSafetyv+0x6c>)
 8003600:	f7fe fe4c 	bl	800229c <_ZN13GpioInElement8isActiveEv>
 8003604:	4603      	mov	r3, r0
		.hvd = safety_hvd.isActive(),
		.inverter = safety_spare.isActive(),
		.dv = safety_td.isActive(),
		.tsms = safety_tms.isActive()
	};
 8003606:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		.hvd = safety_hvd.isActive(),
 800360a:	4816      	ldr	r0, [pc, #88]	; (8003664 <_Z18sendCanFrameSafetyv+0x70>)
 800360c:	f7fe fe46 	bl	800229c <_ZN13GpioInElement8isActiveEv>
 8003610:	4603      	mov	r3, r0
	};
 8003612:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		.inverter = safety_spare.isActive(),
 8003616:	4814      	ldr	r0, [pc, #80]	; (8003668 <_Z18sendCanFrameSafetyv+0x74>)
 8003618:	f7fe fe40 	bl	800229c <_ZN13GpioInElement8isActiveEv>
 800361c:	4603      	mov	r3, r0
	};
 800361e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		.dv = safety_td.isActive(),
 8003622:	4812      	ldr	r0, [pc, #72]	; (800366c <_Z18sendCanFrameSafetyv+0x78>)
 8003624:	f7fe fe3a 	bl	800229c <_ZN13GpioInElement8isActiveEv>
 8003628:	4603      	mov	r3, r0
	};
 800362a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		.tsms = safety_tms.isActive()
 800362e:	4810      	ldr	r0, [pc, #64]	; (8003670 <_Z18sendCanFrameSafetyv+0x7c>)
 8003630:	f7fe fe34 	bl	800229c <_ZN13GpioInElement8isActiveEv>
 8003634:	4603      	mov	r3, r0
	};
 8003636:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_safety> sender(safety, PUTM_CAN::can_tx_header_SF_SAFETY);
 800363a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800363e:	1d3b      	adds	r3, r7, #4
 8003640:	4a0c      	ldr	r2, [pc, #48]	; (8003674 <_Z18sendCanFrameSafetyv+0x80>)
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff ffba 	bl	80035bc <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 8003648:	1d3b      	adds	r3, r7, #4
 800364a:	490b      	ldr	r1, [pc, #44]	; (8003678 <_Z18sendCanFrameSafetyv+0x84>)
 800364c:	4618      	mov	r0, r3
 800364e:	f000 f97d 	bl	800394c <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEE4sendER19__CAN_HandleTypeDef>
 8003652:	4603      	mov	r3, r0
}
 8003654:	4618      	mov	r0, r3
 8003656:	3730      	adds	r7, #48	; 0x30
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	2000047c 	.word	0x2000047c
 8003660:	200003b0 	.word	0x200003b0
 8003664:	200003f0 	.word	0x200003f0
 8003668:	200003c0 	.word	0x200003c0
 800366c:	200003e0 	.word	0x200003e0
 8003670:	200003d0 	.word	0x200003d0
 8003674:	080097b8 	.word	0x080097b8
 8003678:	20000308 	.word	0x20000308

0800367c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/*User can add his own implementation to report the HAL error return state */
	led_ok.deactivate();
 8003680:	4807      	ldr	r0, [pc, #28]	; (80036a0 <Error_Handler+0x24>)
 8003682:	f7fe fddc 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
	led_warning_1.deactivate();
 8003686:	4807      	ldr	r0, [pc, #28]	; (80036a4 <Error_Handler+0x28>)
 8003688:	f7fe fdd9 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
	led_warning_2.deactivate();
 800368c:	4806      	ldr	r0, [pc, #24]	; (80036a8 <Error_Handler+0x2c>)
 800368e:	f7fe fdd6 	bl	800223e <_ZN14GpioOutElement10deactivateEv>
	led_error.activate();
 8003692:	4806      	ldr	r0, [pc, #24]	; (80036ac <Error_Handler+0x30>)
 8003694:	f7fe fdbc 	bl	8002210 <_ZN14GpioOutElement8activateEv>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003698:	b672      	cpsid	i
}
 800369a:	bf00      	nop

	__disable_irq();
	while (1) {}
 800369c:	e7fe      	b.n	800369c <Error_Handler+0x20>
 800369e:	bf00      	nop
 80036a0:	20000330 	.word	0x20000330
 80036a4:	20000340 	.word	0x20000340
 80036a8:	20000350 	.word	0x20000350
 80036ac:	20000360 	.word	0x20000360

080036b0 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>:
      begin() noexcept
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 f95b 	bl	8003974 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 80036be:	4603      	mov	r3, r0
 80036c0:	4618      	mov	r0, r3
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>:
      end() noexcept
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f94f 	bl	8003974 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 80036d6:	4603      	mov	r3, r0
 80036d8:	3384      	adds	r3, #132	; 0x84
 80036da:	4618      	mov	r0, r3
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <_ZN3etl7ivectorI9SmartFuseED1Ev>:
  class ivector : public etl::vector_base
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b082      	sub	sp, #8
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fe ff1a 	bl	8002526 <_ZN3etl11vector_baseD1Ev>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4618      	mov	r0, r3
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <_ZN3etl6vectorI9SmartFuseLj4EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	330c      	adds	r3, #12
 800370a:	2204      	movs	r2, #4
 800370c:	4619      	mov	r1, r3
 800370e:	f000 f93e 	bl	800398e <_ZN3etl7ivectorI9SmartFuseEC1EPS1_j>
    {
      this->initialise();
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4618      	mov	r0, r3
 8003716:	f000 f950 	bl	80039ba <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>
    }
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4618      	mov	r0, r3
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>:
#endif

    //*************************************************************************
    /// Destructor.
    //*************************************************************************
    ~vector()
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
    {
      this->clear();
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4618      	mov	r0, r3
 8003730:	f000 f957 	bl	80039e2 <_ZN3etl7ivectorI9SmartFuseE5clearEv>
    }
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff ffd3 	bl	80036e2 <_ZN3etl7ivectorI9SmartFuseED1Ev>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <_ZN3etl8delegateIFvP9SmartFuseEEC1IZ4mainEUlS2_E_vEERKT_>:
    ETL_CONSTEXPR14 delegate(const TLambda& instance)
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
    {
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4618      	mov	r0, r3
 8003756:	f7fe facc 	bl	8001cf2 <_ZN3etl8delegateIFvP9SmartFuseEE18invocation_elementC1Ev>
      assign((void*)(&instance), lambda_stub<TLambda>);
 800375a:	4a05      	ldr	r2, [pc, #20]	; (8003770 <_ZN3etl8delegateIFvP9SmartFuseEEC1IZ4mainEUlS2_E_vEERKT_+0x28>)
 800375c:	6839      	ldr	r1, [r7, #0]
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f94a 	bl	80039f8 <_ZN3etl8delegateIFvP9SmartFuseEE6assignEPvPFvS5_S2_E>
    }
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	08003a1d 	.word	0x08003a1d

08003774 <_ZNKSt5arrayI13GpioInElementLj5EE4sizeEv>:
      size() const noexcept { return _Nm; }
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	2305      	movs	r3, #5
 800377e:	4618      	mov	r0, r3
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <_ZNSt5arrayIbLj5EEixEj>:
      operator[](size_type __n) noexcept
 800378a:	b580      	push	{r7, lr}
 800378c:	b082      	sub	sp, #8
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
 8003792:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6839      	ldr	r1, [r7, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f000 f954 	bl	8003a46 <_ZNSt14__array_traitsIbLj5EE6_S_refERA5_Kbj>
 800379e:	4603      	mov	r3, r0
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <_ZNSt5arrayI13GpioInElementLj5EEixEj>:
      operator[](size_type __n) noexcept
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6839      	ldr	r1, [r7, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 f953 	bl	8003a62 <_ZNSt14__array_traitsI13GpioInElementLj5EE6_S_refERA5_KS0_j>
 80037bc:	4603      	mov	r3, r0
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <_ZNSt5arrayIS_ItLj6EELj4EE5beginEv>:
      begin() noexcept
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b082      	sub	sp, #8
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f956 	bl	8003a80 <_ZNSt5arrayIS_ItLj6EELj4EE4dataEv>
 80037d4:	4603      	mov	r3, r0
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <_ZNSt5arrayIS_ItLj6EELj4EE3endEv>:
      end() noexcept
 80037de:	b580      	push	{r7, lr}
 80037e0:	b082      	sub	sp, #8
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 f94a 	bl	8003a80 <_ZNSt5arrayIS_ItLj6EELj4EE4dataEv>
 80037ec:	4603      	mov	r3, r0
 80037ee:	3330      	adds	r3, #48	; 0x30
 80037f0:	4618      	mov	r0, r3
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <_ZNSt5arrayItLj6EE5beginEv>:
      begin() noexcept
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 f94a 	bl	8003a9a <_ZNSt5arrayItLj6EE4dataEv>
 8003806:	4603      	mov	r3, r0
 8003808:	4618      	mov	r0, r3
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <_ZNSt5arrayItLj6EE3endEv>:
      end() noexcept
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f93e 	bl	8003a9a <_ZNSt5arrayItLj6EE4dataEv>
 800381e:	4603      	mov	r3, r0
 8003820:	330c      	adds	r3, #12
 8003822:	4618      	mov	r0, r3
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <_ZNSt5arrayI14SmartFuseStateLj4EE5beginEv>:
      begin() noexcept
 800382a:	b580      	push	{r7, lr}
 800382c:	b082      	sub	sp, #8
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f93e 	bl	8003ab4 <_ZNSt5arrayI14SmartFuseStateLj4EE4dataEv>
 8003838:	4603      	mov	r3, r0
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <_ZNSt5arrayI14SmartFuseStateLj4EE3endEv>:
      end() noexcept
 8003842:	b580      	push	{r7, lr}
 8003844:	b082      	sub	sp, #8
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f932 	bl	8003ab4 <_ZNSt5arrayI14SmartFuseStateLj4EE4dataEv>
 8003850:	4603      	mov	r3, r0
 8003852:	3304      	adds	r3, #4
 8003854:	4618      	mov	r0, r3
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8003866:	6879      	ldr	r1, [r7, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f103 0218 	add.w	r2, r3, #24
 800386e:	4b04      	ldr	r3, [pc, #16]	; (8003880 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEE4sendER19__CAN_HandleTypeDef+0x24>)
 8003870:	6838      	ldr	r0, [r7, #0]
 8003872:	f002 f9cc 	bl	8005c0e <HAL_CAN_AddTxMessage>
 8003876:	4603      	mov	r3, r0
  }
 8003878:	4618      	mov	r0, r3
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	20000658 	.word	0x20000658

08003884 <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 800388e:	6879      	ldr	r1, [r7, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f103 0218 	add.w	r2, r3, #24
 8003896:	4b04      	ldr	r3, [pc, #16]	; (80038a8 <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEE4sendER19__CAN_HandleTypeDef+0x24>)
 8003898:	6838      	ldr	r0, [r7, #0]
 800389a:	f002 f9b8 	bl	8005c0e <HAL_CAN_AddTxMessage>
 800389e:	4603      	mov	r3, r0
  }
 80038a0:	4618      	mov	r0, r3
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	2000065c 	.word	0x2000065c

080038ac <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 80038b6:	6879      	ldr	r1, [r7, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f103 0218 	add.w	r2, r3, #24
 80038be:	4b04      	ldr	r3, [pc, #16]	; (80038d0 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEE4sendER19__CAN_HandleTypeDef+0x24>)
 80038c0:	6838      	ldr	r0, [r7, #0]
 80038c2:	f002 f9a4 	bl	8005c0e <HAL_CAN_AddTxMessage>
 80038c6:	4603      	mov	r3, r0
  }
 80038c8:	4618      	mov	r0, r3
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	20000660 	.word	0x20000660

080038d4 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f103 0218 	add.w	r2, r3, #24
 80038e6:	4b04      	ldr	r3, [pc, #16]	; (80038f8 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEE4sendER19__CAN_HandleTypeDef+0x24>)
 80038e8:	6838      	ldr	r0, [r7, #0]
 80038ea:	f002 f990 	bl	8005c0e <HAL_CAN_AddTxMessage>
 80038ee:	4603      	mov	r3, r0
  }
 80038f0:	4618      	mov	r0, r3
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20000664 	.word	0x20000664

080038fc <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8003906:	6879      	ldr	r1, [r7, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f103 0218 	add.w	r2, r3, #24
 800390e:	4b04      	ldr	r3, [pc, #16]	; (8003920 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEE4sendER19__CAN_HandleTypeDef+0x24>)
 8003910:	6838      	ldr	r0, [r7, #0]
 8003912:	f002 f97c 	bl	8005c0e <HAL_CAN_AddTxMessage>
 8003916:	4603      	mov	r3, r0
  }
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20000668 	.word	0x20000668

08003924 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f103 0218 	add.w	r2, r3, #24
 8003936:	4b04      	ldr	r3, [pc, #16]	; (8003948 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEE4sendER19__CAN_HandleTypeDef+0x24>)
 8003938:	6838      	ldr	r0, [r7, #0]
 800393a:	f002 f968 	bl	8005c0e <HAL_CAN_AddTxMessage>
 800393e:	4603      	mov	r3, r0
  }
 8003940:	4618      	mov	r0, r3
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	2000066c 	.word	0x2000066c

0800394c <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f103 0218 	add.w	r2, r3, #24
 800395e:	4b04      	ldr	r3, [pc, #16]	; (8003970 <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEE4sendER19__CAN_HandleTypeDef+0x24>)
 8003960:	6838      	ldr	r0, [r7, #0]
 8003962:	f002 f954 	bl	8005c0e <HAL_CAN_AddTxMessage>
 8003966:	4603      	mov	r3, r0
  }
 8003968:	4618      	mov	r0, r3
 800396a:	3708      	adds	r7, #8
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	20000670 	.word	0x20000670

08003974 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>:
      data() noexcept
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4618      	mov	r0, r3
 8003980:	f000 f8a5 	bl	8003ace <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>
 8003984:	4603      	mov	r3, r0
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <_ZN3etl7ivectorI9SmartFuseEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	60f8      	str	r0, [r7, #12]
 8003996:	60b9      	str	r1, [r7, #8]
 8003998:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fe fdb2 	bl	8002508 <_ZN3etl11vector_baseC1Ej>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	605a      	str	r2, [r3, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	609a      	str	r2, [r3, #8]
    }
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>:
    void initialise()
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	4619      	mov	r1, r3
 80039cc:	4610      	mov	r0, r2
 80039ce:	f000 f889 	bl	8003ae4 <_ZN3etl7destroyIP9SmartFuseEENS_9enable_ifIXsrNS_25is_trivially_destructibleINS_15iterator_traitsIT_NS3_IXntsrNS_14is_fundamentalIS6_EE5valueEvE4typeEE10value_typeEEE5valueEvE4typeES6_S6_>
      p_end = p_buffer;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	609a      	str	r2, [r3, #8]
    }
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <_ZN3etl7ivectorI9SmartFuseE5clearEv>:
    void clear()
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b082      	sub	sp, #8
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
      initialise();
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7ff ffe5 	bl	80039ba <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>
    }
 80039f0:	bf00      	nop
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <_ZN3etl8delegateIFvP9SmartFuseEE6assignEPvPFvS5_S2_E>:
    }

    //*************************************************************************
    /// Assign from an object and stub.
    //*************************************************************************
    ETL_CONSTEXPR14 void assign(void* object, stub_type stub)
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
    {
      invocation.object = object;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	601a      	str	r2, [r3, #0]
      invocation.stub   = stub;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	605a      	str	r2, [r3, #4]
    }
 8003a10:	bf00      	nop
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <_ZN3etl8delegateIFvP9SmartFuseEE11lambda_stubIZ4mainEUlS2_E_EEvPvS2_>:

    //*************************************************************************
    /// Stub call for a lambda or functor function.
    //*************************************************************************
    template <typename TLambda>
    static ETL_CONSTEXPR14 TReturn lambda_stub(void* object, TParams... arg)
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
    {
      TLambda* p = static_cast<TLambda*>(object);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	60fb      	str	r3, [r7, #12]
      return (p->operator())(etl::forward<TParams>(arg)...);
 8003a2a:	463b      	mov	r3, r7
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7fe fb1b 	bl	8002068 <_ZN3etl7forwardIP9SmartFuseEEOT_RNS_16remove_referenceIS3_E4typeE>
 8003a32:	4603      	mov	r3, r0
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f7fe fe2d 	bl	8002698 <_ZZ4mainENKUlP9SmartFuseE_clES0_>
 8003a3e:	bf00      	nop
    }
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <_ZNSt14__array_traitsIbLj5EE6_S_refERA5_Kbj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
 8003a4e:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	4413      	add	r3, r2
 8003a56:	4618      	mov	r0, r3
 8003a58:	370c      	adds	r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr

08003a62 <_ZNSt14__array_traitsI13GpioInElementLj5EE6_S_refERA5_KS0_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8003a62:	b480      	push	{r7}
 8003a64:	b083      	sub	sp, #12
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
 8003a6a:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	011b      	lsls	r3, r3, #4
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	4413      	add	r3, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <_ZNSt5arrayIS_ItLj6EELj4EE4dataEv>:
      data() noexcept
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 f835 	bl	8003afa <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_ptrERA4_KS1_>
 8003a90:	4603      	mov	r3, r0
 8003a92:	4618      	mov	r0, r3
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <_ZNSt5arrayItLj6EE4dataEv>:
      data() noexcept
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b082      	sub	sp, #8
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 f833 	bl	8003b10 <_ZNSt14__array_traitsItLj6EE6_S_ptrERA6_Kt>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	4618      	mov	r0, r3
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <_ZNSt5arrayI14SmartFuseStateLj4EE4dataEv>:
      data() noexcept
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 f831 	bl	8003b26 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_ptrERA4_KS0_>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3708      	adds	r7, #8
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <_ZN3etl7destroyIP9SmartFuseEENS_9enable_ifIXsrNS_25is_trivially_destructibleINS_15iterator_traitsIT_NS3_IXntsrNS_14is_fundamentalIS6_EE5valueEvE4typeEE10value_typeEEE5valueEvE4typeES6_S6_>:
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  typename etl::enable_if<etl::is_trivially_destructible<typename etl::iterator_traits<TIterator>::value_type>::value, void>::type
    destroy(TIterator /*i_begin*/, TIterator /*i_end*/)
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  {
  }
 8003aee:	bf00      	nop
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr

08003afa <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_ptrERA4_KS1_>:
      _S_ptr(const _Type& __t) noexcept
 8003afa:	b480      	push	{r7}
 8003afc:	b083      	sub	sp, #12
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4618      	mov	r0, r3
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <_ZNSt14__array_traitsItLj6EE6_S_ptrERA6_Kt>:
      _S_ptr(const _Type& __t) noexcept
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_ptrERA4_KS0_>:
      _S_ptr(const _Type& __t) noexcept
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4618      	mov	r0, r3
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <_ZN16SmartFuseHandlerILm4EED1Ev>:
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7ff fdec 	bl	8003724 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <_Z41__static_initialization_and_destruction_0ii>:

  /* USER CODE END Error_Handler_Debug */
}
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d157      	bne.n	8003c18 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d152      	bne.n	8003c18 <_Z41__static_initialization_and_destruction_0ii+0xc0>
GpioOutElement led_ok(GPIOC, GPIO_PIN_0, true);
 8003b72:	2301      	movs	r3, #1
 8003b74:	2201      	movs	r2, #1
 8003b76:	4943      	ldr	r1, [pc, #268]	; (8003c84 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003b78:	4843      	ldr	r0, [pc, #268]	; (8003c88 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8003b7a:	f7fe fb31 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_warning_1(GPIOC, GPIO_PIN_1, true);
 8003b7e:	2301      	movs	r3, #1
 8003b80:	2202      	movs	r2, #2
 8003b82:	4940      	ldr	r1, [pc, #256]	; (8003c84 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003b84:	4841      	ldr	r0, [pc, #260]	; (8003c8c <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8003b86:	f7fe fb2b 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_warning_2(GPIOC, GPIO_PIN_2, true);
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	2204      	movs	r2, #4
 8003b8e:	493d      	ldr	r1, [pc, #244]	; (8003c84 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003b90:	483f      	ldr	r0, [pc, #252]	; (8003c90 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8003b92:	f7fe fb25 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_error(GPIOC, GPIO_PIN_3, true);
 8003b96:	2301      	movs	r3, #1
 8003b98:	2208      	movs	r2, #8
 8003b9a:	493a      	ldr	r1, [pc, #232]	; (8003c84 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003b9c:	483d      	ldr	r0, [pc, #244]	; (8003c94 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8003b9e:	f7fe fb1f 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_1_control(GPIOB, GPIO_PIN_5, false);
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	493c      	ldr	r1, [pc, #240]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003ba8:	483c      	ldr	r0, [pc, #240]	; (8003c9c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8003baa:	f7fe fb19 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_2_control(GPIOB, GPIO_PIN_7, false);
 8003bae:	2300      	movs	r3, #0
 8003bb0:	2280      	movs	r2, #128	; 0x80
 8003bb2:	4939      	ldr	r1, [pc, #228]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003bb4:	483a      	ldr	r0, [pc, #232]	; (8003ca0 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8003bb6:	f7fe fb13 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement buzzer_control(GPIOB, GPIO_PIN_10, false);
 8003bba:	2300      	movs	r3, #0
 8003bbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bc0:	4935      	ldr	r1, [pc, #212]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003bc2:	4838      	ldr	r0, [pc, #224]	; (8003ca4 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8003bc4:	f7fe fb0c 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement enable_mosfets(GPIOB, GPIO_PIN_9, false);
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bce:	4932      	ldr	r1, [pc, #200]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003bd0:	4835      	ldr	r0, [pc, #212]	; (8003ca8 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8003bd2:	f7fe fb05 	bl	80021e0 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_ams(GPIOB, GPIO_PIN_0, true);
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	2201      	movs	r2, #1
 8003bda:	492f      	ldr	r1, [pc, #188]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003bdc:	4833      	ldr	r0, [pc, #204]	; (8003cac <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8003bde:	f7fe fb45 	bl	800226c <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_spare(GPIOB, GPIO_PIN_1, true);
 8003be2:	2301      	movs	r3, #1
 8003be4:	2202      	movs	r2, #2
 8003be6:	492c      	ldr	r1, [pc, #176]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003be8:	4831      	ldr	r0, [pc, #196]	; (8003cb0 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8003bea:	f7fe fb3f 	bl	800226c <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_tms(GPIOB, GPIO_PIN_2, true);
 8003bee:	2301      	movs	r3, #1
 8003bf0:	2204      	movs	r2, #4
 8003bf2:	4929      	ldr	r1, [pc, #164]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003bf4:	482f      	ldr	r0, [pc, #188]	; (8003cb4 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8003bf6:	f7fe fb39 	bl	800226c <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_td(GPIOB, GPIO_PIN_4, true);
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	2210      	movs	r2, #16
 8003bfe:	4926      	ldr	r1, [pc, #152]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003c00:	482d      	ldr	r0, [pc, #180]	; (8003cb8 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8003c02:	f7fe fb33 	bl	800226c <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_hvd(GPIOB, GPIO_PIN_6, true);
 8003c06:	2301      	movs	r3, #1
 8003c08:	2240      	movs	r2, #64	; 0x40
 8003c0a:	4923      	ldr	r1, [pc, #140]	; (8003c98 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003c0c:	482b      	ldr	r0, [pc, #172]	; (8003cbc <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8003c0e:	f7fe fb2d 	bl	800226c <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
SmartFuseHandler < number_of_fuses > sf_handler;
 8003c12:	482b      	ldr	r0, [pc, #172]	; (8003cc0 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8003c14:	f7fe fd32 	bl	800267c <_ZN16SmartFuseHandlerILm4EEC1Ev>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d12e      	bne.n	8003c7c <_Z41__static_initialization_and_destruction_0ii+0x124>
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d129      	bne.n	8003c7c <_Z41__static_initialization_and_destruction_0ii+0x124>
 8003c28:	4825      	ldr	r0, [pc, #148]	; (8003cc0 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8003c2a:	f7ff ff87 	bl	8003b3c <_ZN16SmartFuseHandlerILm4EED1Ev>
GpioInElement safety_hvd(GPIOB, GPIO_PIN_6, true);
 8003c2e:	4823      	ldr	r0, [pc, #140]	; (8003cbc <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8003c30:	f7fe fb54 	bl	80022dc <_ZN13GpioInElementD1Ev>
GpioInElement safety_td(GPIOB, GPIO_PIN_4, true);
 8003c34:	4820      	ldr	r0, [pc, #128]	; (8003cb8 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8003c36:	f7fe fb51 	bl	80022dc <_ZN13GpioInElementD1Ev>
GpioInElement safety_tms(GPIOB, GPIO_PIN_2, true);
 8003c3a:	481e      	ldr	r0, [pc, #120]	; (8003cb4 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8003c3c:	f7fe fb4e 	bl	80022dc <_ZN13GpioInElementD1Ev>
GpioInElement safety_spare(GPIOB, GPIO_PIN_1, true);
 8003c40:	481b      	ldr	r0, [pc, #108]	; (8003cb0 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8003c42:	f7fe fb4b 	bl	80022dc <_ZN13GpioInElementD1Ev>
GpioInElement safety_ams(GPIOB, GPIO_PIN_0, true);
 8003c46:	4819      	ldr	r0, [pc, #100]	; (8003cac <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8003c48:	f7fe fb48 	bl	80022dc <_ZN13GpioInElementD1Ev>
GpioOutElement enable_mosfets(GPIOB, GPIO_PIN_9, false);
 8003c4c:	4816      	ldr	r0, [pc, #88]	; (8003ca8 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8003c4e:	f7fe fb67 	bl	8002320 <_ZN14GpioOutElementD1Ev>
GpioOutElement buzzer_control(GPIOB, GPIO_PIN_10, false);
 8003c52:	4814      	ldr	r0, [pc, #80]	; (8003ca4 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8003c54:	f7fe fb64 	bl	8002320 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_2_control(GPIOB, GPIO_PIN_7, false);
 8003c58:	4811      	ldr	r0, [pc, #68]	; (8003ca0 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8003c5a:	f7fe fb61 	bl	8002320 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_1_control(GPIOB, GPIO_PIN_5, false);
 8003c5e:	480f      	ldr	r0, [pc, #60]	; (8003c9c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8003c60:	f7fe fb5e 	bl	8002320 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_error(GPIOC, GPIO_PIN_3, true);
 8003c64:	480b      	ldr	r0, [pc, #44]	; (8003c94 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8003c66:	f7fe fb5b 	bl	8002320 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_warning_2(GPIOC, GPIO_PIN_2, true);
 8003c6a:	4809      	ldr	r0, [pc, #36]	; (8003c90 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8003c6c:	f7fe fb58 	bl	8002320 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_warning_1(GPIOC, GPIO_PIN_1, true);
 8003c70:	4806      	ldr	r0, [pc, #24]	; (8003c8c <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8003c72:	f7fe fb55 	bl	8002320 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_ok(GPIOC, GPIO_PIN_0, true);
 8003c76:	4804      	ldr	r0, [pc, #16]	; (8003c88 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8003c78:	f7fe fb52 	bl	8002320 <_ZN14GpioOutElementD1Ev>
}
 8003c7c:	bf00      	nop
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	48000800 	.word	0x48000800
 8003c88:	20000330 	.word	0x20000330
 8003c8c:	20000340 	.word	0x20000340
 8003c90:	20000350 	.word	0x20000350
 8003c94:	20000360 	.word	0x20000360
 8003c98:	48000400 	.word	0x48000400
 8003c9c:	20000370 	.word	0x20000370
 8003ca0:	20000380 	.word	0x20000380
 8003ca4:	20000390 	.word	0x20000390
 8003ca8:	200003a0 	.word	0x200003a0
 8003cac:	200003b0 	.word	0x200003b0
 8003cb0:	200003c0 	.word	0x200003c0
 8003cb4:	200003d0 	.word	0x200003d0
 8003cb8:	200003e0 	.word	0x200003e0
 8003cbc:	200003f0 	.word	0x200003f0
 8003cc0:	2000047c 	.word	0x2000047c

08003cc4 <_ZN8PUTM_CAN6DeviceINS_17YawProbe_air_flowEE8set_dataERKNS_14Can_rx_messageE>:
        static_assert(sizeof(Device_data_type) <= 8);
      };

  Device_data_type data{};

  void set_data(const Can_rx_message &m) override {
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	7993      	ldrb	r3, [r2, #6]
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	1dd8      	adds	r0, r3, #7
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	331c      	adds	r3, #28
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	f004 fcce 	bl	8008684 <memcpy>
  }
 8003ce8:	bf00      	nop
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <_ZN8PUTM_CAN6DeviceINS_14WheelTemp_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	7993      	ldrb	r3, [r2, #6]
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	3307      	adds	r3, #7
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	321c      	adds	r2, #28
 8003d0c:	8812      	ldrh	r2, [r2, #0]
 8003d0e:	b292      	uxth	r2, r2
 8003d10:	801a      	strh	r2, [r3, #0]
  }
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <_ZN8PUTM_CAN6DeviceINS_14Telemetry_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003d1e:	b480      	push	{r7}
 8003d20:	b083      	sub	sp, #12
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	7993      	ldrb	r3, [r2, #6]
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3307      	adds	r3, #7
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	321c      	adds	r2, #28
 8003d3a:	6812      	ldr	r2, [r2, #0]
 8003d3c:	601a      	str	r2, [r3, #0]
  }
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <_ZN8PUTM_CAN6DeviceINS_11TC_imu_gyroEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b082      	sub	sp, #8
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
 8003d52:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	7993      	ldrb	r3, [r2, #6]
 8003d58:	f043 0301 	orr.w	r3, r3, #1
 8003d5c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	1dd8      	adds	r0, r3, #7
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	331c      	adds	r3, #28
 8003d66:	2206      	movs	r2, #6
 8003d68:	4619      	mov	r1, r3
 8003d6a:	f004 fc8b 	bl	8008684 <memcpy>
  }
 8003d6e:	bf00      	nop
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <_ZN8PUTM_CAN6DeviceINS_10TC_imu_accEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	7993      	ldrb	r3, [r2, #6]
 8003d84:	f043 0301 	orr.w	r3, r3, #1
 8003d88:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	1dd8      	adds	r0, r3, #7
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	331c      	adds	r3, #28
 8003d92:	2206      	movs	r2, #6
 8003d94:	4619      	mov	r1, r3
 8003d96:	f004 fc75 	bl	8008684 <memcpy>
  }
 8003d9a:	bf00      	nop
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <_ZN8PUTM_CAN6DeviceINS_15TC_temperaturesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b082      	sub	sp, #8
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
 8003daa:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	7993      	ldrb	r3, [r2, #6]
 8003db0:	f043 0301 	orr.w	r3, r3, #1
 8003db4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	1dd8      	adds	r0, r3, #7
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	331c      	adds	r3, #28
 8003dbe:	2206      	movs	r2, #6
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	f004 fc5f 	bl	8008684 <memcpy>
  }
 8003dc6:	bf00      	nop
 8003dc8:	3708      	adds	r7, #8
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <_ZN8PUTM_CAN6DeviceINS_19TC_wheel_velocitiesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b082      	sub	sp, #8
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	7993      	ldrb	r3, [r2, #6]
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	1dd8      	adds	r0, r3, #7
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	331c      	adds	r3, #28
 8003dea:	2208      	movs	r2, #8
 8003dec:	4619      	mov	r1, r3
 8003dee:	f004 fc49 	bl	8008684 <memcpy>
  }
 8003df2:	bf00      	nop
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <_ZN8PUTM_CAN6DeviceINS_18TC_rear_suspensionEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
 8003e02:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	7993      	ldrb	r3, [r2, #6]
 8003e08:	f043 0301 	orr.w	r3, r3, #1
 8003e0c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3307      	adds	r3, #7
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	321c      	adds	r2, #28
 8003e16:	6812      	ldr	r2, [r2, #0]
 8003e18:	601a      	str	r2, [r3, #0]
  }
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr

08003e26 <_ZN8PUTM_CAN6DeviceINS_7TC_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b082      	sub	sp, #8
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
 8003e2e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	7993      	ldrb	r3, [r2, #6]
 8003e34:	f043 0301 	orr.w	r3, r3, #1
 8003e38:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	1dd8      	adds	r0, r3, #7
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	331c      	adds	r3, #28
 8003e42:	2208      	movs	r2, #8
 8003e44:	4619      	mov	r1, r3
 8003e46:	f004 fc1d 	bl	8008684 <memcpy>
  }
 8003e4a:	bf00      	nop
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <_ZN8PUTM_CAN6DeviceINS_20Steering_Wheel_eventEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	7993      	ldrb	r3, [r2, #6]
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	1dd8      	adds	r0, r3, #7
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	331c      	adds	r3, #28
 8003e6e:	2203      	movs	r2, #3
 8003e70:	4619      	mov	r1, r3
 8003e72:	f004 fc07 	bl	8008684 <memcpy>
  }
 8003e76:	bf00      	nop
 8003e78:	3708      	adds	r7, #8
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <_ZN8PUTM_CAN6DeviceINS_19Steering_Wheel_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b082      	sub	sp, #8
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
 8003e86:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	7993      	ldrb	r3, [r2, #6]
 8003e8c:	f043 0301 	orr.w	r3, r3, #1
 8003e90:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	1dd8      	adds	r0, r3, #7
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	331c      	adds	r3, #28
 8003e9a:	2203      	movs	r2, #3
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	f004 fbf1 	bl	8008684 <memcpy>
  }
 8003ea2:	bf00      	nop
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <_ZN8PUTM_CAN6DeviceINS_7SF_NUCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
 8003eb2:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	7993      	ldrb	r3, [r2, #6]
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	3307      	adds	r3, #7
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	321c      	adds	r2, #28
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	601a      	str	r2, [r3, #0]
  }
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <_ZN8PUTM_CAN6DeviceINS_5SF_WSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b082      	sub	sp, #8
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
 8003ede:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	7993      	ldrb	r3, [r2, #6]
 8003ee4:	f043 0301 	orr.w	r3, r3, #1
 8003ee8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	1dd8      	adds	r0, r3, #7
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	331c      	adds	r3, #28
 8003ef2:	2208      	movs	r2, #8
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	f004 fbc5 	bl	8008684 <memcpy>
  }
 8003efa:	bf00      	nop
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <_ZN8PUTM_CAN6DeviceINS_5SF_DVEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	7993      	ldrb	r3, [r2, #6]
 8003f10:	f043 0301 	orr.w	r3, r3, #1
 8003f14:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	1dd8      	adds	r0, r3, #7
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	331c      	adds	r3, #28
 8003f1e:	2208      	movs	r2, #8
 8003f20:	4619      	mov	r1, r3
 8003f22:	f004 fbaf 	bl	8008684 <memcpy>
  }
 8003f26:	bf00      	nop
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <_ZN8PUTM_CAN6DeviceINS_20SF_CoolingAndVSafetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	7993      	ldrb	r3, [r2, #6]
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	1dd8      	adds	r0, r3, #7
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	331c      	adds	r3, #28
 8003f4a:	2208      	movs	r2, #8
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	f004 fb99 	bl	8008684 <memcpy>
  }
 8003f52:	bf00      	nop
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <_ZN8PUTM_CAN6DeviceINS_11SF_FrontBoxEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b082      	sub	sp, #8
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
 8003f62:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	7993      	ldrb	r3, [r2, #6]
 8003f68:	f043 0301 	orr.w	r3, r3, #1
 8003f6c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	1dd8      	adds	r0, r3, #7
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	331c      	adds	r3, #28
 8003f76:	2208      	movs	r2, #8
 8003f78:	4619      	mov	r1, r3
 8003f7a:	f004 fb83 	bl	8008684 <memcpy>
  }
 8003f7e:	bf00      	nop
 8003f80:	3708      	adds	r7, #8
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <_ZN8PUTM_CAN6DeviceINS_7SF_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b082      	sub	sp, #8
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
 8003f8e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	7993      	ldrb	r3, [r2, #6]
 8003f94:	f043 0301 	orr.w	r3, r3, #1
 8003f98:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	1dd8      	adds	r0, r3, #7
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	331c      	adds	r3, #28
 8003fa2:	2203      	movs	r2, #3
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	f004 fb6d 	bl	8008684 <memcpy>
  }
 8003faa:	bf00      	nop
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <_ZN8PUTM_CAN6DeviceINS_9SF_safetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
 8003fba:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	7993      	ldrb	r3, [r2, #6]
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	1dd8      	adds	r0, r3, #7
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	331c      	adds	r3, #28
 8003fce:	2205      	movs	r2, #5
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	f004 fb57 	bl	8008684 <memcpy>
  }
 8003fd6:	bf00      	nop
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_PassEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	7993      	ldrb	r3, [r2, #6]
 8003fec:	f043 0301 	orr.w	r3, r3, #1
 8003ff0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3307      	adds	r3, #7
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	321c      	adds	r2, #28
 8003ffa:	8812      	ldrh	r2, [r2, #0]
 8003ffc:	b292      	uxth	r2, r2
 8003ffe:	801a      	strh	r2, [r3, #0]
  }
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	7993      	ldrb	r3, [r2, #6]
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	3307      	adds	r3, #7
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	321c      	adds	r2, #28
 8004028:	7812      	ldrb	r2, [r2, #0]
 800402a:	701a      	strb	r2, [r3, #0]
  }
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <_ZN8PUTM_CAN6DeviceINS_17Dash_lap_finishedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	7993      	ldrb	r3, [r2, #6]
 8004046:	f043 0301 	orr.w	r3, r3, #1
 800404a:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3307      	adds	r3, #7
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	321c      	adds	r2, #28
 8004054:	6812      	ldr	r2, [r2, #0]
 8004056:	601a      	str	r2, [r3, #0]
  }
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <_ZN8PUTM_CAN6DeviceINS_27Dash_steering_wheel_requestEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
    new_data = true;
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	7993      	ldrb	r3, [r2, #6]
 8004072:	f043 0301 	orr.w	r3, r3, #1
 8004076:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3307      	adds	r3, #7
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	321c      	adds	r2, #28
 8004080:	7812      	ldrb	r2, [r2, #0]
 8004082:	701a      	strb	r2, [r3, #0]
  }
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <_ZN8PUTM_CAN6DeviceINS_26Dash_Smart_Fuses_FAN_speedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
    new_data = true;
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	7993      	ldrb	r3, [r2, #6]
 800409e:	f043 0301 	orr.w	r3, r3, #1
 80040a2:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3307      	adds	r3, #7
 80040a8:	683a      	ldr	r2, [r7, #0]
 80040aa:	321c      	adds	r2, #28
 80040ac:	8812      	ldrh	r2, [r2, #0]
 80040ae:	b292      	uxth	r2, r2
 80040b0:	801a      	strh	r2, [r3, #0]
  }
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr

080040be <_ZN8PUTM_CAN6DeviceINS_8Dash_TCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80040be:	b580      	push	{r7, lr}
 80040c0:	b082      	sub	sp, #8
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
 80040c6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	7993      	ldrb	r3, [r2, #6]
 80040cc:	f043 0301 	orr.w	r3, r3, #1
 80040d0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	1dd8      	adds	r0, r3, #7
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	331c      	adds	r3, #28
 80040da:	2208      	movs	r2, #8
 80040dc:	4619      	mov	r1, r3
 80040de:	f004 fad1 	bl	8008684 <memcpy>
  }
 80040e2:	bf00      	nop
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}

080040ea <_ZN8PUTM_CAN6DeviceINS_9Dash_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80040ea:	b480      	push	{r7}
 80040ec:	b083      	sub	sp, #12
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
 80040f2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	7993      	ldrb	r3, [r2, #6]
 80040f8:	f043 0301 	orr.w	r3, r3, #1
 80040fc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3307      	adds	r3, #7
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	321c      	adds	r2, #28
 8004106:	7812      	ldrb	r2, [r2, #0]
 8004108:	701a      	strb	r2, [r3, #0]
  }
 800410a:	bf00      	nop
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr

08004116 <_ZN8PUTM_CAN6DeviceINS_18BMS_LV_temperatureEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
 800411e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	7993      	ldrb	r3, [r2, #6]
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	1dd8      	adds	r0, r3, #7
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	331c      	adds	r3, #28
 8004132:	2208      	movs	r2, #8
 8004134:	4619      	mov	r1, r3
 8004136:	f004 faa5 	bl	8008684 <memcpy>
  }
 800413a:	bf00      	nop
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}

08004142 <_ZN8PUTM_CAN6DeviceINS_11BMS_LV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004142:	b580      	push	{r7, lr}
 8004144:	b082      	sub	sp, #8
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
 800414a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	7993      	ldrb	r3, [r2, #6]
 8004150:	f043 0301 	orr.w	r3, r3, #1
 8004154:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	1dd8      	adds	r0, r3, #7
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	331c      	adds	r3, #28
 800415e:	2206      	movs	r2, #6
 8004160:	4619      	mov	r1, r3
 8004162:	f004 fa8f 	bl	8008684 <memcpy>
  }
 8004166:	bf00      	nop
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <_ZN8PUTM_CAN6DeviceINS_11BMS_HV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800416e:	b580      	push	{r7, lr}
 8004170:	b082      	sub	sp, #8
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
 8004176:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	7993      	ldrb	r3, [r2, #6]
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	1dd8      	adds	r0, r3, #7
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	331c      	adds	r3, #28
 800418a:	2208      	movs	r2, #8
 800418c:	4619      	mov	r1, r3
 800418e:	f004 fa79 	bl	8008684 <memcpy>
  }
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <_ZN8PUTM_CAN6DeviceINS_12AQ_ts_buttonEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
 80041a2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	7993      	ldrb	r3, [r2, #6]
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	3307      	adds	r3, #7
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	321c      	adds	r2, #28
 80041b6:	7812      	ldrb	r2, [r2, #0]
 80041b8:	701a      	strb	r2, [r3, #0]
  }
 80041ba:	bf00      	nop
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <_ZN8PUTM_CAN6DeviceINS_12AQ_gyroscopeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
 80041ce:	6039      	str	r1, [r7, #0]
    new_data = true;
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	7993      	ldrb	r3, [r2, #6]
 80041d4:	f043 0301 	orr.w	r3, r3, #1
 80041d8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	1dd8      	adds	r0, r3, #7
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	331c      	adds	r3, #28
 80041e2:	2206      	movs	r2, #6
 80041e4:	4619      	mov	r1, r3
 80041e6:	f004 fa4d 	bl	8008684 <memcpy>
  }
 80041ea:	bf00      	nop
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <_ZN8PUTM_CAN6DeviceINS_15AQ_accelerationEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b082      	sub	sp, #8
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
 80041fa:	6039      	str	r1, [r7, #0]
    new_data = true;
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	7993      	ldrb	r3, [r2, #6]
 8004200:	f043 0301 	orr.w	r3, r3, #1
 8004204:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	1dd8      	adds	r0, r3, #7
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	331c      	adds	r3, #28
 800420e:	2206      	movs	r2, #6
 8004210:	4619      	mov	r1, r3
 8004212:	f004 fa37 	bl	8008684 <memcpy>
  }
 8004216:	bf00      	nop
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <_ZN8PUTM_CAN6DeviceINS_7AQ_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	7993      	ldrb	r3, [r2, #6]
 800422c:	f043 0301 	orr.w	r3, r3, #1
 8004230:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	1dd8      	adds	r0, r3, #7
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	331c      	adds	r3, #28
 800423a:	2208      	movs	r2, #8
 800423c:	4619      	mov	r1, r3
 800423e:	f004 fa21 	bl	8008684 <memcpy>
  }
 8004242:	bf00      	nop
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <_ZN8PUTM_CAN6DeviceINS_9Apps_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800424a:	b580      	push	{r7, lr}
 800424c:	b082      	sub	sp, #8
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
 8004252:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	7993      	ldrb	r3, [r2, #6]
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	1dd8      	adds	r0, r3, #7
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	331c      	adds	r3, #28
 8004266:	2205      	movs	r2, #5
 8004268:	4619      	mov	r1, r3
 800426a:	f004 fa0b 	bl	8008684 <memcpy>
  }
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 8004276:	b580      	push	{r7, lr}
 8004278:	af00      	add	r7, sp, #0
 800427a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800427e:	2001      	movs	r0, #1
 8004280:	f7ff fc6a 	bl	8003b58 <_Z41__static_initialization_and_destruction_0ii>
 8004284:	bd80      	pop	{r7, pc}

08004286 <_GLOBAL__sub_D__ZN8PUTM_CAN3canE>:
 8004286:	b580      	push	{r7, lr}
 8004288:	af00      	add	r7, sp, #0
 800428a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800428e:	2000      	movs	r0, #0
 8004290:	f7ff fc62 	bl	8003b58 <_Z41__static_initialization_and_destruction_0ii>
 8004294:	bd80      	pop	{r7, pc}
	...

08004298 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800429c:	4b26      	ldr	r3, [pc, #152]	; (8004338 <MX_SPI1_Init+0xa0>)
 800429e:	4a27      	ldr	r2, [pc, #156]	; (800433c <MX_SPI1_Init+0xa4>)
 80042a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042a2:	4b25      	ldr	r3, [pc, #148]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80042a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80042aa:	4b23      	ldr	r3, [pc, #140]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80042b0:	4b21      	ldr	r3, [pc, #132]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042b2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80042b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80042b8:	4b1f      	ldr	r3, [pc, #124]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042be:	4b1e      	ldr	r3, [pc, #120]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80042c4:	4b1c      	ldr	r3, [pc, #112]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80042cc:	4b1a      	ldr	r3, [pc, #104]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042ce:	2218      	movs	r2, #24
 80042d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042d2:	4b19      	ldr	r3, [pc, #100]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042d8:	4b17      	ldr	r3, [pc, #92]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042da:	2200      	movs	r2, #0
 80042dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042de:	4b16      	ldr	r3, [pc, #88]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80042e4:	4b14      	ldr	r3, [pc, #80]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042e6:	2207      	movs	r2, #7
 80042e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80042ea:	4b13      	ldr	r3, [pc, #76]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80042f0:	4b11      	ldr	r3, [pc, #68]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80042f6:	4810      	ldr	r0, [pc, #64]	; (8004338 <MX_SPI1_Init+0xa0>)
 80042f8:	f004 f8ba 	bl	8008470 <HAL_SPI_Init>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004302:	f7ff f9bb 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  SET_BIT((&hspi1)->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004306:	4b0c      	ldr	r3, [pc, #48]	; (8004338 <MX_SPI1_Init+0xa0>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	4b0a      	ldr	r3, [pc, #40]	; (8004338 <MX_SPI1_Init+0xa0>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004314:	605a      	str	r2, [r3, #4]
  if (((&hspi1)->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE) __HAL_SPI_ENABLE(&hspi1);
 8004316:	4b08      	ldr	r3, [pc, #32]	; (8004338 <MX_SPI1_Init+0xa0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004320:	2b40      	cmp	r3, #64	; 0x40
 8004322:	d007      	beq.n	8004334 <MX_SPI1_Init+0x9c>
 8004324:	4b04      	ldr	r3, [pc, #16]	; (8004338 <MX_SPI1_Init+0xa0>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	4b03      	ldr	r3, [pc, #12]	; (8004338 <MX_SPI1_Init+0xa0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004332:	601a      	str	r2, [r3, #0]

  /* USER CODE END SPI1_Init 2 */

}
 8004334:	bf00      	nop
 8004336:	bd80      	pop	{r7, pc}
 8004338:	20000674 	.word	0x20000674
 800433c:	40013000 	.word	0x40013000

08004340 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08a      	sub	sp, #40	; 0x28
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004348:	f107 0314 	add.w	r3, r7, #20
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	605a      	str	r2, [r3, #4]
 8004352:	609a      	str	r2, [r3, #8]
 8004354:	60da      	str	r2, [r3, #12]
 8004356:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a17      	ldr	r2, [pc, #92]	; (80043bc <HAL_SPI_MspInit+0x7c>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d128      	bne.n	80043b4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004362:	4b17      	ldr	r3, [pc, #92]	; (80043c0 <HAL_SPI_MspInit+0x80>)
 8004364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004366:	4a16      	ldr	r2, [pc, #88]	; (80043c0 <HAL_SPI_MspInit+0x80>)
 8004368:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800436c:	6613      	str	r3, [r2, #96]	; 0x60
 800436e:	4b14      	ldr	r3, [pc, #80]	; (80043c0 <HAL_SPI_MspInit+0x80>)
 8004370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004372:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004376:	613b      	str	r3, [r7, #16]
 8004378:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800437a:	4b11      	ldr	r3, [pc, #68]	; (80043c0 <HAL_SPI_MspInit+0x80>)
 800437c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800437e:	4a10      	ldr	r2, [pc, #64]	; (80043c0 <HAL_SPI_MspInit+0x80>)
 8004380:	f043 0301 	orr.w	r3, r3, #1
 8004384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004386:	4b0e      	ldr	r3, [pc, #56]	; (80043c0 <HAL_SPI_MspInit+0x80>)
 8004388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	60fb      	str	r3, [r7, #12]
 8004390:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004392:	23e0      	movs	r3, #224	; 0xe0
 8004394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004396:	2302      	movs	r3, #2
 8004398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800439a:	2302      	movs	r3, #2
 800439c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800439e:	2303      	movs	r3, #3
 80043a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043a2:	2305      	movs	r3, #5
 80043a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043a6:	f107 0314 	add.w	r3, r7, #20
 80043aa:	4619      	mov	r1, r3
 80043ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043b0:	f002 f982 	bl	80066b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80043b4:	bf00      	nop
 80043b6:	3728      	adds	r7, #40	; 0x28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	40013000 	.word	0x40013000
 80043c0:	40021000 	.word	0x40021000

080043c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043ca:	4b0f      	ldr	r3, [pc, #60]	; (8004408 <HAL_MspInit+0x44>)
 80043cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ce:	4a0e      	ldr	r2, [pc, #56]	; (8004408 <HAL_MspInit+0x44>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	6613      	str	r3, [r2, #96]	; 0x60
 80043d6:	4b0c      	ldr	r3, [pc, #48]	; (8004408 <HAL_MspInit+0x44>)
 80043d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	607b      	str	r3, [r7, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043e2:	4b09      	ldr	r3, [pc, #36]	; (8004408 <HAL_MspInit+0x44>)
 80043e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e6:	4a08      	ldr	r2, [pc, #32]	; (8004408 <HAL_MspInit+0x44>)
 80043e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ec:	6593      	str	r3, [r2, #88]	; 0x58
 80043ee:	4b06      	ldr	r3, [pc, #24]	; (8004408 <HAL_MspInit+0x44>)
 80043f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f6:	603b      	str	r3, [r7, #0]
 80043f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	40021000 	.word	0x40021000

0800440c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004410:	e7fe      	b.n	8004410 <NMI_Handler+0x4>

08004412 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004412:	b480      	push	{r7}
 8004414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004416:	e7fe      	b.n	8004416 <HardFault_Handler+0x4>

08004418 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800441c:	e7fe      	b.n	800441c <MemManage_Handler+0x4>

0800441e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800441e:	b480      	push	{r7}
 8004420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004422:	e7fe      	b.n	8004422 <BusFault_Handler+0x4>

08004424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004428:	e7fe      	b.n	8004428 <UsageFault_Handler+0x4>

0800442a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800442a:	b480      	push	{r7}
 800442c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800442e:	bf00      	nop
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800443c:	bf00      	nop
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004446:	b480      	push	{r7}
 8004448:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800444a:	bf00      	nop
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004458:	f000 f9d4 	bl	8004804 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800445c:	bf00      	nop
 800445e:	bd80      	pop	{r7, pc}

08004460 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004464:	4802      	ldr	r0, [pc, #8]	; (8004470 <CAN1_RX0_IRQHandler+0x10>)
 8004466:	f001 fde5 	bl	8006034 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800446a:	bf00      	nop
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20000308 	.word	0x20000308

08004474 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004478:	4802      	ldr	r0, [pc, #8]	; (8004484 <CAN1_RX1_IRQHandler+0x10>)
 800447a:	f001 fddb 	bl	8006034 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800447e:	bf00      	nop
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	20000308 	.word	0x20000308

08004488 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004488:	b480      	push	{r7}
 800448a:	af00      	add	r7, sp, #0
	return 1;
 800448c:	2301      	movs	r3, #1
}
 800448e:	4618      	mov	r0, r3
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <_kill>:

int _kill(int pid, int sig)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80044a2:	f004 f8ab 	bl	80085fc <__errno>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2216      	movs	r2, #22
 80044aa:	601a      	str	r2, [r3, #0]
	return -1;
 80044ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3708      	adds	r7, #8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <_exit>:

void _exit (int status)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80044c0:	f04f 31ff 	mov.w	r1, #4294967295
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f7ff ffe7 	bl	8004498 <_kill>
	while (1) {}		/* Make sure we hang here */
 80044ca:	e7fe      	b.n	80044ca <_exit+0x12>

080044cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]
 80044dc:	e00a      	b.n	80044f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80044de:	f3af 8000 	nop.w
 80044e2:	4601      	mov	r1, r0
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	1c5a      	adds	r2, r3, #1
 80044e8:	60ba      	str	r2, [r7, #8]
 80044ea:	b2ca      	uxtb	r2, r1
 80044ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	3301      	adds	r3, #1
 80044f2:	617b      	str	r3, [r7, #20]
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	dbf0      	blt.n	80044de <_read+0x12>
	}

return len;
 80044fc:	687b      	ldr	r3, [r7, #4]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3718      	adds	r7, #24
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b086      	sub	sp, #24
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004512:	2300      	movs	r3, #0
 8004514:	617b      	str	r3, [r7, #20]
 8004516:	e009      	b.n	800452c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	1c5a      	adds	r2, r3, #1
 800451c:	60ba      	str	r2, [r7, #8]
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	4618      	mov	r0, r3
 8004522:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	3301      	adds	r3, #1
 800452a:	617b      	str	r3, [r7, #20]
 800452c:	697a      	ldr	r2, [r7, #20]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	429a      	cmp	r2, r3
 8004532:	dbf1      	blt.n	8004518 <_write+0x12>
	}
	return len;
 8004534:	687b      	ldr	r3, [r7, #4]
}
 8004536:	4618      	mov	r0, r3
 8004538:	3718      	adds	r7, #24
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <_close>:

int _close(int file)
{
 800453e:	b480      	push	{r7}
 8004540:	b083      	sub	sp, #12
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
	return -1;
 8004546:	f04f 33ff 	mov.w	r3, #4294967295
}
 800454a:	4618      	mov	r0, r3
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr

08004556 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004556:	b480      	push	{r7}
 8004558:	b083      	sub	sp, #12
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
 800455e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004566:	605a      	str	r2, [r3, #4]
	return 0;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <_isatty>:

int _isatty(int file)
{
 8004576:	b480      	push	{r7}
 8004578:	b083      	sub	sp, #12
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
	return 1;
 800457e:	2301      	movs	r3, #1
}
 8004580:	4618      	mov	r0, r3
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
	return 0;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3714      	adds	r7, #20
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
	...

080045a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80045b0:	4a14      	ldr	r2, [pc, #80]	; (8004604 <_sbrk+0x5c>)
 80045b2:	4b15      	ldr	r3, [pc, #84]	; (8004608 <_sbrk+0x60>)
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80045bc:	4b13      	ldr	r3, [pc, #76]	; (800460c <_sbrk+0x64>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d102      	bne.n	80045ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80045c4:	4b11      	ldr	r3, [pc, #68]	; (800460c <_sbrk+0x64>)
 80045c6:	4a12      	ldr	r2, [pc, #72]	; (8004610 <_sbrk+0x68>)
 80045c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80045ca:	4b10      	ldr	r3, [pc, #64]	; (800460c <_sbrk+0x64>)
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4413      	add	r3, r2
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d207      	bcs.n	80045e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80045d8:	f004 f810 	bl	80085fc <__errno>
 80045dc:	4603      	mov	r3, r0
 80045de:	220c      	movs	r2, #12
 80045e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80045e2:	f04f 33ff 	mov.w	r3, #4294967295
 80045e6:	e009      	b.n	80045fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80045e8:	4b08      	ldr	r3, [pc, #32]	; (800460c <_sbrk+0x64>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80045ee:	4b07      	ldr	r3, [pc, #28]	; (800460c <_sbrk+0x64>)
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4413      	add	r3, r2
 80045f6:	4a05      	ldr	r2, [pc, #20]	; (800460c <_sbrk+0x64>)
 80045f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045fa:	68fb      	ldr	r3, [r7, #12]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	20050000 	.word	0x20050000
 8004608:	00000400 	.word	0x00000400
 800460c:	200006d8 	.word	0x200006d8
 8004610:	200006f0 	.word	0x200006f0

08004614 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004614:	b480      	push	{r7}
 8004616:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004618:	4b06      	ldr	r3, [pc, #24]	; (8004634 <SystemInit+0x20>)
 800461a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800461e:	4a05      	ldr	r2, [pc, #20]	; (8004634 <SystemInit+0x20>)
 8004620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004628:	bf00      	nop
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	e000ed00 	.word	0xe000ed00

08004638 <_ZN5TimerC1Ev>:
 *      Author: pile
 */

#include "timer.h"

Timer::Timer()
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	605a      	str	r2, [r3, #4]
{
	this->start_time = HAL_GetTick();
 8004646:	f000 f8f1 	bl	800482c <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	601a      	str	r2, [r3, #0]
}
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4618      	mov	r0, r3
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <_ZN5TimerC1Em>:

Timer::Timer(uint32_t timeout) : timeout(timeout)
 800465a:	b580      	push	{r7, lr}
 800465c:	b082      	sub	sp, #8
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
 8004662:	6039      	str	r1, [r7, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	605a      	str	r2, [r3, #4]
{
	this->start_time = HAL_GetTick();
 800466a:	f000 f8df 	bl	800482c <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	601a      	str	r2, [r3, #0]
}
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4618      	mov	r0, r3
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <_ZN5Timer10setTimeOutEm>:

void Timer::setTimeOut(uint32_t timeout)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	6039      	str	r1, [r7, #0]
	this->timeout = timeout;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	683a      	ldr	r2, [r7, #0]
 800468c:	605a      	str	r2, [r3, #4]
}
 800468e:	bf00      	nop
 8004690:	370c      	adds	r7, #12
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr

0800469a <_ZN5Timer7restartEv>:

void Timer::restart()
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b082      	sub	sp, #8
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
	this->start_time = HAL_GetTick();
 80046a2:	f000 f8c3 	bl	800482c <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	601a      	str	r2, [r3, #0]
}
 80046ac:	bf00      	nop
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <_ZN5Timer23checkIfTimedOutAndResetEv>:

bool Timer::checkIfTimedOutAndReset()
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	if(this->getPassedTime() >= this->timeout)
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f814 	bl	80046ea <_ZN5Timer13getPassedTimeEv>
 80046c2:	4602      	mov	r2, r0
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	bf2c      	ite	cs
 80046cc:	2301      	movcs	r3, #1
 80046ce:	2300      	movcc	r3, #0
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d004      	beq.n	80046e0 <_ZN5Timer23checkIfTimedOutAndResetEv+0x2c>
	{
		this->restart();
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7ff ffdf 	bl	800469a <_ZN5Timer7restartEv>
		return true;
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <_ZN5Timer23checkIfTimedOutAndResetEv+0x2e>
	}

	return false;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <_ZN5Timer13getPassedTimeEv>:

uint32_t Timer::getPassedTime()
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b082      	sub	sp, #8
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
	return HAL_GetTick() - this->start_time;
 80046f2:	f000 f89b 	bl	800482c <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	1ad3      	subs	r3, r2, r3
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3708      	adds	r7, #8
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
	...

08004708 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004708:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004740 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800470c:	f7ff ff82 	bl	8004614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004710:	480c      	ldr	r0, [pc, #48]	; (8004744 <LoopForever+0x6>)
  ldr r1, =_edata
 8004712:	490d      	ldr	r1, [pc, #52]	; (8004748 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004714:	4a0d      	ldr	r2, [pc, #52]	; (800474c <LoopForever+0xe>)
  movs r3, #0
 8004716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004718:	e002      	b.n	8004720 <LoopCopyDataInit>

0800471a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800471a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800471c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800471e:	3304      	adds	r3, #4

08004720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004724:	d3f9      	bcc.n	800471a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004726:	4a0a      	ldr	r2, [pc, #40]	; (8004750 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004728:	4c0a      	ldr	r4, [pc, #40]	; (8004754 <LoopForever+0x16>)
  movs r3, #0
 800472a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800472c:	e001      	b.n	8004732 <LoopFillZerobss>

0800472e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800472e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004730:	3204      	adds	r2, #4

08004732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004734:	d3fb      	bcc.n	800472e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004736:	f003 ff79 	bl	800862c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800473a:	f7fe f837 	bl	80027ac <main>

0800473e <LoopForever>:

LoopForever:
    b LoopForever
 800473e:	e7fe      	b.n	800473e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004740:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004748:	20000284 	.word	0x20000284
  ldr r2, =_sidata
 800474c:	08009a80 	.word	0x08009a80
  ldr r2, =_sbss
 8004750:	20000284 	.word	0x20000284
  ldr r4, =_ebss
 8004754:	200006f0 	.word	0x200006f0

08004758 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004758:	e7fe      	b.n	8004758 <ADC1_2_IRQHandler>

0800475a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004764:	2003      	movs	r0, #3
 8004766:	f001 ff65 	bl	8006634 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800476a:	200f      	movs	r0, #15
 800476c:	f000 f80e 	bl	800478c <HAL_InitTick>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	71fb      	strb	r3, [r7, #7]
 800477a:	e001      	b.n	8004780 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800477c:	f7ff fe22 	bl	80043c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004780:	79fb      	ldrb	r3, [r7, #7]
}
 8004782:	4618      	mov	r0, r3
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
	...

0800478c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004794:	2300      	movs	r3, #0
 8004796:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004798:	4b17      	ldr	r3, [pc, #92]	; (80047f8 <HAL_InitTick+0x6c>)
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d023      	beq.n	80047e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80047a0:	4b16      	ldr	r3, [pc, #88]	; (80047fc <HAL_InitTick+0x70>)
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	4b14      	ldr	r3, [pc, #80]	; (80047f8 <HAL_InitTick+0x6c>)
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	4619      	mov	r1, r3
 80047aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80047b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b6:	4618      	mov	r0, r3
 80047b8:	f001 ff71 	bl	800669e <HAL_SYSTICK_Config>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10f      	bne.n	80047e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b0f      	cmp	r3, #15
 80047c6:	d809      	bhi.n	80047dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047c8:	2200      	movs	r2, #0
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	f04f 30ff 	mov.w	r0, #4294967295
 80047d0:	f001 ff3b 	bl	800664a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80047d4:	4a0a      	ldr	r2, [pc, #40]	; (8004800 <HAL_InitTick+0x74>)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6013      	str	r3, [r2, #0]
 80047da:	e007      	b.n	80047ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	73fb      	strb	r3, [r7, #15]
 80047e0:	e004      	b.n	80047ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	73fb      	strb	r3, [r7, #15]
 80047e6:	e001      	b.n	80047ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	2000021c 	.word	0x2000021c
 80047fc:	20000214 	.word	0x20000214
 8004800:	20000218 	.word	0x20000218

08004804 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004808:	4b06      	ldr	r3, [pc, #24]	; (8004824 <HAL_IncTick+0x20>)
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	461a      	mov	r2, r3
 800480e:	4b06      	ldr	r3, [pc, #24]	; (8004828 <HAL_IncTick+0x24>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4413      	add	r3, r2
 8004814:	4a04      	ldr	r2, [pc, #16]	; (8004828 <HAL_IncTick+0x24>)
 8004816:	6013      	str	r3, [r2, #0]
}
 8004818:	bf00      	nop
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	2000021c 	.word	0x2000021c
 8004828:	200006dc 	.word	0x200006dc

0800482c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0
  return uwTick;
 8004830:	4b03      	ldr	r3, [pc, #12]	; (8004840 <HAL_GetTick+0x14>)
 8004832:	681b      	ldr	r3, [r3, #0]
}
 8004834:	4618      	mov	r0, r3
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	200006dc 	.word	0x200006dc

08004844 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800484c:	f7ff ffee 	bl	800482c <HAL_GetTick>
 8004850:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485c:	d005      	beq.n	800486a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800485e:	4b0a      	ldr	r3, [pc, #40]	; (8004888 <HAL_Delay+0x44>)
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	461a      	mov	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4413      	add	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800486a:	bf00      	nop
 800486c:	f7ff ffde 	bl	800482c <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	429a      	cmp	r2, r3
 800487a:	d8f7      	bhi.n	800486c <HAL_Delay+0x28>
  {
  }
}
 800487c:	bf00      	nop
 800487e:	bf00      	nop
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	2000021c 	.word	0x2000021c

0800488c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	431a      	orrs	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	609a      	str	r2, [r3, #8]
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
 80048ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	431a      	orrs	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	609a      	str	r2, [r3, #8]
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
 8004900:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3360      	adds	r3, #96	; 0x60
 8004906:	461a      	mov	r2, r3
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	4b08      	ldr	r3, [pc, #32]	; (8004938 <LL_ADC_SetOffset+0x44>)
 8004916:	4013      	ands	r3, r2
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	430a      	orrs	r2, r1
 8004922:	4313      	orrs	r3, r2
 8004924:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800492c:	bf00      	nop
 800492e:	371c      	adds	r7, #28
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	03fff000 	.word	0x03fff000

0800493c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	3360      	adds	r3, #96	; 0x60
 800494a:	461a      	mov	r2, r3
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4413      	add	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800495c:	4618      	mov	r0, r3
 800495e:	3714      	adds	r7, #20
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	3360      	adds	r3, #96	; 0x60
 8004978:	461a      	mov	r2, r3
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4413      	add	r3, r2
 8004980:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	431a      	orrs	r2, r3
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004992:	bf00      	nop
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
 80049a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	615a      	str	r2, [r3, #20]
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	3330      	adds	r3, #48	; 0x30
 80049d4:	461a      	mov	r2, r3
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	0a1b      	lsrs	r3, r3, #8
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	f003 030c 	and.w	r3, r3, #12
 80049e0:	4413      	add	r3, r2
 80049e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f003 031f 	and.w	r3, r3, #31
 80049ee:	211f      	movs	r1, #31
 80049f0:	fa01 f303 	lsl.w	r3, r1, r3
 80049f4:	43db      	mvns	r3, r3
 80049f6:	401a      	ands	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	0e9b      	lsrs	r3, r3, #26
 80049fc:	f003 011f 	and.w	r1, r3, #31
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f003 031f 	and.w	r3, r3, #31
 8004a06:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004a10:	bf00      	nop
 8004a12:	371c      	adds	r7, #28
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b087      	sub	sp, #28
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	3314      	adds	r3, #20
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	0e5b      	lsrs	r3, r3, #25
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	4413      	add	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	0d1b      	lsrs	r3, r3, #20
 8004a44:	f003 031f 	and.w	r3, r3, #31
 8004a48:	2107      	movs	r1, #7
 8004a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4e:	43db      	mvns	r3, r3
 8004a50:	401a      	ands	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	0d1b      	lsrs	r3, r3, #20
 8004a56:	f003 031f 	and.w	r3, r3, #31
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a60:	431a      	orrs	r2, r3
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004a66:	bf00      	nop
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
	...

08004a74 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	401a      	ands	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f003 0318 	and.w	r3, r3, #24
 8004a96:	4908      	ldr	r1, [pc, #32]	; (8004ab8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004a98:	40d9      	lsrs	r1, r3
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	400b      	ands	r3, r1
 8004a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004aaa:	bf00      	nop
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	0007ffff 	.word	0x0007ffff

08004abc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004acc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6093      	str	r3, [r2, #8]
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004af0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004af4:	d101      	bne.n	8004afa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004af6:	2301      	movs	r3, #1
 8004af8:	e000      	b.n	8004afc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004b18:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004b1c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b44:	d101      	bne.n	8004b4a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004b46:	2301      	movs	r3, #1
 8004b48:	e000      	b.n	8004b4c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d101      	bne.n	8004b70 <LL_ADC_IsEnabled+0x18>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e000      	b.n	8004b72 <LL_ADC_IsEnabled+0x1a>
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	d101      	bne.n	8004b96 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004b92:	2301      	movs	r3, #1
 8004b94:	e000      	b.n	8004b98 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 0308 	and.w	r3, r3, #8
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d101      	bne.n	8004bbc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e000      	b.n	8004bbe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
	...

08004bcc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004bcc:	b590      	push	{r4, r7, lr}
 8004bce:	b089      	sub	sp, #36	; 0x24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e134      	b.n	8004e50 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d109      	bne.n	8004c08 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f7fb fbc9 	bl	800038c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff ff67 	bl	8004ae0 <LL_ADC_IsDeepPowerDownEnabled>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d004      	beq.n	8004c22 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7ff ff4d 	bl	8004abc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff ff82 	bl	8004b30 <LL_ADC_IsInternalRegulatorEnabled>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d115      	bne.n	8004c5e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7ff ff66 	bl	8004b08 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c3c:	4b86      	ldr	r3, [pc, #536]	; (8004e58 <HAL_ADC_Init+0x28c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	099b      	lsrs	r3, r3, #6
 8004c42:	4a86      	ldr	r2, [pc, #536]	; (8004e5c <HAL_ADC_Init+0x290>)
 8004c44:	fba2 2303 	umull	r2, r3, r2, r3
 8004c48:	099b      	lsrs	r3, r3, #6
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004c50:	e002      	b.n	8004c58 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	3b01      	subs	r3, #1
 8004c56:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1f9      	bne.n	8004c52 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff ff64 	bl	8004b30 <LL_ADC_IsInternalRegulatorEnabled>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10d      	bne.n	8004c8a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c72:	f043 0210 	orr.w	r2, r3, #16
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c7e:	f043 0201 	orr.w	r2, r3, #1
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7ff ff75 	bl	8004b7e <LL_ADC_REG_IsConversionOngoing>
 8004c94:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c9a:	f003 0310 	and.w	r3, r3, #16
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f040 80cd 	bne.w	8004e3e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f040 80c9 	bne.w	8004e3e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004cb4:	f043 0202 	orr.w	r2, r3, #2
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7ff ff49 	bl	8004b58 <LL_ADC_IsEnabled>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d110      	bne.n	8004cee <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ccc:	4864      	ldr	r0, [pc, #400]	; (8004e60 <HAL_ADC_Init+0x294>)
 8004cce:	f7ff ff43 	bl	8004b58 <LL_ADC_IsEnabled>
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	4863      	ldr	r0, [pc, #396]	; (8004e64 <HAL_ADC_Init+0x298>)
 8004cd6:	f7ff ff3f 	bl	8004b58 <LL_ADC_IsEnabled>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	4323      	orrs	r3, r4
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d105      	bne.n	8004cee <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	485f      	ldr	r0, [pc, #380]	; (8004e68 <HAL_ADC_Init+0x29c>)
 8004cea:	f7ff fdcf 	bl	800488c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	7e5b      	ldrb	r3, [r3, #25]
 8004cf2:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004cf8:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004cfe:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004d04:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d0c:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d106      	bne.n	8004d2a <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d20:	3b01      	subs	r3, #1
 8004d22:	045b      	lsls	r3, r3, #17
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d009      	beq.n	8004d46 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d36:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d3e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	4b47      	ldr	r3, [pc, #284]	; (8004e6c <HAL_ADC_Init+0x2a0>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6812      	ldr	r2, [r2, #0]
 8004d54:	69b9      	ldr	r1, [r7, #24]
 8004d56:	430b      	orrs	r3, r1
 8004d58:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7ff ff0d 	bl	8004b7e <LL_ADC_REG_IsConversionOngoing>
 8004d64:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7ff ff1a 	bl	8004ba4 <LL_ADC_INJ_IsConversionOngoing>
 8004d70:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d140      	bne.n	8004dfa <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d13d      	bne.n	8004dfa <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	7e1b      	ldrb	r3, [r3, #24]
 8004d86:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d88:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004d90:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d92:	4313      	orrs	r3, r2
 8004d94:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004da0:	f023 0306 	bic.w	r3, r3, #6
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6812      	ldr	r2, [r2, #0]
 8004da8:	69b9      	ldr	r1, [r7, #24]
 8004daa:	430b      	orrs	r3, r1
 8004dac:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d118      	bne.n	8004dea <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004dc2:	f023 0304 	bic.w	r3, r3, #4
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004dce:	4311      	orrs	r1, r2
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004dd4:	4311      	orrs	r1, r2
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0201 	orr.w	r2, r2, #1
 8004de6:	611a      	str	r2, [r3, #16]
 8004de8:	e007      	b.n	8004dfa <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	691a      	ldr	r2, [r3, #16]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0201 	bic.w	r2, r2, #1
 8004df8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d10c      	bne.n	8004e1c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e08:	f023 010f 	bic.w	r1, r3, #15
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	1e5a      	subs	r2, r3, #1
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	631a      	str	r2, [r3, #48]	; 0x30
 8004e1a:	e007      	b.n	8004e2c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f022 020f 	bic.w	r2, r2, #15
 8004e2a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e30:	f023 0303 	bic.w	r3, r3, #3
 8004e34:	f043 0201 	orr.w	r2, r3, #1
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	659a      	str	r2, [r3, #88]	; 0x58
 8004e3c:	e007      	b.n	8004e4e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e42:	f043 0210 	orr.w	r2, r3, #16
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3724      	adds	r7, #36	; 0x24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd90      	pop	{r4, r7, pc}
 8004e58:	20000214 	.word	0x20000214
 8004e5c:	053e2d63 	.word	0x053e2d63
 8004e60:	50040000 	.word	0x50040000
 8004e64:	50040100 	.word	0x50040100
 8004e68:	50040300 	.word	0x50040300
 8004e6c:	fff0c007 	.word	0xfff0c007

08004e70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b0b6      	sub	sp, #216	; 0xd8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004e80:	2300      	movs	r3, #0
 8004e82:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <HAL_ADC_ConfigChannel+0x22>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e3d5      	b.n	800563e <HAL_ADC_ConfigChannel+0x7ce>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7ff fe6d 	bl	8004b7e <LL_ADC_REG_IsConversionOngoing>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f040 83ba 	bne.w	8005620 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	2b05      	cmp	r3, #5
 8004eb2:	d824      	bhi.n	8004efe <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	3b02      	subs	r3, #2
 8004eba:	2b03      	cmp	r3, #3
 8004ebc:	d81b      	bhi.n	8004ef6 <HAL_ADC_ConfigChannel+0x86>
 8004ebe:	a201      	add	r2, pc, #4	; (adr r2, 8004ec4 <HAL_ADC_ConfigChannel+0x54>)
 8004ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec4:	08004ed5 	.word	0x08004ed5
 8004ec8:	08004edd 	.word	0x08004edd
 8004ecc:	08004ee5 	.word	0x08004ee5
 8004ed0:	08004eed 	.word	0x08004eed
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	220c      	movs	r2, #12
 8004ed8:	605a      	str	r2, [r3, #4]
          break;
 8004eda:	e011      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	2212      	movs	r2, #18
 8004ee0:	605a      	str	r2, [r3, #4]
          break;
 8004ee2:	e00d      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2218      	movs	r2, #24
 8004ee8:	605a      	str	r2, [r3, #4]
          break;
 8004eea:	e009      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ef2:	605a      	str	r2, [r3, #4]
          break;
 8004ef4:	e004      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2206      	movs	r2, #6
 8004efa:	605a      	str	r2, [r3, #4]
          break;
 8004efc:	e000      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004efe:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6818      	ldr	r0, [r3, #0]
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	6859      	ldr	r1, [r3, #4]
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	f7ff fd59 	bl	80049c4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7ff fe31 	bl	8004b7e <LL_ADC_REG_IsConversionOngoing>
 8004f1c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7ff fe3d 	bl	8004ba4 <LL_ADC_INJ_IsConversionOngoing>
 8004f2a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f2e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f040 81c1 	bne.w	80052ba <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f040 81bc 	bne.w	80052ba <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f4a:	d10f      	bne.n	8004f6c <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6818      	ldr	r0, [r3, #0]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2200      	movs	r2, #0
 8004f56:	4619      	mov	r1, r3
 8004f58:	f7ff fd60 	bl	8004a1c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7ff fd1a 	bl	800499e <LL_ADC_SetSamplingTimeCommonConfig>
 8004f6a:	e00e      	b.n	8004f8a <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6818      	ldr	r0, [r3, #0]
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	6819      	ldr	r1, [r3, #0]
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	f7ff fd4f 	bl	8004a1c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2100      	movs	r1, #0
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff fd0a 	bl	800499e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	695a      	ldr	r2, [r3, #20]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	08db      	lsrs	r3, r3, #3
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d00a      	beq.n	8004fc2 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6818      	ldr	r0, [r3, #0]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	6919      	ldr	r1, [r3, #16]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004fbc:	f7ff fc9a 	bl	80048f4 <LL_ADC_SetOffset>
 8004fc0:	e17b      	b.n	80052ba <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2100      	movs	r1, #0
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7ff fcb7 	bl	800493c <LL_ADC_GetOffsetChannel>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d10a      	bne.n	8004fee <HAL_ADC_ConfigChannel+0x17e>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7ff fcac 	bl	800493c <LL_ADC_GetOffsetChannel>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	0e9b      	lsrs	r3, r3, #26
 8004fe8:	f003 021f 	and.w	r2, r3, #31
 8004fec:	e01e      	b.n	800502c <HAL_ADC_ConfigChannel+0x1bc>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff fca1 	bl	800493c <LL_ADC_GetOffsetChannel>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005000:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005004:	fa93 f3a3 	rbit	r3, r3
 8005008:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800500c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005010:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005014:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 800501c:	2320      	movs	r3, #32
 800501e:	e004      	b.n	800502a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8005020:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005024:	fab3 f383 	clz	r3, r3
 8005028:	b2db      	uxtb	r3, r3
 800502a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005034:	2b00      	cmp	r3, #0
 8005036:	d105      	bne.n	8005044 <HAL_ADC_ConfigChannel+0x1d4>
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	0e9b      	lsrs	r3, r3, #26
 800503e:	f003 031f 	and.w	r3, r3, #31
 8005042:	e018      	b.n	8005076 <HAL_ADC_ConfigChannel+0x206>
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005050:	fa93 f3a3 	rbit	r3, r3
 8005054:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005058:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800505c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005060:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8005068:	2320      	movs	r3, #32
 800506a:	e004      	b.n	8005076 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 800506c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005070:	fab3 f383 	clz	r3, r3
 8005074:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005076:	429a      	cmp	r2, r3
 8005078:	d106      	bne.n	8005088 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2200      	movs	r2, #0
 8005080:	2100      	movs	r1, #0
 8005082:	4618      	mov	r0, r3
 8005084:	f7ff fc70 	bl	8004968 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2101      	movs	r1, #1
 800508e:	4618      	mov	r0, r3
 8005090:	f7ff fc54 	bl	800493c <LL_ADC_GetOffsetChannel>
 8005094:	4603      	mov	r3, r0
 8005096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10a      	bne.n	80050b4 <HAL_ADC_ConfigChannel+0x244>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2101      	movs	r1, #1
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7ff fc49 	bl	800493c <LL_ADC_GetOffsetChannel>
 80050aa:	4603      	mov	r3, r0
 80050ac:	0e9b      	lsrs	r3, r3, #26
 80050ae:	f003 021f 	and.w	r2, r3, #31
 80050b2:	e01e      	b.n	80050f2 <HAL_ADC_ConfigChannel+0x282>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2101      	movs	r1, #1
 80050ba:	4618      	mov	r0, r3
 80050bc:	f7ff fc3e 	bl	800493c <LL_ADC_GetOffsetChannel>
 80050c0:	4603      	mov	r3, r0
 80050c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80050ca:	fa93 f3a3 	rbit	r3, r3
 80050ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80050d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80050d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80050da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 80050e2:	2320      	movs	r3, #32
 80050e4:	e004      	b.n	80050f0 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80050e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80050ea:	fab3 f383 	clz	r3, r3
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d105      	bne.n	800510a <HAL_ADC_ConfigChannel+0x29a>
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	0e9b      	lsrs	r3, r3, #26
 8005104:	f003 031f 	and.w	r3, r3, #31
 8005108:	e018      	b.n	800513c <HAL_ADC_ConfigChannel+0x2cc>
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005112:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005116:	fa93 f3a3 	rbit	r3, r3
 800511a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800511e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005122:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005126:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800512e:	2320      	movs	r3, #32
 8005130:	e004      	b.n	800513c <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8005132:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005136:	fab3 f383 	clz	r3, r3
 800513a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800513c:	429a      	cmp	r2, r3
 800513e:	d106      	bne.n	800514e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2200      	movs	r2, #0
 8005146:	2101      	movs	r1, #1
 8005148:	4618      	mov	r0, r3
 800514a:	f7ff fc0d 	bl	8004968 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2102      	movs	r1, #2
 8005154:	4618      	mov	r0, r3
 8005156:	f7ff fbf1 	bl	800493c <LL_ADC_GetOffsetChannel>
 800515a:	4603      	mov	r3, r0
 800515c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10a      	bne.n	800517a <HAL_ADC_ConfigChannel+0x30a>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2102      	movs	r1, #2
 800516a:	4618      	mov	r0, r3
 800516c:	f7ff fbe6 	bl	800493c <LL_ADC_GetOffsetChannel>
 8005170:	4603      	mov	r3, r0
 8005172:	0e9b      	lsrs	r3, r3, #26
 8005174:	f003 021f 	and.w	r2, r3, #31
 8005178:	e01e      	b.n	80051b8 <HAL_ADC_ConfigChannel+0x348>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2102      	movs	r1, #2
 8005180:	4618      	mov	r0, r3
 8005182:	f7ff fbdb 	bl	800493c <LL_ADC_GetOffsetChannel>
 8005186:	4603      	mov	r3, r0
 8005188:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800518c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005190:	fa93 f3a3 	rbit	r3, r3
 8005194:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005198:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800519c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80051a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80051a8:	2320      	movs	r3, #32
 80051aa:	e004      	b.n	80051b6 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80051ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80051b0:	fab3 f383 	clz	r3, r3
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d105      	bne.n	80051d0 <HAL_ADC_ConfigChannel+0x360>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	0e9b      	lsrs	r3, r3, #26
 80051ca:	f003 031f 	and.w	r3, r3, #31
 80051ce:	e016      	b.n	80051fe <HAL_ADC_ConfigChannel+0x38e>
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051dc:	fa93 f3a3 	rbit	r3, r3
 80051e0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80051e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80051e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d101      	bne.n	80051f4 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80051f0:	2320      	movs	r3, #32
 80051f2:	e004      	b.n	80051fe <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80051f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80051f8:	fab3 f383 	clz	r3, r3
 80051fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80051fe:	429a      	cmp	r2, r3
 8005200:	d106      	bne.n	8005210 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2200      	movs	r2, #0
 8005208:	2102      	movs	r1, #2
 800520a:	4618      	mov	r0, r3
 800520c:	f7ff fbac 	bl	8004968 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2103      	movs	r1, #3
 8005216:	4618      	mov	r0, r3
 8005218:	f7ff fb90 	bl	800493c <LL_ADC_GetOffsetChannel>
 800521c:	4603      	mov	r3, r0
 800521e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10a      	bne.n	800523c <HAL_ADC_ConfigChannel+0x3cc>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2103      	movs	r1, #3
 800522c:	4618      	mov	r0, r3
 800522e:	f7ff fb85 	bl	800493c <LL_ADC_GetOffsetChannel>
 8005232:	4603      	mov	r3, r0
 8005234:	0e9b      	lsrs	r3, r3, #26
 8005236:	f003 021f 	and.w	r2, r3, #31
 800523a:	e017      	b.n	800526c <HAL_ADC_ConfigChannel+0x3fc>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2103      	movs	r1, #3
 8005242:	4618      	mov	r0, r3
 8005244:	f7ff fb7a 	bl	800493c <LL_ADC_GetOffsetChannel>
 8005248:	4603      	mov	r3, r0
 800524a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800524c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800524e:	fa93 f3a3 	rbit	r3, r3
 8005252:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005254:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005256:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005258:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800525e:	2320      	movs	r3, #32
 8005260:	e003      	b.n	800526a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8005262:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005264:	fab3 f383 	clz	r3, r3
 8005268:	b2db      	uxtb	r3, r3
 800526a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005274:	2b00      	cmp	r3, #0
 8005276:	d105      	bne.n	8005284 <HAL_ADC_ConfigChannel+0x414>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	0e9b      	lsrs	r3, r3, #26
 800527e:	f003 031f 	and.w	r3, r3, #31
 8005282:	e011      	b.n	80052a8 <HAL_ADC_ConfigChannel+0x438>
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800528a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800528c:	fa93 f3a3 	rbit	r3, r3
 8005290:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005292:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005294:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005296:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005298:	2b00      	cmp	r3, #0
 800529a:	d101      	bne.n	80052a0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800529c:	2320      	movs	r3, #32
 800529e:	e003      	b.n	80052a8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80052a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052a2:	fab3 f383 	clz	r3, r3
 80052a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d106      	bne.n	80052ba <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2200      	movs	r2, #0
 80052b2:	2103      	movs	r1, #3
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff fb57 	bl	8004968 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4618      	mov	r0, r3
 80052c0:	f7ff fc4a 	bl	8004b58 <LL_ADC_IsEnabled>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	f040 8140 	bne.w	800554c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6818      	ldr	r0, [r3, #0]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	6819      	ldr	r1, [r3, #0]
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	461a      	mov	r2, r3
 80052da:	f7ff fbcb 	bl	8004a74 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	4a8f      	ldr	r2, [pc, #572]	; (8005520 <HAL_ADC_ConfigChannel+0x6b0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	f040 8131 	bne.w	800554c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10b      	bne.n	8005312 <HAL_ADC_ConfigChannel+0x4a2>
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	0e9b      	lsrs	r3, r3, #26
 8005300:	3301      	adds	r3, #1
 8005302:	f003 031f 	and.w	r3, r3, #31
 8005306:	2b09      	cmp	r3, #9
 8005308:	bf94      	ite	ls
 800530a:	2301      	movls	r3, #1
 800530c:	2300      	movhi	r3, #0
 800530e:	b2db      	uxtb	r3, r3
 8005310:	e019      	b.n	8005346 <HAL_ADC_ConfigChannel+0x4d6>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005318:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800531a:	fa93 f3a3 	rbit	r3, r3
 800531e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005320:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005322:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005324:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800532a:	2320      	movs	r3, #32
 800532c:	e003      	b.n	8005336 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800532e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005330:	fab3 f383 	clz	r3, r3
 8005334:	b2db      	uxtb	r3, r3
 8005336:	3301      	adds	r3, #1
 8005338:	f003 031f 	and.w	r3, r3, #31
 800533c:	2b09      	cmp	r3, #9
 800533e:	bf94      	ite	ls
 8005340:	2301      	movls	r3, #1
 8005342:	2300      	movhi	r3, #0
 8005344:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005346:	2b00      	cmp	r3, #0
 8005348:	d079      	beq.n	800543e <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005352:	2b00      	cmp	r3, #0
 8005354:	d107      	bne.n	8005366 <HAL_ADC_ConfigChannel+0x4f6>
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	0e9b      	lsrs	r3, r3, #26
 800535c:	3301      	adds	r3, #1
 800535e:	069b      	lsls	r3, r3, #26
 8005360:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005364:	e015      	b.n	8005392 <HAL_ADC_ConfigChannel+0x522>
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800536e:	fa93 f3a3 	rbit	r3, r3
 8005372:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005374:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005376:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005378:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 800537e:	2320      	movs	r3, #32
 8005380:	e003      	b.n	800538a <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8005382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005384:	fab3 f383 	clz	r3, r3
 8005388:	b2db      	uxtb	r3, r3
 800538a:	3301      	adds	r3, #1
 800538c:	069b      	lsls	r3, r3, #26
 800538e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800539a:	2b00      	cmp	r3, #0
 800539c:	d109      	bne.n	80053b2 <HAL_ADC_ConfigChannel+0x542>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	0e9b      	lsrs	r3, r3, #26
 80053a4:	3301      	adds	r3, #1
 80053a6:	f003 031f 	and.w	r3, r3, #31
 80053aa:	2101      	movs	r1, #1
 80053ac:	fa01 f303 	lsl.w	r3, r1, r3
 80053b0:	e017      	b.n	80053e2 <HAL_ADC_ConfigChannel+0x572>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053ba:	fa93 f3a3 	rbit	r3, r3
 80053be:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80053c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053c2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80053c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d101      	bne.n	80053ce <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 80053ca:	2320      	movs	r3, #32
 80053cc:	e003      	b.n	80053d6 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 80053ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053d0:	fab3 f383 	clz	r3, r3
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	3301      	adds	r3, #1
 80053d8:	f003 031f 	and.w	r3, r3, #31
 80053dc:	2101      	movs	r1, #1
 80053de:	fa01 f303 	lsl.w	r3, r1, r3
 80053e2:	ea42 0103 	orr.w	r1, r2, r3
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10a      	bne.n	8005408 <HAL_ADC_ConfigChannel+0x598>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	0e9b      	lsrs	r3, r3, #26
 80053f8:	3301      	adds	r3, #1
 80053fa:	f003 021f 	and.w	r2, r3, #31
 80053fe:	4613      	mov	r3, r2
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	4413      	add	r3, r2
 8005404:	051b      	lsls	r3, r3, #20
 8005406:	e018      	b.n	800543a <HAL_ADC_ConfigChannel+0x5ca>
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800540e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005410:	fa93 f3a3 	rbit	r3, r3
 8005414:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005418:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800541a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800541c:	2b00      	cmp	r3, #0
 800541e:	d101      	bne.n	8005424 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8005420:	2320      	movs	r3, #32
 8005422:	e003      	b.n	800542c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8005424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005426:	fab3 f383 	clz	r3, r3
 800542a:	b2db      	uxtb	r3, r3
 800542c:	3301      	adds	r3, #1
 800542e:	f003 021f 	and.w	r2, r3, #31
 8005432:	4613      	mov	r3, r2
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	4413      	add	r3, r2
 8005438:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800543a:	430b      	orrs	r3, r1
 800543c:	e081      	b.n	8005542 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005446:	2b00      	cmp	r3, #0
 8005448:	d107      	bne.n	800545a <HAL_ADC_ConfigChannel+0x5ea>
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	0e9b      	lsrs	r3, r3, #26
 8005450:	3301      	adds	r3, #1
 8005452:	069b      	lsls	r3, r3, #26
 8005454:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005458:	e015      	b.n	8005486 <HAL_ADC_ConfigChannel+0x616>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005462:	fa93 f3a3 	rbit	r3, r3
 8005466:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800546c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8005472:	2320      	movs	r3, #32
 8005474:	e003      	b.n	800547e <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8005476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005478:	fab3 f383 	clz	r3, r3
 800547c:	b2db      	uxtb	r3, r3
 800547e:	3301      	adds	r3, #1
 8005480:	069b      	lsls	r3, r3, #26
 8005482:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800548e:	2b00      	cmp	r3, #0
 8005490:	d109      	bne.n	80054a6 <HAL_ADC_ConfigChannel+0x636>
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	0e9b      	lsrs	r3, r3, #26
 8005498:	3301      	adds	r3, #1
 800549a:	f003 031f 	and.w	r3, r3, #31
 800549e:	2101      	movs	r1, #1
 80054a0:	fa01 f303 	lsl.w	r3, r1, r3
 80054a4:	e017      	b.n	80054d6 <HAL_ADC_ConfigChannel+0x666>
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ac:	6a3b      	ldr	r3, [r7, #32]
 80054ae:	fa93 f3a3 	rbit	r3, r3
 80054b2:	61fb      	str	r3, [r7, #28]
  return result;
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80054be:	2320      	movs	r3, #32
 80054c0:	e003      	b.n	80054ca <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	fab3 f383 	clz	r3, r3
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	3301      	adds	r3, #1
 80054cc:	f003 031f 	and.w	r3, r3, #31
 80054d0:	2101      	movs	r1, #1
 80054d2:	fa01 f303 	lsl.w	r3, r1, r3
 80054d6:	ea42 0103 	orr.w	r1, r2, r3
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10d      	bne.n	8005502 <HAL_ADC_ConfigChannel+0x692>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	0e9b      	lsrs	r3, r3, #26
 80054ec:	3301      	adds	r3, #1
 80054ee:	f003 021f 	and.w	r2, r3, #31
 80054f2:	4613      	mov	r3, r2
 80054f4:	005b      	lsls	r3, r3, #1
 80054f6:	4413      	add	r3, r2
 80054f8:	3b1e      	subs	r3, #30
 80054fa:	051b      	lsls	r3, r3, #20
 80054fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005500:	e01e      	b.n	8005540 <HAL_ADC_ConfigChannel+0x6d0>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	fa93 f3a3 	rbit	r3, r3
 800550e:	613b      	str	r3, [r7, #16]
  return result;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d104      	bne.n	8005524 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800551a:	2320      	movs	r3, #32
 800551c:	e006      	b.n	800552c <HAL_ADC_ConfigChannel+0x6bc>
 800551e:	bf00      	nop
 8005520:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	fab3 f383 	clz	r3, r3
 800552a:	b2db      	uxtb	r3, r3
 800552c:	3301      	adds	r3, #1
 800552e:	f003 021f 	and.w	r2, r3, #31
 8005532:	4613      	mov	r3, r2
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	4413      	add	r3, r2
 8005538:	3b1e      	subs	r3, #30
 800553a:	051b      	lsls	r3, r3, #20
 800553c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005540:	430b      	orrs	r3, r1
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	6892      	ldr	r2, [r2, #8]
 8005546:	4619      	mov	r1, r3
 8005548:	f7ff fa68 	bl	8004a1c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	4b3d      	ldr	r3, [pc, #244]	; (8005648 <HAL_ADC_ConfigChannel+0x7d8>)
 8005552:	4013      	ands	r3, r2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d06c      	beq.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005558:	483c      	ldr	r0, [pc, #240]	; (800564c <HAL_ADC_ConfigChannel+0x7dc>)
 800555a:	f7ff f9bd 	bl	80048d8 <LL_ADC_GetCommonPathInternalCh>
 800555e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a3a      	ldr	r2, [pc, #232]	; (8005650 <HAL_ADC_ConfigChannel+0x7e0>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d127      	bne.n	80055bc <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800556c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005570:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d121      	bne.n	80055bc <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a35      	ldr	r2, [pc, #212]	; (8005654 <HAL_ADC_ConfigChannel+0x7e4>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d157      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005582:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005586:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800558a:	4619      	mov	r1, r3
 800558c:	482f      	ldr	r0, [pc, #188]	; (800564c <HAL_ADC_ConfigChannel+0x7dc>)
 800558e:	f7ff f990 	bl	80048b2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005592:	4b31      	ldr	r3, [pc, #196]	; (8005658 <HAL_ADC_ConfigChannel+0x7e8>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	099b      	lsrs	r3, r3, #6
 8005598:	4a30      	ldr	r2, [pc, #192]	; (800565c <HAL_ADC_ConfigChannel+0x7ec>)
 800559a:	fba2 2303 	umull	r2, r3, r2, r3
 800559e:	099b      	lsrs	r3, r3, #6
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	4613      	mov	r3, r2
 80055a4:	005b      	lsls	r3, r3, #1
 80055a6:	4413      	add	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80055ac:	e002      	b.n	80055b4 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	3b01      	subs	r3, #1
 80055b2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f9      	bne.n	80055ae <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055ba:	e03a      	b.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a27      	ldr	r2, [pc, #156]	; (8005660 <HAL_ADC_ConfigChannel+0x7f0>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d113      	bne.n	80055ee <HAL_ADC_ConfigChannel+0x77e>
 80055c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80055ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10d      	bne.n	80055ee <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a1f      	ldr	r2, [pc, #124]	; (8005654 <HAL_ADC_ConfigChannel+0x7e4>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d12a      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80055e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055e4:	4619      	mov	r1, r3
 80055e6:	4819      	ldr	r0, [pc, #100]	; (800564c <HAL_ADC_ConfigChannel+0x7dc>)
 80055e8:	f7ff f963 	bl	80048b2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80055ec:	e021      	b.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a1c      	ldr	r2, [pc, #112]	; (8005664 <HAL_ADC_ConfigChannel+0x7f4>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d11c      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80055f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80055fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d116      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a12      	ldr	r2, [pc, #72]	; (8005654 <HAL_ADC_ConfigChannel+0x7e4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d111      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800560e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005612:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005616:	4619      	mov	r1, r3
 8005618:	480c      	ldr	r0, [pc, #48]	; (800564c <HAL_ADC_ConfigChannel+0x7dc>)
 800561a:	f7ff f94a 	bl	80048b2 <LL_ADC_SetCommonPathInternalCh>
 800561e:	e008      	b.n	8005632 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005624:	f043 0220 	orr.w	r2, r3, #32
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800563a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800563e:	4618      	mov	r0, r3
 8005640:	37d8      	adds	r7, #216	; 0xd8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	80080000 	.word	0x80080000
 800564c:	50040300 	.word	0x50040300
 8005650:	c7520000 	.word	0xc7520000
 8005654:	50040000 	.word	0x50040000
 8005658:	20000214 	.word	0x20000214
 800565c:	053e2d63 	.word	0x053e2d63
 8005660:	cb840000 	.word	0xcb840000
 8005664:	80000001 	.word	0x80000001

08005668 <LL_ADC_IsEnabled>:
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b01      	cmp	r3, #1
 800567a:	d101      	bne.n	8005680 <LL_ADC_IsEnabled+0x18>
 800567c:	2301      	movs	r3, #1
 800567e:	e000      	b.n	8005682 <LL_ADC_IsEnabled+0x1a>
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	370c      	adds	r7, #12
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr

0800568e <LL_ADC_REG_IsConversionOngoing>:
{
 800568e:	b480      	push	{r7}
 8005690:	b083      	sub	sp, #12
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f003 0304 	and.w	r3, r3, #4
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d101      	bne.n	80056a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80056a2:	2301      	movs	r3, #1
 80056a4:	e000      	b.n	80056a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80056b4:	b590      	push	{r4, r7, lr}
 80056b6:	b0a1      	sub	sp, #132	; 0x84
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056be:	2300      	movs	r3, #0
 80056c0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d101      	bne.n	80056d2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80056ce:	2302      	movs	r3, #2
 80056d0:	e089      	b.n	80057e6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80056da:	2300      	movs	r3, #0
 80056dc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80056de:	2300      	movs	r3, #0
 80056e0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a42      	ldr	r2, [pc, #264]	; (80057f0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d102      	bne.n	80056f2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80056ec:	4b41      	ldr	r3, [pc, #260]	; (80057f4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	e001      	b.n	80056f6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80056f2:	2300      	movs	r3, #0
 80056f4:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d10b      	bne.n	8005714 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005700:	f043 0220 	orr.w	r2, r3, #32
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e068      	b.n	80057e6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	4618      	mov	r0, r3
 8005718:	f7ff ffb9 	bl	800568e <LL_ADC_REG_IsConversionOngoing>
 800571c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff ffb3 	bl	800568e <LL_ADC_REG_IsConversionOngoing>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d14a      	bne.n	80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800572e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005730:	2b00      	cmp	r3, #0
 8005732:	d147      	bne.n	80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005734:	4b30      	ldr	r3, [pc, #192]	; (80057f8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005736:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d027      	beq.n	8005790 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005740:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	6859      	ldr	r1, [r3, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005752:	035b      	lsls	r3, r3, #13
 8005754:	430b      	orrs	r3, r1
 8005756:	431a      	orrs	r2, r3
 8005758:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800575a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800575c:	4824      	ldr	r0, [pc, #144]	; (80057f0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800575e:	f7ff ff83 	bl	8005668 <LL_ADC_IsEnabled>
 8005762:	4604      	mov	r4, r0
 8005764:	4823      	ldr	r0, [pc, #140]	; (80057f4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005766:	f7ff ff7f 	bl	8005668 <LL_ADC_IsEnabled>
 800576a:	4603      	mov	r3, r0
 800576c:	4323      	orrs	r3, r4
 800576e:	2b00      	cmp	r3, #0
 8005770:	d132      	bne.n	80057d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005772:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800577a:	f023 030f 	bic.w	r3, r3, #15
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	6811      	ldr	r1, [r2, #0]
 8005782:	683a      	ldr	r2, [r7, #0]
 8005784:	6892      	ldr	r2, [r2, #8]
 8005786:	430a      	orrs	r2, r1
 8005788:	431a      	orrs	r2, r3
 800578a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800578c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800578e:	e023      	b.n	80057d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005790:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005798:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800579a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800579c:	4814      	ldr	r0, [pc, #80]	; (80057f0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800579e:	f7ff ff63 	bl	8005668 <LL_ADC_IsEnabled>
 80057a2:	4604      	mov	r4, r0
 80057a4:	4813      	ldr	r0, [pc, #76]	; (80057f4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80057a6:	f7ff ff5f 	bl	8005668 <LL_ADC_IsEnabled>
 80057aa:	4603      	mov	r3, r0
 80057ac:	4323      	orrs	r3, r4
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d112      	bne.n	80057d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80057b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80057ba:	f023 030f 	bic.w	r3, r3, #15
 80057be:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80057c0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80057c2:	e009      	b.n	80057d8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c8:	f043 0220 	orr.w	r2, r3, #32
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80057d6:	e000      	b.n	80057da <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80057d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80057e2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3784      	adds	r7, #132	; 0x84
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd90      	pop	{r4, r7, pc}
 80057ee:	bf00      	nop
 80057f0:	50040000 	.word	0x50040000
 80057f4:	50040100 	.word	0x50040100
 80057f8:	50040300 	.word	0x50040300

080057fc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d101      	bne.n	800580e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e0ed      	b.n	80059ea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d102      	bne.n	8005820 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7fa fe8e 	bl	800053c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 0201 	orr.w	r2, r2, #1
 800582e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005830:	f7fe fffc 	bl	800482c <HAL_GetTick>
 8005834:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005836:	e012      	b.n	800585e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005838:	f7fe fff8 	bl	800482c <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b0a      	cmp	r3, #10
 8005844:	d90b      	bls.n	800585e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2205      	movs	r2, #5
 8005856:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e0c5      	b.n	80059ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b00      	cmp	r3, #0
 800586a:	d0e5      	beq.n	8005838 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0202 	bic.w	r2, r2, #2
 800587a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800587c:	f7fe ffd6 	bl	800482c <HAL_GetTick>
 8005880:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005882:	e012      	b.n	80058aa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005884:	f7fe ffd2 	bl	800482c <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	2b0a      	cmp	r3, #10
 8005890:	d90b      	bls.n	80058aa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005896:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2205      	movs	r2, #5
 80058a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e09f      	b.n	80059ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f003 0302 	and.w	r3, r3, #2
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1e5      	bne.n	8005884 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	7e1b      	ldrb	r3, [r3, #24]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d108      	bne.n	80058d2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80058ce:	601a      	str	r2, [r3, #0]
 80058d0:	e007      	b.n	80058e2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	7e5b      	ldrb	r3, [r3, #25]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d108      	bne.n	80058fc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	e007      	b.n	800590c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800590a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	7e9b      	ldrb	r3, [r3, #26]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d108      	bne.n	8005926 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0220 	orr.w	r2, r2, #32
 8005922:	601a      	str	r2, [r3, #0]
 8005924:	e007      	b.n	8005936 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f022 0220 	bic.w	r2, r2, #32
 8005934:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	7edb      	ldrb	r3, [r3, #27]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d108      	bne.n	8005950 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f022 0210 	bic.w	r2, r2, #16
 800594c:	601a      	str	r2, [r3, #0]
 800594e:	e007      	b.n	8005960 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f042 0210 	orr.w	r2, r2, #16
 800595e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	7f1b      	ldrb	r3, [r3, #28]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d108      	bne.n	800597a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f042 0208 	orr.w	r2, r2, #8
 8005976:	601a      	str	r2, [r3, #0]
 8005978:	e007      	b.n	800598a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 0208 	bic.w	r2, r2, #8
 8005988:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	7f5b      	ldrb	r3, [r3, #29]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d108      	bne.n	80059a4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f042 0204 	orr.w	r2, r2, #4
 80059a0:	601a      	str	r2, [r3, #0]
 80059a2:	e007      	b.n	80059b4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0204 	bic.w	r2, r2, #4
 80059b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689a      	ldr	r2, [r3, #8]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	431a      	orrs	r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	ea42 0103 	orr.w	r1, r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	1e5a      	subs	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80059f2:	b480      	push	{r7}
 80059f4:	b087      	sub	sp, #28
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
 80059fa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a08:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005a0a:	7cfb      	ldrb	r3, [r7, #19]
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d003      	beq.n	8005a18 <HAL_CAN_ConfigFilter+0x26>
 8005a10:	7cfb      	ldrb	r3, [r7, #19]
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	f040 80aa 	bne.w	8005b6c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005a1e:	f043 0201 	orr.w	r2, r3, #1
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	f003 031f 	and.w	r3, r3, #31
 8005a30:	2201      	movs	r2, #1
 8005a32:	fa02 f303 	lsl.w	r3, r2, r3
 8005a36:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	43db      	mvns	r3, r3
 8005a42:	401a      	ands	r2, r3
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	69db      	ldr	r3, [r3, #28]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d123      	bne.n	8005a9a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	43db      	mvns	r3, r3
 8005a5c:	401a      	ands	r2, r3
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a70:	683a      	ldr	r2, [r7, #0]
 8005a72:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005a74:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	3248      	adds	r2, #72	; 0x48
 8005a7a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a8e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a90:	6979      	ldr	r1, [r7, #20]
 8005a92:	3348      	adds	r3, #72	; 0x48
 8005a94:	00db      	lsls	r3, r3, #3
 8005a96:	440b      	add	r3, r1
 8005a98:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d122      	bne.n	8005ae8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005ac2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	3248      	adds	r2, #72	; 0x48
 8005ac8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005adc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ade:	6979      	ldr	r1, [r7, #20]
 8005ae0:	3348      	adds	r3, #72	; 0x48
 8005ae2:	00db      	lsls	r3, r3, #3
 8005ae4:	440b      	add	r3, r1
 8005ae6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d109      	bne.n	8005b04 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	43db      	mvns	r3, r3
 8005afa:	401a      	ands	r2, r3
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005b02:	e007      	b.n	8005b14 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d109      	bne.n	8005b30 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	43db      	mvns	r3, r3
 8005b26:	401a      	ands	r2, r3
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005b2e:	e007      	b.n	8005b40 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d107      	bne.n	8005b58 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b5e:	f023 0201 	bic.w	r2, r3, #1
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	e006      	b.n	8005b7a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b70:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
  }
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	371c      	adds	r7, #28
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b084      	sub	sp, #16
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d12e      	bne.n	8005bf8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2202      	movs	r2, #2
 8005b9e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 0201 	bic.w	r2, r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bb2:	f7fe fe3b 	bl	800482c <HAL_GetTick>
 8005bb6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005bb8:	e012      	b.n	8005be0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005bba:	f7fe fe37 	bl	800482c <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	2b0a      	cmp	r3, #10
 8005bc6:	d90b      	bls.n	8005be0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bcc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2205      	movs	r2, #5
 8005bd8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e012      	b.n	8005c06 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1e5      	bne.n	8005bba <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	e006      	b.n	8005c06 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
  }
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b089      	sub	sp, #36	; 0x24
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	60f8      	str	r0, [r7, #12]
 8005c16:	60b9      	str	r1, [r7, #8]
 8005c18:	607a      	str	r2, [r7, #4]
 8005c1a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c22:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005c2c:	7ffb      	ldrb	r3, [r7, #31]
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d003      	beq.n	8005c3a <HAL_CAN_AddTxMessage+0x2c>
 8005c32:	7ffb      	ldrb	r3, [r7, #31]
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	f040 80b8 	bne.w	8005daa <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10a      	bne.n	8005c5a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d105      	bne.n	8005c5a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	f000 80a0 	beq.w	8005d9a <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	0e1b      	lsrs	r3, r3, #24
 8005c5e:	f003 0303 	and.w	r3, r3, #3
 8005c62:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d907      	bls.n	8005c7a <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e09e      	b.n	8005db8 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	409a      	lsls	r2, r3
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10d      	bne.n	8005ca8 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005c96:	68f9      	ldr	r1, [r7, #12]
 8005c98:	6809      	ldr	r1, [r1, #0]
 8005c9a:	431a      	orrs	r2, r3
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	3318      	adds	r3, #24
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	440b      	add	r3, r1
 8005ca4:	601a      	str	r2, [r3, #0]
 8005ca6:	e00f      	b.n	8005cc8 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005cb2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005cb8:	68f9      	ldr	r1, [r7, #12]
 8005cba:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005cbc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	3318      	adds	r3, #24
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	440b      	add	r3, r1
 8005cc6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6819      	ldr	r1, [r3, #0]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	691a      	ldr	r2, [r3, #16]
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	3318      	adds	r3, #24
 8005cd4:	011b      	lsls	r3, r3, #4
 8005cd6:	440b      	add	r3, r1
 8005cd8:	3304      	adds	r3, #4
 8005cda:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	7d1b      	ldrb	r3, [r3, #20]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d111      	bne.n	8005d08 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	3318      	adds	r3, #24
 8005cec:	011b      	lsls	r3, r3, #4
 8005cee:	4413      	add	r3, r2
 8005cf0:	3304      	adds	r3, #4
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	6811      	ldr	r1, [r2, #0]
 8005cf8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	3318      	adds	r3, #24
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	440b      	add	r3, r1
 8005d04:	3304      	adds	r3, #4
 8005d06:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	3307      	adds	r3, #7
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	061a      	lsls	r2, r3, #24
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	3306      	adds	r3, #6
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	041b      	lsls	r3, r3, #16
 8005d18:	431a      	orrs	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	3305      	adds	r3, #5
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	4313      	orrs	r3, r2
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	3204      	adds	r2, #4
 8005d28:	7812      	ldrb	r2, [r2, #0]
 8005d2a:	4610      	mov	r0, r2
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	6811      	ldr	r1, [r2, #0]
 8005d30:	ea43 0200 	orr.w	r2, r3, r0
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	011b      	lsls	r3, r3, #4
 8005d38:	440b      	add	r3, r1
 8005d3a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005d3e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3303      	adds	r3, #3
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	061a      	lsls	r2, r3, #24
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	3302      	adds	r3, #2
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	041b      	lsls	r3, r3, #16
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	3301      	adds	r3, #1
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	021b      	lsls	r3, r3, #8
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	687a      	ldr	r2, [r7, #4]
 8005d5e:	7812      	ldrb	r2, [r2, #0]
 8005d60:	4610      	mov	r0, r2
 8005d62:	68fa      	ldr	r2, [r7, #12]
 8005d64:	6811      	ldr	r1, [r2, #0]
 8005d66:	ea43 0200 	orr.w	r2, r3, r0
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	440b      	add	r3, r1
 8005d70:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005d74:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	3318      	adds	r3, #24
 8005d7e:	011b      	lsls	r3, r3, #4
 8005d80:	4413      	add	r3, r2
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	6811      	ldr	r1, [r2, #0]
 8005d88:	f043 0201 	orr.w	r2, r3, #1
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	3318      	adds	r3, #24
 8005d90:	011b      	lsls	r3, r3, #4
 8005d92:	440b      	add	r3, r1
 8005d94:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005d96:	2300      	movs	r3, #0
 8005d98:	e00e      	b.n	8005db8 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e006      	b.n	8005db8 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dae:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
  }
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3724      	adds	r7, #36	; 0x24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	607a      	str	r2, [r7, #4]
 8005dd0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dd8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005dda:	7dfb      	ldrb	r3, [r7, #23]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d003      	beq.n	8005de8 <HAL_CAN_GetRxMessage+0x24>
 8005de0:	7dfb      	ldrb	r3, [r7, #23]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	f040 80f3 	bne.w	8005fce <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10e      	bne.n	8005e0c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f003 0303 	and.w	r3, r3, #3
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d116      	bne.n	8005e2a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e00:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e0e7      	b.n	8005fdc <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	f003 0303 	and.w	r3, r3, #3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d107      	bne.n	8005e2a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e0d8      	b.n	8005fdc <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	331b      	adds	r3, #27
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	4413      	add	r3, r2
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0204 	and.w	r2, r3, #4
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10c      	bne.n	8005e62 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	331b      	adds	r3, #27
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	4413      	add	r3, r2
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	0d5b      	lsrs	r3, r3, #21
 8005e58:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	601a      	str	r2, [r3, #0]
 8005e60:	e00b      	b.n	8005e7a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	331b      	adds	r3, #27
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	4413      	add	r3, r2
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	08db      	lsrs	r3, r3, #3
 8005e72:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	331b      	adds	r3, #27
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	4413      	add	r3, r2
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0202 	and.w	r2, r3, #2
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	331b      	adds	r3, #27
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	4413      	add	r3, r2
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 020f 	and.w	r2, r3, #15
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	331b      	adds	r3, #27
 8005eb0:	011b      	lsls	r3, r3, #4
 8005eb2:	4413      	add	r3, r2
 8005eb4:	3304      	adds	r3, #4
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	0a1b      	lsrs	r3, r3, #8
 8005eba:	b2da      	uxtb	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	331b      	adds	r3, #27
 8005ec8:	011b      	lsls	r3, r3, #4
 8005eca:	4413      	add	r3, r2
 8005ecc:	3304      	adds	r3, #4
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	0c1b      	lsrs	r3, r3, #16
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	011b      	lsls	r3, r3, #4
 8005ee0:	4413      	add	r3, r2
 8005ee2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	b2da      	uxtb	r2, r3
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	011b      	lsls	r3, r3, #4
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	0a1a      	lsrs	r2, r3, #8
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	3301      	adds	r3, #1
 8005f04:	b2d2      	uxtb	r2, r2
 8005f06:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	011b      	lsls	r3, r3, #4
 8005f10:	4413      	add	r3, r2
 8005f12:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	0c1a      	lsrs	r2, r3, #16
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	3302      	adds	r3, #2
 8005f1e:	b2d2      	uxtb	r2, r2
 8005f20:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	011b      	lsls	r3, r3, #4
 8005f2a:	4413      	add	r3, r2
 8005f2c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	0e1a      	lsrs	r2, r3, #24
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	3303      	adds	r3, #3
 8005f38:	b2d2      	uxtb	r2, r2
 8005f3a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	011b      	lsls	r3, r3, #4
 8005f44:	4413      	add	r3, r2
 8005f46:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	3304      	adds	r3, #4
 8005f50:	b2d2      	uxtb	r2, r2
 8005f52:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	4413      	add	r3, r2
 8005f5e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	0a1a      	lsrs	r2, r3, #8
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	3305      	adds	r3, #5
 8005f6a:	b2d2      	uxtb	r2, r2
 8005f6c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	0c1a      	lsrs	r2, r3, #16
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	3306      	adds	r3, #6
 8005f84:	b2d2      	uxtb	r2, r2
 8005f86:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	011b      	lsls	r3, r3, #4
 8005f90:	4413      	add	r3, r2
 8005f92:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	0e1a      	lsrs	r2, r3, #24
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	3307      	adds	r3, #7
 8005f9e:	b2d2      	uxtb	r2, r2
 8005fa0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d108      	bne.n	8005fba <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68da      	ldr	r2, [r3, #12]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f042 0220 	orr.w	r2, r2, #32
 8005fb6:	60da      	str	r2, [r3, #12]
 8005fb8:	e007      	b.n	8005fca <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	691a      	ldr	r2, [r3, #16]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f042 0220 	orr.w	r2, r2, #32
 8005fc8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	e006      	b.n	8005fdc <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
  }
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	371c      	adds	r7, #28
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ff8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005ffa:	7bfb      	ldrb	r3, [r7, #15]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d002      	beq.n	8006006 <HAL_CAN_ActivateNotification+0x1e>
 8006000:	7bfb      	ldrb	r3, [r7, #15]
 8006002:	2b02      	cmp	r3, #2
 8006004:	d109      	bne.n	800601a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	6959      	ldr	r1, [r3, #20]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006016:	2300      	movs	r3, #0
 8006018:	e006      	b.n	8006028 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800601e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
  }
}
 8006028:	4618      	mov	r0, r3
 800602a:	3714      	adds	r7, #20
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b08a      	sub	sp, #40	; 0x28
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800603c:	2300      	movs	r3, #0
 800603e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8006070:	6a3b      	ldr	r3, [r7, #32]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b00      	cmp	r3, #0
 8006078:	d07c      	beq.n	8006174 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	f003 0301 	and.w	r3, r3, #1
 8006080:	2b00      	cmp	r3, #0
 8006082:	d023      	beq.n	80060cc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2201      	movs	r2, #1
 800608a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f983 	bl	80063a2 <HAL_CAN_TxMailbox0CompleteCallback>
 800609c:	e016      	b.n	80060cc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	f003 0304 	and.w	r3, r3, #4
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d004      	beq.n	80060b2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80060a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80060ae:	627b      	str	r3, [r7, #36]	; 0x24
 80060b0:	e00c      	b.n	80060cc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	f003 0308 	and.w	r3, r3, #8
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d004      	beq.n	80060c6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80060bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80060c2:	627b      	str	r3, [r7, #36]	; 0x24
 80060c4:	e002      	b.n	80060cc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 f989 	bl	80063de <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d024      	beq.n	8006120 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80060de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f963 	bl	80063b6 <HAL_CAN_TxMailbox1CompleteCallback>
 80060f0:	e016      	b.n	8006120 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d004      	beq.n	8006106 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80060fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006102:	627b      	str	r3, [r7, #36]	; 0x24
 8006104:	e00c      	b.n	8006120 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800610c:	2b00      	cmp	r3, #0
 800610e:	d004      	beq.n	800611a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006112:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006116:	627b      	str	r3, [r7, #36]	; 0x24
 8006118:	e002      	b.n	8006120 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 f969 	bl	80063f2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d024      	beq.n	8006174 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006132:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d003      	beq.n	8006146 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f943 	bl	80063ca <HAL_CAN_TxMailbox2CompleteCallback>
 8006144:	e016      	b.n	8006174 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006146:	69bb      	ldr	r3, [r7, #24]
 8006148:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d004      	beq.n	800615a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006156:	627b      	str	r3, [r7, #36]	; 0x24
 8006158:	e00c      	b.n	8006174 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d004      	beq.n	800616e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800616a:	627b      	str	r3, [r7, #36]	; 0x24
 800616c:	e002      	b.n	8006174 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f949 	bl	8006406 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	f003 0308 	and.w	r3, r3, #8
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00c      	beq.n	8006198 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f003 0310 	and.w	r3, r3, #16
 8006184:	2b00      	cmp	r3, #0
 8006186:	d007      	beq.n	8006198 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800618e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2210      	movs	r2, #16
 8006196:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006198:	6a3b      	ldr	r3, [r7, #32]
 800619a:	f003 0304 	and.w	r3, r3, #4
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00b      	beq.n	80061ba <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f003 0308 	and.w	r3, r3, #8
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d006      	beq.n	80061ba <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2208      	movs	r2, #8
 80061b2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 f930 	bl	800641a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d009      	beq.n	80061d8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	f003 0303 	and.w	r3, r3, #3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d002      	beq.n	80061d8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fc fa36 	bl	8002644 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80061d8:	6a3b      	ldr	r3, [r7, #32]
 80061da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00c      	beq.n	80061fc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f003 0310 	and.w	r3, r3, #16
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d007      	beq.n	80061fc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80061ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80061f2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2210      	movs	r2, #16
 80061fa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80061fc:	6a3b      	ldr	r3, [r7, #32]
 80061fe:	f003 0320 	and.w	r3, r3, #32
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00b      	beq.n	800621e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	f003 0308 	and.w	r3, r3, #8
 800620c:	2b00      	cmp	r3, #0
 800620e:	d006      	beq.n	800621e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2208      	movs	r2, #8
 8006216:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 f912 	bl	8006442 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800621e:	6a3b      	ldr	r3, [r7, #32]
 8006220:	f003 0310 	and.w	r3, r3, #16
 8006224:	2b00      	cmp	r3, #0
 8006226:	d009      	beq.n	800623c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f003 0303 	and.w	r3, r3, #3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d002      	beq.n	800623c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f8f9 	bl	800642e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800623c:	6a3b      	ldr	r3, [r7, #32]
 800623e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d00b      	beq.n	800625e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	f003 0310 	and.w	r3, r3, #16
 800624c:	2b00      	cmp	r3, #0
 800624e:	d006      	beq.n	800625e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2210      	movs	r2, #16
 8006256:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f8fc 	bl	8006456 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800625e:	6a3b      	ldr	r3, [r7, #32]
 8006260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00b      	beq.n	8006280 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	f003 0308 	and.w	r3, r3, #8
 800626e:	2b00      	cmp	r3, #0
 8006270:	d006      	beq.n	8006280 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2208      	movs	r2, #8
 8006278:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f8f5 	bl	800646a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006280:	6a3b      	ldr	r3, [r7, #32]
 8006282:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d07b      	beq.n	8006382 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b00      	cmp	r3, #0
 8006292:	d072      	beq.n	800637a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006294:	6a3b      	ldr	r3, [r7, #32]
 8006296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629a:	2b00      	cmp	r3, #0
 800629c:	d008      	beq.n	80062b0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80062a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062aa:	f043 0301 	orr.w	r3, r3, #1
 80062ae:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d008      	beq.n	80062cc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d003      	beq.n	80062cc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80062c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c6:	f043 0302 	orr.w	r3, r3, #2
 80062ca:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80062cc:	6a3b      	ldr	r3, [r7, #32]
 80062ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d008      	beq.n	80062e8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d003      	beq.n	80062e8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80062e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e2:	f043 0304 	orr.w	r3, r3, #4
 80062e6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80062e8:	6a3b      	ldr	r3, [r7, #32]
 80062ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d043      	beq.n	800637a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d03e      	beq.n	800637a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006302:	2b60      	cmp	r3, #96	; 0x60
 8006304:	d02b      	beq.n	800635e <HAL_CAN_IRQHandler+0x32a>
 8006306:	2b60      	cmp	r3, #96	; 0x60
 8006308:	d82e      	bhi.n	8006368 <HAL_CAN_IRQHandler+0x334>
 800630a:	2b50      	cmp	r3, #80	; 0x50
 800630c:	d022      	beq.n	8006354 <HAL_CAN_IRQHandler+0x320>
 800630e:	2b50      	cmp	r3, #80	; 0x50
 8006310:	d82a      	bhi.n	8006368 <HAL_CAN_IRQHandler+0x334>
 8006312:	2b40      	cmp	r3, #64	; 0x40
 8006314:	d019      	beq.n	800634a <HAL_CAN_IRQHandler+0x316>
 8006316:	2b40      	cmp	r3, #64	; 0x40
 8006318:	d826      	bhi.n	8006368 <HAL_CAN_IRQHandler+0x334>
 800631a:	2b30      	cmp	r3, #48	; 0x30
 800631c:	d010      	beq.n	8006340 <HAL_CAN_IRQHandler+0x30c>
 800631e:	2b30      	cmp	r3, #48	; 0x30
 8006320:	d822      	bhi.n	8006368 <HAL_CAN_IRQHandler+0x334>
 8006322:	2b10      	cmp	r3, #16
 8006324:	d002      	beq.n	800632c <HAL_CAN_IRQHandler+0x2f8>
 8006326:	2b20      	cmp	r3, #32
 8006328:	d005      	beq.n	8006336 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800632a:	e01d      	b.n	8006368 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800632c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632e:	f043 0308 	orr.w	r3, r3, #8
 8006332:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006334:	e019      	b.n	800636a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	f043 0310 	orr.w	r3, r3, #16
 800633c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800633e:	e014      	b.n	800636a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006342:	f043 0320 	orr.w	r3, r3, #32
 8006346:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006348:	e00f      	b.n	800636a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800634a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006350:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006352:	e00a      	b.n	800636a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800635a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800635c:	e005      	b.n	800636a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800635e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006360:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006364:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006366:	e000      	b.n	800636a <HAL_CAN_IRQHandler+0x336>
            break;
 8006368:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	699a      	ldr	r2, [r3, #24]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006378:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2204      	movs	r2, #4
 8006380:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006384:	2b00      	cmp	r3, #0
 8006386:	d008      	beq.n	800639a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800638c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800638e:	431a      	orrs	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 f872 	bl	800647e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800639a:	bf00      	nop
 800639c:	3728      	adds	r7, #40	; 0x28
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b083      	sub	sp, #12
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80063aa:	bf00      	nop
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b083      	sub	sp, #12
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b083      	sub	sp, #12
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80063d2:	bf00      	nop
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80063de:	b480      	push	{r7}
 80063e0:	b083      	sub	sp, #12
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80063e6:	bf00      	nop
 80063e8:	370c      	adds	r7, #12
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80063fa:	bf00      	nop
 80063fc:	370c      	adds	r7, #12
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006406:	b480      	push	{r7}
 8006408:	b083      	sub	sp, #12
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800640e:	bf00      	nop
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr

0800641a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800641a:	b480      	push	{r7}
 800641c:	b083      	sub	sp, #12
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006422:	bf00      	nop
 8006424:	370c      	adds	r7, #12
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006436:	bf00      	nop
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800644a:	bf00      	nop
 800644c:	370c      	adds	r7, #12
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006456:	b480      	push	{r7}
 8006458:	b083      	sub	sp, #12
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800645e:	bf00      	nop
 8006460:	370c      	adds	r7, #12
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006472:	bf00      	nop
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
	...

08006494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f003 0307 	and.w	r3, r3, #7
 80064a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80064a4:	4b0c      	ldr	r3, [pc, #48]	; (80064d8 <__NVIC_SetPriorityGrouping+0x44>)
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80064b0:	4013      	ands	r3, r2
 80064b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80064bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80064c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80064c6:	4a04      	ldr	r2, [pc, #16]	; (80064d8 <__NVIC_SetPriorityGrouping+0x44>)
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	60d3      	str	r3, [r2, #12]
}
 80064cc:	bf00      	nop
 80064ce:	3714      	adds	r7, #20
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	e000ed00 	.word	0xe000ed00

080064dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80064dc:	b480      	push	{r7}
 80064de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064e0:	4b04      	ldr	r3, [pc, #16]	; (80064f4 <__NVIC_GetPriorityGrouping+0x18>)
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	0a1b      	lsrs	r3, r3, #8
 80064e6:	f003 0307 	and.w	r3, r3, #7
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr
 80064f4:	e000ed00 	.word	0xe000ed00

080064f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	4603      	mov	r3, r0
 8006500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006506:	2b00      	cmp	r3, #0
 8006508:	db0b      	blt.n	8006522 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800650a:	79fb      	ldrb	r3, [r7, #7]
 800650c:	f003 021f 	and.w	r2, r3, #31
 8006510:	4907      	ldr	r1, [pc, #28]	; (8006530 <__NVIC_EnableIRQ+0x38>)
 8006512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006516:	095b      	lsrs	r3, r3, #5
 8006518:	2001      	movs	r0, #1
 800651a:	fa00 f202 	lsl.w	r2, r0, r2
 800651e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006522:	bf00      	nop
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop
 8006530:	e000e100 	.word	0xe000e100

08006534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	4603      	mov	r3, r0
 800653c:	6039      	str	r1, [r7, #0]
 800653e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006544:	2b00      	cmp	r3, #0
 8006546:	db0a      	blt.n	800655e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	b2da      	uxtb	r2, r3
 800654c:	490c      	ldr	r1, [pc, #48]	; (8006580 <__NVIC_SetPriority+0x4c>)
 800654e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006552:	0112      	lsls	r2, r2, #4
 8006554:	b2d2      	uxtb	r2, r2
 8006556:	440b      	add	r3, r1
 8006558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800655c:	e00a      	b.n	8006574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	b2da      	uxtb	r2, r3
 8006562:	4908      	ldr	r1, [pc, #32]	; (8006584 <__NVIC_SetPriority+0x50>)
 8006564:	79fb      	ldrb	r3, [r7, #7]
 8006566:	f003 030f 	and.w	r3, r3, #15
 800656a:	3b04      	subs	r3, #4
 800656c:	0112      	lsls	r2, r2, #4
 800656e:	b2d2      	uxtb	r2, r2
 8006570:	440b      	add	r3, r1
 8006572:	761a      	strb	r2, [r3, #24]
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr
 8006580:	e000e100 	.word	0xe000e100
 8006584:	e000ed00 	.word	0xe000ed00

08006588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006588:	b480      	push	{r7}
 800658a:	b089      	sub	sp, #36	; 0x24
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f003 0307 	and.w	r3, r3, #7
 800659a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	f1c3 0307 	rsb	r3, r3, #7
 80065a2:	2b04      	cmp	r3, #4
 80065a4:	bf28      	it	cs
 80065a6:	2304      	movcs	r3, #4
 80065a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	3304      	adds	r3, #4
 80065ae:	2b06      	cmp	r3, #6
 80065b0:	d902      	bls.n	80065b8 <NVIC_EncodePriority+0x30>
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	3b03      	subs	r3, #3
 80065b6:	e000      	b.n	80065ba <NVIC_EncodePriority+0x32>
 80065b8:	2300      	movs	r3, #0
 80065ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065bc:	f04f 32ff 	mov.w	r2, #4294967295
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	fa02 f303 	lsl.w	r3, r2, r3
 80065c6:	43da      	mvns	r2, r3
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	401a      	ands	r2, r3
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80065d0:	f04f 31ff 	mov.w	r1, #4294967295
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	fa01 f303 	lsl.w	r3, r1, r3
 80065da:	43d9      	mvns	r1, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065e0:	4313      	orrs	r3, r2
         );
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3724      	adds	r7, #36	; 0x24
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
	...

080065f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	3b01      	subs	r3, #1
 80065fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006600:	d301      	bcc.n	8006606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006602:	2301      	movs	r3, #1
 8006604:	e00f      	b.n	8006626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006606:	4a0a      	ldr	r2, [pc, #40]	; (8006630 <SysTick_Config+0x40>)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	3b01      	subs	r3, #1
 800660c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800660e:	210f      	movs	r1, #15
 8006610:	f04f 30ff 	mov.w	r0, #4294967295
 8006614:	f7ff ff8e 	bl	8006534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006618:	4b05      	ldr	r3, [pc, #20]	; (8006630 <SysTick_Config+0x40>)
 800661a:	2200      	movs	r2, #0
 800661c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800661e:	4b04      	ldr	r3, [pc, #16]	; (8006630 <SysTick_Config+0x40>)
 8006620:	2207      	movs	r2, #7
 8006622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	e000e010 	.word	0xe000e010

08006634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f7ff ff29 	bl	8006494 <__NVIC_SetPriorityGrouping>
}
 8006642:	bf00      	nop
 8006644:	3708      	adds	r7, #8
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}

0800664a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800664a:	b580      	push	{r7, lr}
 800664c:	b086      	sub	sp, #24
 800664e:	af00      	add	r7, sp, #0
 8006650:	4603      	mov	r3, r0
 8006652:	60b9      	str	r1, [r7, #8]
 8006654:	607a      	str	r2, [r7, #4]
 8006656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006658:	2300      	movs	r3, #0
 800665a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800665c:	f7ff ff3e 	bl	80064dc <__NVIC_GetPriorityGrouping>
 8006660:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	68b9      	ldr	r1, [r7, #8]
 8006666:	6978      	ldr	r0, [r7, #20]
 8006668:	f7ff ff8e 	bl	8006588 <NVIC_EncodePriority>
 800666c:	4602      	mov	r2, r0
 800666e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006672:	4611      	mov	r1, r2
 8006674:	4618      	mov	r0, r3
 8006676:	f7ff ff5d 	bl	8006534 <__NVIC_SetPriority>
}
 800667a:	bf00      	nop
 800667c:	3718      	adds	r7, #24
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006682:	b580      	push	{r7, lr}
 8006684:	b082      	sub	sp, #8
 8006686:	af00      	add	r7, sp, #0
 8006688:	4603      	mov	r3, r0
 800668a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800668c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006690:	4618      	mov	r0, r3
 8006692:	f7ff ff31 	bl	80064f8 <__NVIC_EnableIRQ>
}
 8006696:	bf00      	nop
 8006698:	3708      	adds	r7, #8
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b082      	sub	sp, #8
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7ff ffa2 	bl	80065f0 <SysTick_Config>
 80066ac:	4603      	mov	r3, r0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3708      	adds	r7, #8
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
	...

080066b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80066c6:	e166      	b.n	8006996 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	2101      	movs	r1, #1
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	fa01 f303 	lsl.w	r3, r1, r3
 80066d4:	4013      	ands	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 8158 	beq.w	8006990 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d005      	beq.n	80066f8 <HAL_GPIO_Init+0x40>
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	f003 0303 	and.w	r3, r3, #3
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d130      	bne.n	800675a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	005b      	lsls	r3, r3, #1
 8006702:	2203      	movs	r2, #3
 8006704:	fa02 f303 	lsl.w	r3, r2, r3
 8006708:	43db      	mvns	r3, r3
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	4013      	ands	r3, r2
 800670e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	68da      	ldr	r2, [r3, #12]
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	fa02 f303 	lsl.w	r3, r2, r3
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	4313      	orrs	r3, r2
 8006720:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800672e:	2201      	movs	r2, #1
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	fa02 f303 	lsl.w	r3, r2, r3
 8006736:	43db      	mvns	r3, r3
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	4013      	ands	r3, r2
 800673c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	091b      	lsrs	r3, r3, #4
 8006744:	f003 0201 	and.w	r2, r3, #1
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	fa02 f303 	lsl.w	r3, r2, r3
 800674e:	693a      	ldr	r2, [r7, #16]
 8006750:	4313      	orrs	r3, r2
 8006752:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f003 0303 	and.w	r3, r3, #3
 8006762:	2b03      	cmp	r3, #3
 8006764:	d017      	beq.n	8006796 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	005b      	lsls	r3, r3, #1
 8006770:	2203      	movs	r2, #3
 8006772:	fa02 f303 	lsl.w	r3, r2, r3
 8006776:	43db      	mvns	r3, r3
 8006778:	693a      	ldr	r2, [r7, #16]
 800677a:	4013      	ands	r3, r2
 800677c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	689a      	ldr	r2, [r3, #8]
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	fa02 f303 	lsl.w	r3, r2, r3
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	4313      	orrs	r3, r2
 800678e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d123      	bne.n	80067ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	08da      	lsrs	r2, r3, #3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	3208      	adds	r2, #8
 80067aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f003 0307 	and.w	r3, r3, #7
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	220f      	movs	r2, #15
 80067ba:	fa02 f303 	lsl.w	r3, r2, r3
 80067be:	43db      	mvns	r3, r3
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	4013      	ands	r3, r2
 80067c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	691a      	ldr	r2, [r3, #16]
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f003 0307 	and.w	r3, r3, #7
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	fa02 f303 	lsl.w	r3, r2, r3
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	4313      	orrs	r3, r2
 80067da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	08da      	lsrs	r2, r3, #3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	3208      	adds	r2, #8
 80067e4:	6939      	ldr	r1, [r7, #16]
 80067e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	005b      	lsls	r3, r3, #1
 80067f4:	2203      	movs	r2, #3
 80067f6:	fa02 f303 	lsl.w	r3, r2, r3
 80067fa:	43db      	mvns	r3, r3
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	4013      	ands	r3, r2
 8006800:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f003 0203 	and.w	r2, r3, #3
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	fa02 f303 	lsl.w	r3, r2, r3
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	4313      	orrs	r3, r2
 8006816:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80b2 	beq.w	8006990 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800682c:	4b61      	ldr	r3, [pc, #388]	; (80069b4 <HAL_GPIO_Init+0x2fc>)
 800682e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006830:	4a60      	ldr	r2, [pc, #384]	; (80069b4 <HAL_GPIO_Init+0x2fc>)
 8006832:	f043 0301 	orr.w	r3, r3, #1
 8006836:	6613      	str	r3, [r2, #96]	; 0x60
 8006838:	4b5e      	ldr	r3, [pc, #376]	; (80069b4 <HAL_GPIO_Init+0x2fc>)
 800683a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	60bb      	str	r3, [r7, #8]
 8006842:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006844:	4a5c      	ldr	r2, [pc, #368]	; (80069b8 <HAL_GPIO_Init+0x300>)
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	089b      	lsrs	r3, r3, #2
 800684a:	3302      	adds	r3, #2
 800684c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006850:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f003 0303 	and.w	r3, r3, #3
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	220f      	movs	r2, #15
 800685c:	fa02 f303 	lsl.w	r3, r2, r3
 8006860:	43db      	mvns	r3, r3
 8006862:	693a      	ldr	r2, [r7, #16]
 8006864:	4013      	ands	r3, r2
 8006866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800686e:	d02b      	beq.n	80068c8 <HAL_GPIO_Init+0x210>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a52      	ldr	r2, [pc, #328]	; (80069bc <HAL_GPIO_Init+0x304>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d025      	beq.n	80068c4 <HAL_GPIO_Init+0x20c>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a51      	ldr	r2, [pc, #324]	; (80069c0 <HAL_GPIO_Init+0x308>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d01f      	beq.n	80068c0 <HAL_GPIO_Init+0x208>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a50      	ldr	r2, [pc, #320]	; (80069c4 <HAL_GPIO_Init+0x30c>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d019      	beq.n	80068bc <HAL_GPIO_Init+0x204>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a4f      	ldr	r2, [pc, #316]	; (80069c8 <HAL_GPIO_Init+0x310>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d013      	beq.n	80068b8 <HAL_GPIO_Init+0x200>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a4e      	ldr	r2, [pc, #312]	; (80069cc <HAL_GPIO_Init+0x314>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d00d      	beq.n	80068b4 <HAL_GPIO_Init+0x1fc>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a4d      	ldr	r2, [pc, #308]	; (80069d0 <HAL_GPIO_Init+0x318>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d007      	beq.n	80068b0 <HAL_GPIO_Init+0x1f8>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a4c      	ldr	r2, [pc, #304]	; (80069d4 <HAL_GPIO_Init+0x31c>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d101      	bne.n	80068ac <HAL_GPIO_Init+0x1f4>
 80068a8:	2307      	movs	r3, #7
 80068aa:	e00e      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068ac:	2308      	movs	r3, #8
 80068ae:	e00c      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068b0:	2306      	movs	r3, #6
 80068b2:	e00a      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068b4:	2305      	movs	r3, #5
 80068b6:	e008      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068b8:	2304      	movs	r3, #4
 80068ba:	e006      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068bc:	2303      	movs	r3, #3
 80068be:	e004      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068c0:	2302      	movs	r3, #2
 80068c2:	e002      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068c4:	2301      	movs	r3, #1
 80068c6:	e000      	b.n	80068ca <HAL_GPIO_Init+0x212>
 80068c8:	2300      	movs	r3, #0
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	f002 0203 	and.w	r2, r2, #3
 80068d0:	0092      	lsls	r2, r2, #2
 80068d2:	4093      	lsls	r3, r2
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80068da:	4937      	ldr	r1, [pc, #220]	; (80069b8 <HAL_GPIO_Init+0x300>)
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	089b      	lsrs	r3, r3, #2
 80068e0:	3302      	adds	r3, #2
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80068e8:	4b3b      	ldr	r3, [pc, #236]	; (80069d8 <HAL_GPIO_Init+0x320>)
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	43db      	mvns	r3, r3
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	4013      	ands	r3, r2
 80068f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d003      	beq.n	800690c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	4313      	orrs	r3, r2
 800690a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800690c:	4a32      	ldr	r2, [pc, #200]	; (80069d8 <HAL_GPIO_Init+0x320>)
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006912:	4b31      	ldr	r3, [pc, #196]	; (80069d8 <HAL_GPIO_Init+0x320>)
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	43db      	mvns	r3, r3
 800691c:	693a      	ldr	r2, [r7, #16]
 800691e:	4013      	ands	r3, r2
 8006920:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	4313      	orrs	r3, r2
 8006934:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006936:	4a28      	ldr	r2, [pc, #160]	; (80069d8 <HAL_GPIO_Init+0x320>)
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800693c:	4b26      	ldr	r3, [pc, #152]	; (80069d8 <HAL_GPIO_Init+0x320>)
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	43db      	mvns	r3, r3
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4013      	ands	r3, r2
 800694a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006954:	2b00      	cmp	r3, #0
 8006956:	d003      	beq.n	8006960 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	4313      	orrs	r3, r2
 800695e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006960:	4a1d      	ldr	r2, [pc, #116]	; (80069d8 <HAL_GPIO_Init+0x320>)
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006966:	4b1c      	ldr	r3, [pc, #112]	; (80069d8 <HAL_GPIO_Init+0x320>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	43db      	mvns	r3, r3
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	4013      	ands	r3, r2
 8006974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d003      	beq.n	800698a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800698a:	4a13      	ldr	r2, [pc, #76]	; (80069d8 <HAL_GPIO_Init+0x320>)
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	3301      	adds	r3, #1
 8006994:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	fa22 f303 	lsr.w	r3, r2, r3
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f47f ae91 	bne.w	80066c8 <HAL_GPIO_Init+0x10>
  }
}
 80069a6:	bf00      	nop
 80069a8:	bf00      	nop
 80069aa:	371c      	adds	r7, #28
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr
 80069b4:	40021000 	.word	0x40021000
 80069b8:	40010000 	.word	0x40010000
 80069bc:	48000400 	.word	0x48000400
 80069c0:	48000800 	.word	0x48000800
 80069c4:	48000c00 	.word	0x48000c00
 80069c8:	48001000 	.word	0x48001000
 80069cc:	48001400 	.word	0x48001400
 80069d0:	48001800 	.word	0x48001800
 80069d4:	48001c00 	.word	0x48001c00
 80069d8:	40010400 	.word	0x40010400

080069dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	460b      	mov	r3, r1
 80069e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	691a      	ldr	r2, [r3, #16]
 80069ec:	887b      	ldrh	r3, [r7, #2]
 80069ee:	4013      	ands	r3, r2
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d002      	beq.n	80069fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069f4:	2301      	movs	r3, #1
 80069f6:	73fb      	strb	r3, [r7, #15]
 80069f8:	e001      	b.n	80069fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069fa:	2300      	movs	r3, #0
 80069fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3714      	adds	r7, #20
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	460b      	mov	r3, r1
 8006a16:	807b      	strh	r3, [r7, #2]
 8006a18:	4613      	mov	r3, r2
 8006a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006a1c:	787b      	ldrb	r3, [r7, #1]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d003      	beq.n	8006a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a22:	887a      	ldrh	r2, [r7, #2]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a28:	e002      	b.n	8006a30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a2a:	887a      	ldrh	r2, [r7, #2]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a40:	4b0d      	ldr	r3, [pc, #52]	; (8006a78 <HAL_PWREx_GetVoltageRange+0x3c>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a4c:	d102      	bne.n	8006a54 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8006a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a52:	e00b      	b.n	8006a6c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8006a54:	4b08      	ldr	r3, [pc, #32]	; (8006a78 <HAL_PWREx_GetVoltageRange+0x3c>)
 8006a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a62:	d102      	bne.n	8006a6a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8006a64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a68:	e000      	b.n	8006a6c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8006a6a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	40007000 	.word	0x40007000

08006a7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d141      	bne.n	8006b0e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a8a:	4b4b      	ldr	r3, [pc, #300]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a96:	d131      	bne.n	8006afc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a98:	4b47      	ldr	r3, [pc, #284]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a9e:	4a46      	ldr	r2, [pc, #280]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006aa4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006aa8:	4b43      	ldr	r3, [pc, #268]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006ab0:	4a41      	ldr	r2, [pc, #260]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ab2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006ab6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006ab8:	4b40      	ldr	r3, [pc, #256]	; (8006bbc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2232      	movs	r2, #50	; 0x32
 8006abe:	fb02 f303 	mul.w	r3, r2, r3
 8006ac2:	4a3f      	ldr	r2, [pc, #252]	; (8006bc0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac8:	0c9b      	lsrs	r3, r3, #18
 8006aca:	3301      	adds	r3, #1
 8006acc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ace:	e002      	b.n	8006ad6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad6:	4b38      	ldr	r3, [pc, #224]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ae2:	d102      	bne.n	8006aea <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1f2      	bne.n	8006ad0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006aea:	4b33      	ldr	r3, [pc, #204]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006af6:	d158      	bne.n	8006baa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e057      	b.n	8006bac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006afc:	4b2e      	ldr	r3, [pc, #184]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b02:	4a2d      	ldr	r2, [pc, #180]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b08:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006b0c:	e04d      	b.n	8006baa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b14:	d141      	bne.n	8006b9a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006b16:	4b28      	ldr	r3, [pc, #160]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b22:	d131      	bne.n	8006b88 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b24:	4b24      	ldr	r3, [pc, #144]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b2a:	4a23      	ldr	r2, [pc, #140]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b34:	4b20      	ldr	r3, [pc, #128]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006b3c:	4a1e      	ldr	r2, [pc, #120]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006b44:	4b1d      	ldr	r3, [pc, #116]	; (8006bbc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2232      	movs	r2, #50	; 0x32
 8006b4a:	fb02 f303 	mul.w	r3, r2, r3
 8006b4e:	4a1c      	ldr	r2, [pc, #112]	; (8006bc0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006b50:	fba2 2303 	umull	r2, r3, r2, r3
 8006b54:	0c9b      	lsrs	r3, r3, #18
 8006b56:	3301      	adds	r3, #1
 8006b58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b5a:	e002      	b.n	8006b62 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b62:	4b15      	ldr	r3, [pc, #84]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b6e:	d102      	bne.n	8006b76 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1f2      	bne.n	8006b5c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006b76:	4b10      	ldr	r3, [pc, #64]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b78:	695b      	ldr	r3, [r3, #20]
 8006b7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b82:	d112      	bne.n	8006baa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006b84:	2303      	movs	r3, #3
 8006b86:	e011      	b.n	8006bac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b88:	4b0b      	ldr	r3, [pc, #44]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b8e:	4a0a      	ldr	r2, [pc, #40]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006b98:	e007      	b.n	8006baa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006b9a:	4b07      	ldr	r3, [pc, #28]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006ba2:	4a05      	ldr	r2, [pc, #20]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ba4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006ba8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3714      	adds	r7, #20
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr
 8006bb8:	40007000 	.word	0x40007000
 8006bbc:	20000214 	.word	0x20000214
 8006bc0:	431bde83 	.word	0x431bde83

08006bc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08a      	sub	sp, #40	; 0x28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d102      	bne.n	8006bd8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	f000 bc76 	b.w	80074c4 <HAL_RCC_OscConfig+0x900>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bd8:	4b97      	ldr	r3, [pc, #604]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 030c 	and.w	r3, r3, #12
 8006be0:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006be2:	4b95      	ldr	r3, [pc, #596]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	f003 0303 	and.w	r3, r3, #3
 8006bea:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 0310 	and.w	r3, r3, #16
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f000 80e6 	beq.w	8006dc6 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006bfa:	6a3b      	ldr	r3, [r7, #32]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d007      	beq.n	8006c10 <HAL_RCC_OscConfig+0x4c>
 8006c00:	6a3b      	ldr	r3, [r7, #32]
 8006c02:	2b0c      	cmp	r3, #12
 8006c04:	f040 808d 	bne.w	8006d22 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	f040 8089 	bne.w	8006d22 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006c10:	4b89      	ldr	r3, [pc, #548]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0302 	and.w	r3, r3, #2
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d006      	beq.n	8006c2a <HAL_RCC_OscConfig+0x66>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d102      	bne.n	8006c2a <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	f000 bc4d 	b.w	80074c4 <HAL_RCC_OscConfig+0x900>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c2e:	4b82      	ldr	r3, [pc, #520]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 0308 	and.w	r3, r3, #8
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d004      	beq.n	8006c44 <HAL_RCC_OscConfig+0x80>
 8006c3a:	4b7f      	ldr	r3, [pc, #508]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c42:	e005      	b.n	8006c50 <HAL_RCC_OscConfig+0x8c>
 8006c44:	4b7c      	ldr	r3, [pc, #496]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c4a:	091b      	lsrs	r3, r3, #4
 8006c4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d224      	bcs.n	8006c9e <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f000 fdf3 	bl	8007844 <RCC_SetFlashLatencyFromMSIRange>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d002      	beq.n	8006c6a <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	f000 bc2d 	b.w	80074c4 <HAL_RCC_OscConfig+0x900>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c6a:	4b73      	ldr	r3, [pc, #460]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a72      	ldr	r2, [pc, #456]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c70:	f043 0308 	orr.w	r3, r3, #8
 8006c74:	6013      	str	r3, [r2, #0]
 8006c76:	4b70      	ldr	r3, [pc, #448]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c82:	496d      	ldr	r1, [pc, #436]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c88:	4b6b      	ldr	r3, [pc, #428]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6a1b      	ldr	r3, [r3, #32]
 8006c94:	021b      	lsls	r3, r3, #8
 8006c96:	4968      	ldr	r1, [pc, #416]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	604b      	str	r3, [r1, #4]
 8006c9c:	e025      	b.n	8006cea <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c9e:	4b66      	ldr	r3, [pc, #408]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a65      	ldr	r2, [pc, #404]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006ca4:	f043 0308 	orr.w	r3, r3, #8
 8006ca8:	6013      	str	r3, [r2, #0]
 8006caa:	4b63      	ldr	r3, [pc, #396]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb6:	4960      	ldr	r1, [pc, #384]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006cbc:	4b5e      	ldr	r3, [pc, #376]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	021b      	lsls	r3, r3, #8
 8006cca:	495b      	ldr	r1, [pc, #364]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006cd0:	6a3b      	ldr	r3, [r7, #32]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d109      	bne.n	8006cea <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f000 fdb2 	bl	8007844 <RCC_SetFlashLatencyFromMSIRange>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e3ec      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006cea:	f000 fd1f 	bl	800772c <HAL_RCC_GetSysClockFreq>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	4b51      	ldr	r3, [pc, #324]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	091b      	lsrs	r3, r3, #4
 8006cf6:	f003 030f 	and.w	r3, r3, #15
 8006cfa:	4950      	ldr	r1, [pc, #320]	; (8006e3c <HAL_RCC_OscConfig+0x278>)
 8006cfc:	5ccb      	ldrb	r3, [r1, r3]
 8006cfe:	f003 031f 	and.w	r3, r3, #31
 8006d02:	fa22 f303 	lsr.w	r3, r2, r3
 8006d06:	4a4e      	ldr	r2, [pc, #312]	; (8006e40 <HAL_RCC_OscConfig+0x27c>)
 8006d08:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006d0a:	4b4e      	ldr	r3, [pc, #312]	; (8006e44 <HAL_RCC_OscConfig+0x280>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7fd fd3c 	bl	800478c <HAL_InitTick>
 8006d14:	4603      	mov	r3, r0
 8006d16:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8006d18:	7dfb      	ldrb	r3, [r7, #23]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d052      	beq.n	8006dc4 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8006d1e:	7dfb      	ldrb	r3, [r7, #23]
 8006d20:	e3d0      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	69db      	ldr	r3, [r3, #28]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d032      	beq.n	8006d90 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006d2a:	4b43      	ldr	r3, [pc, #268]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a42      	ldr	r2, [pc, #264]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d30:	f043 0301 	orr.w	r3, r3, #1
 8006d34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006d36:	f7fd fd79 	bl	800482c <HAL_GetTick>
 8006d3a:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d3c:	e008      	b.n	8006d50 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d3e:	f7fd fd75 	bl	800482c <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	2b02      	cmp	r3, #2
 8006d4a:	d901      	bls.n	8006d50 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e3b9      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d50:	4b39      	ldr	r3, [pc, #228]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d0f0      	beq.n	8006d3e <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006d5c:	4b36      	ldr	r3, [pc, #216]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a35      	ldr	r2, [pc, #212]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d62:	f043 0308 	orr.w	r3, r3, #8
 8006d66:	6013      	str	r3, [r2, #0]
 8006d68:	4b33      	ldr	r3, [pc, #204]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d74:	4930      	ldr	r1, [pc, #192]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d76:	4313      	orrs	r3, r2
 8006d78:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006d7a:	4b2f      	ldr	r3, [pc, #188]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	021b      	lsls	r3, r3, #8
 8006d88:	492b      	ldr	r1, [pc, #172]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	604b      	str	r3, [r1, #4]
 8006d8e:	e01a      	b.n	8006dc6 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006d90:	4b29      	ldr	r3, [pc, #164]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a28      	ldr	r2, [pc, #160]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006d96:	f023 0301 	bic.w	r3, r3, #1
 8006d9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006d9c:	f7fd fd46 	bl	800482c <HAL_GetTick>
 8006da0:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006da2:	e008      	b.n	8006db6 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006da4:	f7fd fd42 	bl	800482c <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d901      	bls.n	8006db6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e386      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006db6:	4b20      	ldr	r3, [pc, #128]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0302 	and.w	r3, r3, #2
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1f0      	bne.n	8006da4 <HAL_RCC_OscConfig+0x1e0>
 8006dc2:	e000      	b.n	8006dc6 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006dc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d073      	beq.n	8006eba <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006dd2:	6a3b      	ldr	r3, [r7, #32]
 8006dd4:	2b08      	cmp	r3, #8
 8006dd6:	d005      	beq.n	8006de4 <HAL_RCC_OscConfig+0x220>
 8006dd8:	6a3b      	ldr	r3, [r7, #32]
 8006dda:	2b0c      	cmp	r3, #12
 8006ddc:	d10e      	bne.n	8006dfc <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	2b03      	cmp	r3, #3
 8006de2:	d10b      	bne.n	8006dfc <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006de4:	4b14      	ldr	r3, [pc, #80]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d063      	beq.n	8006eb8 <HAL_RCC_OscConfig+0x2f4>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d15f      	bne.n	8006eb8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e363      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e04:	d106      	bne.n	8006e14 <HAL_RCC_OscConfig+0x250>
 8006e06:	4b0c      	ldr	r3, [pc, #48]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a0b      	ldr	r2, [pc, #44]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e10:	6013      	str	r3, [r2, #0]
 8006e12:	e025      	b.n	8006e60 <HAL_RCC_OscConfig+0x29c>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006e1c:	d114      	bne.n	8006e48 <HAL_RCC_OscConfig+0x284>
 8006e1e:	4b06      	ldr	r3, [pc, #24]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a05      	ldr	r2, [pc, #20]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006e24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e28:	6013      	str	r3, [r2, #0]
 8006e2a:	4b03      	ldr	r3, [pc, #12]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a02      	ldr	r2, [pc, #8]	; (8006e38 <HAL_RCC_OscConfig+0x274>)
 8006e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e34:	6013      	str	r3, [r2, #0]
 8006e36:	e013      	b.n	8006e60 <HAL_RCC_OscConfig+0x29c>
 8006e38:	40021000 	.word	0x40021000
 8006e3c:	0800995c 	.word	0x0800995c
 8006e40:	20000214 	.word	0x20000214
 8006e44:	20000218 	.word	0x20000218
 8006e48:	4b8f      	ldr	r3, [pc, #572]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a8e      	ldr	r2, [pc, #568]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e52:	6013      	str	r3, [r2, #0]
 8006e54:	4b8c      	ldr	r3, [pc, #560]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a8b      	ldr	r2, [pc, #556]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006e5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d013      	beq.n	8006e90 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e68:	f7fd fce0 	bl	800482c <HAL_GetTick>
 8006e6c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e6e:	e008      	b.n	8006e82 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e70:	f7fd fcdc 	bl	800482c <HAL_GetTick>
 8006e74:	4602      	mov	r2, r0
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	2b64      	cmp	r3, #100	; 0x64
 8006e7c:	d901      	bls.n	8006e82 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e320      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e82:	4b81      	ldr	r3, [pc, #516]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d0f0      	beq.n	8006e70 <HAL_RCC_OscConfig+0x2ac>
 8006e8e:	e014      	b.n	8006eba <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e90:	f7fd fccc 	bl	800482c <HAL_GetTick>
 8006e94:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e96:	e008      	b.n	8006eaa <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e98:	f7fd fcc8 	bl	800482c <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	2b64      	cmp	r3, #100	; 0x64
 8006ea4:	d901      	bls.n	8006eaa <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e30c      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006eaa:	4b77      	ldr	r3, [pc, #476]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1f0      	bne.n	8006e98 <HAL_RCC_OscConfig+0x2d4>
 8006eb6:	e000      	b.n	8006eba <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d060      	beq.n	8006f88 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006ec6:	6a3b      	ldr	r3, [r7, #32]
 8006ec8:	2b04      	cmp	r3, #4
 8006eca:	d005      	beq.n	8006ed8 <HAL_RCC_OscConfig+0x314>
 8006ecc:	6a3b      	ldr	r3, [r7, #32]
 8006ece:	2b0c      	cmp	r3, #12
 8006ed0:	d119      	bne.n	8006f06 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d116      	bne.n	8006f06 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ed8:	4b6b      	ldr	r3, [pc, #428]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d005      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x32c>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d101      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e2e9      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ef0:	4b65      	ldr	r3, [pc, #404]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	691b      	ldr	r3, [r3, #16]
 8006efc:	061b      	lsls	r3, r3, #24
 8006efe:	4962      	ldr	r1, [pc, #392]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f04:	e040      	b.n	8006f88 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d023      	beq.n	8006f56 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f0e:	4b5e      	ldr	r3, [pc, #376]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a5d      	ldr	r2, [pc, #372]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1a:	f7fd fc87 	bl	800482c <HAL_GetTick>
 8006f1e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f20:	e008      	b.n	8006f34 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f22:	f7fd fc83 	bl	800482c <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	69bb      	ldr	r3, [r7, #24]
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d901      	bls.n	8006f34 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8006f30:	2303      	movs	r3, #3
 8006f32:	e2c7      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f34:	4b54      	ldr	r3, [pc, #336]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d0f0      	beq.n	8006f22 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f40:	4b51      	ldr	r3, [pc, #324]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	061b      	lsls	r3, r3, #24
 8006f4e:	494e      	ldr	r1, [pc, #312]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	604b      	str	r3, [r1, #4]
 8006f54:	e018      	b.n	8006f88 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f56:	4b4c      	ldr	r3, [pc, #304]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a4b      	ldr	r2, [pc, #300]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f62:	f7fd fc63 	bl	800482c <HAL_GetTick>
 8006f66:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f68:	e008      	b.n	8006f7c <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f6a:	f7fd fc5f 	bl	800482c <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d901      	bls.n	8006f7c <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e2a3      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f7c:	4b42      	ldr	r3, [pc, #264]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d1f0      	bne.n	8006f6a <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 0308 	and.w	r3, r3, #8
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f000 8082 	beq.w	800709a <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	695b      	ldr	r3, [r3, #20]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d05f      	beq.n	800705e <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8006f9e:	4b3a      	ldr	r3, [pc, #232]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fa4:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	699a      	ldr	r2, [r3, #24]
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	f003 0310 	and.w	r3, r3, #16
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d037      	beq.n	8007024 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	f003 0302 	and.w	r3, r3, #2
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d006      	beq.n	8006fcc <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d101      	bne.n	8006fcc <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e27b      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d01b      	beq.n	800700e <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8006fd6:	4b2c      	ldr	r3, [pc, #176]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fdc:	4a2a      	ldr	r2, [pc, #168]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8006fde:	f023 0301 	bic.w	r3, r3, #1
 8006fe2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006fe6:	f7fd fc21 	bl	800482c <HAL_GetTick>
 8006fea:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006fec:	e008      	b.n	8007000 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fee:	f7fd fc1d 	bl	800482c <HAL_GetTick>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	2b11      	cmp	r3, #17
 8006ffa:	d901      	bls.n	8007000 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e261      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007000:	4b21      	ldr	r3, [pc, #132]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8007002:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007006:	f003 0302 	and.w	r3, r3, #2
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1ef      	bne.n	8006fee <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 800700e:	4b1e      	ldr	r3, [pc, #120]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8007010:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007014:	f023 0210 	bic.w	r2, r3, #16
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	699b      	ldr	r3, [r3, #24]
 800701c:	491a      	ldr	r1, [pc, #104]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 800701e:	4313      	orrs	r3, r2
 8007020:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007024:	4b18      	ldr	r3, [pc, #96]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8007026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800702a:	4a17      	ldr	r2, [pc, #92]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 800702c:	f043 0301 	orr.w	r3, r3, #1
 8007030:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007034:	f7fd fbfa 	bl	800482c <HAL_GetTick>
 8007038:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800703a:	e008      	b.n	800704e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800703c:	f7fd fbf6 	bl	800482c <HAL_GetTick>
 8007040:	4602      	mov	r2, r0
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	2b11      	cmp	r3, #17
 8007048:	d901      	bls.n	800704e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e23a      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800704e:	4b0e      	ldr	r3, [pc, #56]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8007050:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007054:	f003 0302 	and.w	r3, r3, #2
 8007058:	2b00      	cmp	r3, #0
 800705a:	d0ef      	beq.n	800703c <HAL_RCC_OscConfig+0x478>
 800705c:	e01d      	b.n	800709a <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800705e:	4b0a      	ldr	r3, [pc, #40]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8007060:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007064:	4a08      	ldr	r2, [pc, #32]	; (8007088 <HAL_RCC_OscConfig+0x4c4>)
 8007066:	f023 0301 	bic.w	r3, r3, #1
 800706a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800706e:	f7fd fbdd 	bl	800482c <HAL_GetTick>
 8007072:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007074:	e00a      	b.n	800708c <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007076:	f7fd fbd9 	bl	800482c <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	2b11      	cmp	r3, #17
 8007082:	d903      	bls.n	800708c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e21d      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
 8007088:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800708c:	4b83      	ldr	r3, [pc, #524]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800708e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1ed      	bne.n	8007076 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0304 	and.w	r3, r3, #4
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 80bd 	beq.w	8007222 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070a8:	2300      	movs	r3, #0
 80070aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80070ae:	4b7b      	ldr	r3, [pc, #492]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 80070b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10e      	bne.n	80070d8 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070ba:	4b78      	ldr	r3, [pc, #480]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 80070bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070be:	4a77      	ldr	r2, [pc, #476]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 80070c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070c4:	6593      	str	r3, [r2, #88]	; 0x58
 80070c6:	4b75      	ldr	r3, [pc, #468]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 80070c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ce:	60fb      	str	r3, [r7, #12]
 80070d0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80070d2:	2301      	movs	r3, #1
 80070d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070d8:	4b71      	ldr	r3, [pc, #452]	; (80072a0 <HAL_RCC_OscConfig+0x6dc>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d118      	bne.n	8007116 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80070e4:	4b6e      	ldr	r3, [pc, #440]	; (80072a0 <HAL_RCC_OscConfig+0x6dc>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a6d      	ldr	r2, [pc, #436]	; (80072a0 <HAL_RCC_OscConfig+0x6dc>)
 80070ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070f0:	f7fd fb9c 	bl	800482c <HAL_GetTick>
 80070f4:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070f6:	e008      	b.n	800710a <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070f8:	f7fd fb98 	bl	800482c <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b02      	cmp	r3, #2
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e1dc      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800710a:	4b65      	ldr	r3, [pc, #404]	; (80072a0 <HAL_RCC_OscConfig+0x6dc>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0f0      	beq.n	80070f8 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f003 0301 	and.w	r3, r3, #1
 800711e:	2b00      	cmp	r3, #0
 8007120:	d02c      	beq.n	800717c <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8007122:	4b5e      	ldr	r3, [pc, #376]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007128:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007134:	4959      	ldr	r1, [pc, #356]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007136:	4313      	orrs	r3, r2
 8007138:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	f003 0304 	and.w	r3, r3, #4
 8007144:	2b00      	cmp	r3, #0
 8007146:	d010      	beq.n	800716a <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007148:	4b54      	ldr	r3, [pc, #336]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800714a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800714e:	4a53      	ldr	r2, [pc, #332]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007150:	f043 0304 	orr.w	r3, r3, #4
 8007154:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007158:	4b50      	ldr	r3, [pc, #320]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800715a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800715e:	4a4f      	ldr	r2, [pc, #316]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007160:	f043 0301 	orr.w	r3, r3, #1
 8007164:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007168:	e018      	b.n	800719c <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800716a:	4b4c      	ldr	r3, [pc, #304]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800716c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007170:	4a4a      	ldr	r2, [pc, #296]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007172:	f043 0301 	orr.w	r3, r3, #1
 8007176:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800717a:	e00f      	b.n	800719c <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800717c:	4b47      	ldr	r3, [pc, #284]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800717e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007182:	4a46      	ldr	r2, [pc, #280]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007184:	f023 0301 	bic.w	r3, r3, #1
 8007188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800718c:	4b43      	ldr	r3, [pc, #268]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800718e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007192:	4a42      	ldr	r2, [pc, #264]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007194:	f023 0304 	bic.w	r3, r3, #4
 8007198:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d016      	beq.n	80071d2 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071a4:	f7fd fb42 	bl	800482c <HAL_GetTick>
 80071a8:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071aa:	e00a      	b.n	80071c2 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071ac:	f7fd fb3e 	bl	800482c <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d901      	bls.n	80071c2 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e180      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071c2:	4b36      	ldr	r3, [pc, #216]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 80071c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071c8:	f003 0302 	and.w	r3, r3, #2
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d0ed      	beq.n	80071ac <HAL_RCC_OscConfig+0x5e8>
 80071d0:	e01d      	b.n	800720e <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071d2:	f7fd fb2b 	bl	800482c <HAL_GetTick>
 80071d6:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80071d8:	e00a      	b.n	80071f0 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071da:	f7fd fb27 	bl	800482c <HAL_GetTick>
 80071de:	4602      	mov	r2, r0
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	1ad3      	subs	r3, r2, r3
 80071e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d901      	bls.n	80071f0 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 80071ec:	2303      	movs	r3, #3
 80071ee:	e169      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80071f0:	4b2a      	ldr	r3, [pc, #168]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 80071f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071f6:	f003 0302 	and.w	r3, r3, #2
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1ed      	bne.n	80071da <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80071fe:	4b27      	ldr	r3, [pc, #156]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007204:	4a25      	ldr	r2, [pc, #148]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800720a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800720e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007212:	2b01      	cmp	r3, #1
 8007214:	d105      	bne.n	8007222 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007216:	4b21      	ldr	r3, [pc, #132]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800721a:	4a20      	ldr	r2, [pc, #128]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800721c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007220:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0320 	and.w	r3, r3, #32
 800722a:	2b00      	cmp	r3, #0
 800722c:	d041      	beq.n	80072b2 <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007232:	2b00      	cmp	r3, #0
 8007234:	d01c      	beq.n	8007270 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007236:	4b19      	ldr	r3, [pc, #100]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007238:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800723c:	4a17      	ldr	r2, [pc, #92]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 800723e:	f043 0301 	orr.w	r3, r3, #1
 8007242:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007246:	f7fd faf1 	bl	800482c <HAL_GetTick>
 800724a:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800724e:	f7fd faed 	bl	800482c <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e131      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007260:	4b0e      	ldr	r3, [pc, #56]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007262:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d0ef      	beq.n	800724e <HAL_RCC_OscConfig+0x68a>
 800726e:	e020      	b.n	80072b2 <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007270:	4b0a      	ldr	r3, [pc, #40]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007272:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007276:	4a09      	ldr	r2, [pc, #36]	; (800729c <HAL_RCC_OscConfig+0x6d8>)
 8007278:	f023 0301 	bic.w	r3, r3, #1
 800727c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007280:	f7fd fad4 	bl	800482c <HAL_GetTick>
 8007284:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007286:	e00d      	b.n	80072a4 <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007288:	f7fd fad0 	bl	800482c <HAL_GetTick>
 800728c:	4602      	mov	r2, r0
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	2b02      	cmp	r3, #2
 8007294:	d906      	bls.n	80072a4 <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8007296:	2303      	movs	r3, #3
 8007298:	e114      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
 800729a:	bf00      	nop
 800729c:	40021000 	.word	0x40021000
 80072a0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80072a4:	4b89      	ldr	r3, [pc, #548]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80072a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80072aa:	f003 0302 	and.w	r3, r3, #2
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1ea      	bne.n	8007288 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f000 8103 	beq.w	80074c2 <HAL_RCC_OscConfig+0x8fe>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	f040 80cb 	bne.w	800745c <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80072c6:	4b81      	ldr	r3, [pc, #516]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	f003 0203 	and.w	r2, r3, #3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d12c      	bne.n	8007334 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072e4:	3b01      	subs	r3, #1
 80072e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d123      	bne.n	8007334 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d11b      	bne.n	8007334 <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007306:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007308:	429a      	cmp	r2, r3
 800730a:	d113      	bne.n	8007334 <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007316:	085b      	lsrs	r3, r3, #1
 8007318:	3b01      	subs	r3, #1
 800731a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800731c:	429a      	cmp	r2, r3
 800731e:	d109      	bne.n	8007334 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800732a:	085b      	lsrs	r3, r3, #1
 800732c:	3b01      	subs	r3, #1
 800732e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007330:	429a      	cmp	r2, r3
 8007332:	d06d      	beq.n	8007410 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007334:	6a3b      	ldr	r3, [r7, #32]
 8007336:	2b0c      	cmp	r3, #12
 8007338:	d068      	beq.n	800740c <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800733a:	4b64      	ldr	r3, [pc, #400]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d105      	bne.n	8007352 <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007346:	4b61      	ldr	r3, [pc, #388]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e0b6      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007356:	4b5d      	ldr	r3, [pc, #372]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a5c      	ldr	r2, [pc, #368]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800735c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007360:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007362:	f7fd fa63 	bl	800482c <HAL_GetTick>
 8007366:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007368:	e008      	b.n	800737c <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800736a:	f7fd fa5f 	bl	800482c <HAL_GetTick>
 800736e:	4602      	mov	r2, r0
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	1ad3      	subs	r3, r2, r3
 8007374:	2b02      	cmp	r3, #2
 8007376:	d901      	bls.n	800737c <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8007378:	2303      	movs	r3, #3
 800737a:	e0a3      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800737c:	4b53      	ldr	r3, [pc, #332]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d1f0      	bne.n	800736a <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007388:	4b50      	ldr	r3, [pc, #320]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	4b50      	ldr	r3, [pc, #320]	; (80074d0 <HAL_RCC_OscConfig+0x90c>)
 800738e:	4013      	ands	r3, r2
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007398:	3a01      	subs	r2, #1
 800739a:	0112      	lsls	r2, r2, #4
 800739c:	4311      	orrs	r1, r2
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80073a2:	0212      	lsls	r2, r2, #8
 80073a4:	4311      	orrs	r1, r2
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80073aa:	0852      	lsrs	r2, r2, #1
 80073ac:	3a01      	subs	r2, #1
 80073ae:	0552      	lsls	r2, r2, #21
 80073b0:	4311      	orrs	r1, r2
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80073b6:	0852      	lsrs	r2, r2, #1
 80073b8:	3a01      	subs	r2, #1
 80073ba:	0652      	lsls	r2, r2, #25
 80073bc:	4311      	orrs	r1, r2
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80073c2:	06d2      	lsls	r2, r2, #27
 80073c4:	430a      	orrs	r2, r1
 80073c6:	4941      	ldr	r1, [pc, #260]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80073cc:	4b3f      	ldr	r3, [pc, #252]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a3e      	ldr	r2, [pc, #248]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80073d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80073d8:	4b3c      	ldr	r3, [pc, #240]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	4a3b      	ldr	r2, [pc, #236]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80073de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80073e4:	f7fd fa22 	bl	800482c <HAL_GetTick>
 80073e8:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073ea:	e008      	b.n	80073fe <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073ec:	f7fd fa1e 	bl	800482c <HAL_GetTick>
 80073f0:	4602      	mov	r2, r0
 80073f2:	69bb      	ldr	r3, [r7, #24]
 80073f4:	1ad3      	subs	r3, r2, r3
 80073f6:	2b02      	cmp	r3, #2
 80073f8:	d901      	bls.n	80073fe <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e062      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073fe:	4b33      	ldr	r3, [pc, #204]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d0f0      	beq.n	80073ec <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800740a:	e05a      	b.n	80074c2 <HAL_RCC_OscConfig+0x8fe>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e059      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007410:	4b2e      	ldr	r3, [pc, #184]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007418:	2b00      	cmp	r3, #0
 800741a:	d152      	bne.n	80074c2 <HAL_RCC_OscConfig+0x8fe>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800741c:	4b2b      	ldr	r3, [pc, #172]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a2a      	ldr	r2, [pc, #168]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007422:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007426:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007428:	4b28      	ldr	r3, [pc, #160]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	4a27      	ldr	r2, [pc, #156]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800742e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007432:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007434:	f7fd f9fa 	bl	800482c <HAL_GetTick>
 8007438:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800743a:	e008      	b.n	800744e <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800743c:	f7fd f9f6 	bl	800482c <HAL_GetTick>
 8007440:	4602      	mov	r2, r0
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	1ad3      	subs	r3, r2, r3
 8007446:	2b02      	cmp	r3, #2
 8007448:	d901      	bls.n	800744e <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	e03a      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800744e:	4b1f      	ldr	r3, [pc, #124]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d0f0      	beq.n	800743c <HAL_RCC_OscConfig+0x878>
 800745a:	e032      	b.n	80074c2 <HAL_RCC_OscConfig+0x8fe>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	2b0c      	cmp	r3, #12
 8007460:	d02d      	beq.n	80074be <HAL_RCC_OscConfig+0x8fa>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007462:	4b1a      	ldr	r3, [pc, #104]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a19      	ldr	r2, [pc, #100]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007468:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800746c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800746e:	4b17      	ldr	r3, [pc, #92]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8007476:	2b00      	cmp	r3, #0
 8007478:	d105      	bne.n	8007486 <HAL_RCC_OscConfig+0x8c2>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800747a:	4b14      	ldr	r3, [pc, #80]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	4a13      	ldr	r2, [pc, #76]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007480:	f023 0303 	bic.w	r3, r3, #3
 8007484:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007486:	4b11      	ldr	r3, [pc, #68]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	4a10      	ldr	r2, [pc, #64]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 800748c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007494:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007496:	f7fd f9c9 	bl	800482c <HAL_GetTick>
 800749a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800749c:	e008      	b.n	80074b0 <HAL_RCC_OscConfig+0x8ec>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800749e:	f7fd f9c5 	bl	800482c <HAL_GetTick>
 80074a2:	4602      	mov	r2, r0
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d901      	bls.n	80074b0 <HAL_RCC_OscConfig+0x8ec>
          {
            return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e009      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074b0:	4b06      	ldr	r3, [pc, #24]	; (80074cc <HAL_RCC_OscConfig+0x908>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1f0      	bne.n	800749e <HAL_RCC_OscConfig+0x8da>
 80074bc:	e001      	b.n	80074c2 <HAL_RCC_OscConfig+0x8fe>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e000      	b.n	80074c4 <HAL_RCC_OscConfig+0x900>
      }
    }
  }
  return HAL_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3728      	adds	r7, #40	; 0x28
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	40021000 	.word	0x40021000
 80074d0:	019d800c 	.word	0x019d800c

080074d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b086      	sub	sp, #24
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80074de:	2300      	movs	r3, #0
 80074e0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d101      	bne.n	80074ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e10f      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80074ec:	4b89      	ldr	r3, [pc, #548]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 030f 	and.w	r3, r3, #15
 80074f4:	683a      	ldr	r2, [r7, #0]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d910      	bls.n	800751c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074fa:	4b86      	ldr	r3, [pc, #536]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f023 020f 	bic.w	r2, r3, #15
 8007502:	4984      	ldr	r1, [pc, #528]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	4313      	orrs	r3, r2
 8007508:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800750a:	4b82      	ldr	r3, [pc, #520]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 030f 	and.w	r3, r3, #15
 8007512:	683a      	ldr	r2, [r7, #0]
 8007514:	429a      	cmp	r2, r3
 8007516:	d001      	beq.n	800751c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e0f7      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	f000 8089 	beq.w	800763c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	2b03      	cmp	r3, #3
 8007530:	d133      	bne.n	800759a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007532:	4b79      	ldr	r3, [pc, #484]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d101      	bne.n	8007542 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e0e4      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007542:	f000 f9d9 	bl	80078f8 <RCC_GetSysClockFreqFromPLLSource>
 8007546:	4603      	mov	r3, r0
 8007548:	4a74      	ldr	r2, [pc, #464]	; (800771c <HAL_RCC_ClockConfig+0x248>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d955      	bls.n	80075fa <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800754e:	4b72      	ldr	r3, [pc, #456]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10a      	bne.n	8007570 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800755a:	4b6f      	ldr	r3, [pc, #444]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007562:	4a6d      	ldr	r2, [pc, #436]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007564:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007568:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800756a:	2380      	movs	r3, #128	; 0x80
 800756c:	617b      	str	r3, [r7, #20]
 800756e:	e044      	b.n	80075fa <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	d03e      	beq.n	80075fa <HAL_RCC_ClockConfig+0x126>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d13a      	bne.n	80075fa <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007584:	4b64      	ldr	r3, [pc, #400]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800758c:	4a62      	ldr	r2, [pc, #392]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 800758e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007592:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007594:	2380      	movs	r3, #128	; 0x80
 8007596:	617b      	str	r3, [r7, #20]
 8007598:	e02f      	b.n	80075fa <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	2b02      	cmp	r3, #2
 80075a0:	d107      	bne.n	80075b2 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075a2:	4b5d      	ldr	r3, [pc, #372]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d115      	bne.n	80075da <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	e0ac      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d107      	bne.n	80075ca <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80075ba:	4b57      	ldr	r3, [pc, #348]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d109      	bne.n	80075da <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e0a0      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80075ca:	4b53      	ldr	r3, [pc, #332]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d101      	bne.n	80075da <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e098      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80075da:	f000 f8a7 	bl	800772c <HAL_RCC_GetSysClockFreq>
 80075de:	4603      	mov	r3, r0
 80075e0:	4a4e      	ldr	r2, [pc, #312]	; (800771c <HAL_RCC_ClockConfig+0x248>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d909      	bls.n	80075fa <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80075e6:	4b4c      	ldr	r3, [pc, #304]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075ee:	4a4a      	ldr	r2, [pc, #296]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80075f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075f4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80075f6:	2380      	movs	r3, #128	; 0x80
 80075f8:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80075fa:	4b47      	ldr	r3, [pc, #284]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	f023 0203 	bic.w	r2, r3, #3
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	4944      	ldr	r1, [pc, #272]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007608:	4313      	orrs	r3, r2
 800760a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800760c:	f7fd f90e 	bl	800482c <HAL_GetTick>
 8007610:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007612:	e00a      	b.n	800762a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007614:	f7fd f90a 	bl	800482c <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007622:	4293      	cmp	r3, r2
 8007624:	d901      	bls.n	800762a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e070      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800762a:	4b3b      	ldr	r3, [pc, #236]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	f003 020c 	and.w	r2, r3, #12
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	429a      	cmp	r2, r3
 800763a:	d1eb      	bne.n	8007614 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0302 	and.w	r3, r3, #2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d009      	beq.n	800765c <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007648:	4b33      	ldr	r3, [pc, #204]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	4930      	ldr	r1, [pc, #192]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007656:	4313      	orrs	r3, r2
 8007658:	608b      	str	r3, [r1, #8]
 800765a:	e008      	b.n	800766e <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	2b80      	cmp	r3, #128	; 0x80
 8007660:	d105      	bne.n	800766e <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007662:	4b2d      	ldr	r3, [pc, #180]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	4a2c      	ldr	r2, [pc, #176]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 8007668:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800766c:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800766e:	4b29      	ldr	r3, [pc, #164]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 030f 	and.w	r3, r3, #15
 8007676:	683a      	ldr	r2, [r7, #0]
 8007678:	429a      	cmp	r2, r3
 800767a:	d210      	bcs.n	800769e <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800767c:	4b25      	ldr	r3, [pc, #148]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f023 020f 	bic.w	r2, r3, #15
 8007684:	4923      	ldr	r1, [pc, #140]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	4313      	orrs	r3, r2
 800768a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800768c:	4b21      	ldr	r3, [pc, #132]	; (8007714 <HAL_RCC_ClockConfig+0x240>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 030f 	and.w	r3, r3, #15
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	429a      	cmp	r2, r3
 8007698:	d001      	beq.n	800769e <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e036      	b.n	800770c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0304 	and.w	r3, r3, #4
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d008      	beq.n	80076bc <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076aa:	4b1b      	ldr	r3, [pc, #108]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	4918      	ldr	r1, [pc, #96]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80076b8:	4313      	orrs	r3, r2
 80076ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 0308 	and.w	r3, r3, #8
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d009      	beq.n	80076dc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076c8:	4b13      	ldr	r3, [pc, #76]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	00db      	lsls	r3, r3, #3
 80076d6:	4910      	ldr	r1, [pc, #64]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80076d8:	4313      	orrs	r3, r2
 80076da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80076dc:	f000 f826 	bl	800772c <HAL_RCC_GetSysClockFreq>
 80076e0:	4602      	mov	r2, r0
 80076e2:	4b0d      	ldr	r3, [pc, #52]	; (8007718 <HAL_RCC_ClockConfig+0x244>)
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	091b      	lsrs	r3, r3, #4
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	490c      	ldr	r1, [pc, #48]	; (8007720 <HAL_RCC_ClockConfig+0x24c>)
 80076ee:	5ccb      	ldrb	r3, [r1, r3]
 80076f0:	f003 031f 	and.w	r3, r3, #31
 80076f4:	fa22 f303 	lsr.w	r3, r2, r3
 80076f8:	4a0a      	ldr	r2, [pc, #40]	; (8007724 <HAL_RCC_ClockConfig+0x250>)
 80076fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80076fc:	4b0a      	ldr	r3, [pc, #40]	; (8007728 <HAL_RCC_ClockConfig+0x254>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4618      	mov	r0, r3
 8007702:	f7fd f843 	bl	800478c <HAL_InitTick>
 8007706:	4603      	mov	r3, r0
 8007708:	73fb      	strb	r3, [r7, #15]

  return status;
 800770a:	7bfb      	ldrb	r3, [r7, #15]
}
 800770c:	4618      	mov	r0, r3
 800770e:	3718      	adds	r7, #24
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	40022000 	.word	0x40022000
 8007718:	40021000 	.word	0x40021000
 800771c:	04c4b400 	.word	0x04c4b400
 8007720:	0800995c 	.word	0x0800995c
 8007724:	20000214 	.word	0x20000214
 8007728:	20000218 	.word	0x20000218

0800772c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800772c:	b480      	push	{r7}
 800772e:	b089      	sub	sp, #36	; 0x24
 8007730:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007732:	2300      	movs	r3, #0
 8007734:	61fb      	str	r3, [r7, #28]
 8007736:	2300      	movs	r3, #0
 8007738:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800773a:	4b3e      	ldr	r3, [pc, #248]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	f003 030c 	and.w	r3, r3, #12
 8007742:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007744:	4b3b      	ldr	r3, [pc, #236]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	f003 0303 	and.w	r3, r3, #3
 800774c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d005      	beq.n	8007760 <HAL_RCC_GetSysClockFreq+0x34>
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	2b0c      	cmp	r3, #12
 8007758:	d121      	bne.n	800779e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2b01      	cmp	r3, #1
 800775e:	d11e      	bne.n	800779e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007760:	4b34      	ldr	r3, [pc, #208]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 0308 	and.w	r3, r3, #8
 8007768:	2b00      	cmp	r3, #0
 800776a:	d107      	bne.n	800777c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800776c:	4b31      	ldr	r3, [pc, #196]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 800776e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007772:	0a1b      	lsrs	r3, r3, #8
 8007774:	f003 030f 	and.w	r3, r3, #15
 8007778:	61fb      	str	r3, [r7, #28]
 800777a:	e005      	b.n	8007788 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800777c:	4b2d      	ldr	r3, [pc, #180]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	091b      	lsrs	r3, r3, #4
 8007782:	f003 030f 	and.w	r3, r3, #15
 8007786:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007788:	4a2b      	ldr	r2, [pc, #172]	; (8007838 <HAL_RCC_GetSysClockFreq+0x10c>)
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007790:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d10d      	bne.n	80077b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800779c:	e00a      	b.n	80077b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	2b04      	cmp	r3, #4
 80077a2:	d102      	bne.n	80077aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80077a4:	4b25      	ldr	r3, [pc, #148]	; (800783c <HAL_RCC_GetSysClockFreq+0x110>)
 80077a6:	61bb      	str	r3, [r7, #24]
 80077a8:	e004      	b.n	80077b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	2b08      	cmp	r3, #8
 80077ae:	d101      	bne.n	80077b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80077b0:	4b23      	ldr	r3, [pc, #140]	; (8007840 <HAL_RCC_GetSysClockFreq+0x114>)
 80077b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	2b0c      	cmp	r3, #12
 80077b8:	d134      	bne.n	8007824 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80077ba:	4b1e      	ldr	r3, [pc, #120]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	f003 0303 	and.w	r3, r3, #3
 80077c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d003      	beq.n	80077d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	2b03      	cmp	r3, #3
 80077ce:	d003      	beq.n	80077d8 <HAL_RCC_GetSysClockFreq+0xac>
 80077d0:	e005      	b.n	80077de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80077d2:	4b1a      	ldr	r3, [pc, #104]	; (800783c <HAL_RCC_GetSysClockFreq+0x110>)
 80077d4:	617b      	str	r3, [r7, #20]
      break;
 80077d6:	e005      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80077d8:	4b19      	ldr	r3, [pc, #100]	; (8007840 <HAL_RCC_GetSysClockFreq+0x114>)
 80077da:	617b      	str	r3, [r7, #20]
      break;
 80077dc:	e002      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	617b      	str	r3, [r7, #20]
      break;
 80077e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80077e4:	4b13      	ldr	r3, [pc, #76]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	091b      	lsrs	r3, r3, #4
 80077ea:	f003 030f 	and.w	r3, r3, #15
 80077ee:	3301      	adds	r3, #1
 80077f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80077f2:	4b10      	ldr	r3, [pc, #64]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	0a1b      	lsrs	r3, r3, #8
 80077f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077fc:	697a      	ldr	r2, [r7, #20]
 80077fe:	fb03 f202 	mul.w	r2, r3, r2
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	fbb2 f3f3 	udiv	r3, r2, r3
 8007808:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800780a:	4b0a      	ldr	r3, [pc, #40]	; (8007834 <HAL_RCC_GetSysClockFreq+0x108>)
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	0e5b      	lsrs	r3, r3, #25
 8007810:	f003 0303 	and.w	r3, r3, #3
 8007814:	3301      	adds	r3, #1
 8007816:	005b      	lsls	r3, r3, #1
 8007818:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007822:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007824:	69bb      	ldr	r3, [r7, #24]
}
 8007826:	4618      	mov	r0, r3
 8007828:	3724      	adds	r7, #36	; 0x24
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	40021000 	.word	0x40021000
 8007838:	0800996c 	.word	0x0800996c
 800783c:	00f42400 	.word	0x00f42400
 8007840:	007a1200 	.word	0x007a1200

08007844 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b086      	sub	sp, #24
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800784c:	2300      	movs	r3, #0
 800784e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007850:	4b27      	ldr	r3, [pc, #156]	; (80078f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007858:	2b00      	cmp	r3, #0
 800785a:	d003      	beq.n	8007864 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800785c:	f7ff f8ee 	bl	8006a3c <HAL_PWREx_GetVoltageRange>
 8007860:	6178      	str	r0, [r7, #20]
 8007862:	e014      	b.n	800788e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007864:	4b22      	ldr	r3, [pc, #136]	; (80078f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007868:	4a21      	ldr	r2, [pc, #132]	; (80078f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800786a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800786e:	6593      	str	r3, [r2, #88]	; 0x58
 8007870:	4b1f      	ldr	r3, [pc, #124]	; (80078f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007878:	60fb      	str	r3, [r7, #12]
 800787a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800787c:	f7ff f8de 	bl	8006a3c <HAL_PWREx_GetVoltageRange>
 8007880:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007882:	4b1b      	ldr	r3, [pc, #108]	; (80078f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007886:	4a1a      	ldr	r2, [pc, #104]	; (80078f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800788c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007894:	d10b      	bne.n	80078ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2b80      	cmp	r3, #128	; 0x80
 800789a:	d913      	bls.n	80078c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2ba0      	cmp	r3, #160	; 0xa0
 80078a0:	d902      	bls.n	80078a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80078a2:	2302      	movs	r3, #2
 80078a4:	613b      	str	r3, [r7, #16]
 80078a6:	e00d      	b.n	80078c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80078a8:	2301      	movs	r3, #1
 80078aa:	613b      	str	r3, [r7, #16]
 80078ac:	e00a      	b.n	80078c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2b7f      	cmp	r3, #127	; 0x7f
 80078b2:	d902      	bls.n	80078ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80078b4:	2302      	movs	r3, #2
 80078b6:	613b      	str	r3, [r7, #16]
 80078b8:	e004      	b.n	80078c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2b70      	cmp	r3, #112	; 0x70
 80078be:	d101      	bne.n	80078c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80078c0:	2301      	movs	r3, #1
 80078c2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80078c4:	4b0b      	ldr	r3, [pc, #44]	; (80078f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f023 020f 	bic.w	r2, r3, #15
 80078cc:	4909      	ldr	r1, [pc, #36]	; (80078f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80078d4:	4b07      	ldr	r3, [pc, #28]	; (80078f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 030f 	and.w	r3, r3, #15
 80078dc:	693a      	ldr	r2, [r7, #16]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d001      	beq.n	80078e6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e000      	b.n	80078e8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80078e6:	2300      	movs	r3, #0
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3718      	adds	r7, #24
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	40021000 	.word	0x40021000
 80078f4:	40022000 	.word	0x40022000

080078f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b087      	sub	sp, #28
 80078fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80078fe:	2300      	movs	r3, #0
 8007900:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8007902:	4b2d      	ldr	r3, [pc, #180]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	f003 0303 	and.w	r3, r3, #3
 800790a:	2b01      	cmp	r3, #1
 800790c:	d118      	bne.n	8007940 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800790e:	4b2a      	ldr	r3, [pc, #168]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 0308 	and.w	r3, r3, #8
 8007916:	2b00      	cmp	r3, #0
 8007918:	d107      	bne.n	800792a <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800791a:	4b27      	ldr	r3, [pc, #156]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800791c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007920:	0a1b      	lsrs	r3, r3, #8
 8007922:	f003 030f 	and.w	r3, r3, #15
 8007926:	617b      	str	r3, [r7, #20]
 8007928:	e005      	b.n	8007936 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800792a:	4b23      	ldr	r3, [pc, #140]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	091b      	lsrs	r3, r3, #4
 8007930:	f003 030f 	and.w	r3, r3, #15
 8007934:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007936:	4a21      	ldr	r2, [pc, #132]	; (80079bc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800793e:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007940:	4b1d      	ldr	r3, [pc, #116]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	f003 0303 	and.w	r3, r3, #3
 8007948:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b02      	cmp	r3, #2
 800794e:	d003      	beq.n	8007958 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2b03      	cmp	r3, #3
 8007954:	d003      	beq.n	800795e <RCC_GetSysClockFreqFromPLLSource+0x66>
 8007956:	e005      	b.n	8007964 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8007958:	4b19      	ldr	r3, [pc, #100]	; (80079c0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800795a:	613b      	str	r3, [r7, #16]
    break;
 800795c:	e005      	b.n	800796a <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800795e:	4b19      	ldr	r3, [pc, #100]	; (80079c4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8007960:	613b      	str	r3, [r7, #16]
    break;
 8007962:	e002      	b.n	800796a <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	613b      	str	r3, [r7, #16]
    break;
 8007968:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800796a:	4b13      	ldr	r3, [pc, #76]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	091b      	lsrs	r3, r3, #4
 8007970:	f003 030f 	and.w	r3, r3, #15
 8007974:	3301      	adds	r3, #1
 8007976:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007978:	4b0f      	ldr	r3, [pc, #60]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	0a1b      	lsrs	r3, r3, #8
 800797e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	fb03 f202 	mul.w	r2, r3, r2
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	fbb2 f3f3 	udiv	r3, r2, r3
 800798e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007990:	4b09      	ldr	r3, [pc, #36]	; (80079b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	0e5b      	lsrs	r3, r3, #25
 8007996:	f003 0303 	and.w	r3, r3, #3
 800799a:	3301      	adds	r3, #1
 800799c:	005b      	lsls	r3, r3, #1
 800799e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80079a0:	693a      	ldr	r2, [r7, #16]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80079a8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80079aa:	683b      	ldr	r3, [r7, #0]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	371c      	adds	r7, #28
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr
 80079b8:	40021000 	.word	0x40021000
 80079bc:	0800996c 	.word	0x0800996c
 80079c0:	00f42400 	.word	0x00f42400
 80079c4:	007a1200 	.word	0x007a1200

080079c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80079d0:	2300      	movs	r3, #0
 80079d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80079d4:	2300      	movs	r3, #0
 80079d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d040      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079e8:	2b80      	cmp	r3, #128	; 0x80
 80079ea:	d02a      	beq.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80079ec:	2b80      	cmp	r3, #128	; 0x80
 80079ee:	d825      	bhi.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80079f0:	2b60      	cmp	r3, #96	; 0x60
 80079f2:	d026      	beq.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80079f4:	2b60      	cmp	r3, #96	; 0x60
 80079f6:	d821      	bhi.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80079f8:	2b40      	cmp	r3, #64	; 0x40
 80079fa:	d006      	beq.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x42>
 80079fc:	2b40      	cmp	r3, #64	; 0x40
 80079fe:	d81d      	bhi.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d009      	beq.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007a04:	2b20      	cmp	r3, #32
 8007a06:	d010      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8007a08:	e018      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007a0a:	4b89      	ldr	r3, [pc, #548]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	4a88      	ldr	r2, [pc, #544]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a14:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007a16:	e015      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f000 fb3e 	bl	80080a0 <RCCEx_PLLSAI1_Config>
 8007a24:	4603      	mov	r3, r0
 8007a26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007a28:	e00c      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	3320      	adds	r3, #32
 8007a2e:	2100      	movs	r1, #0
 8007a30:	4618      	mov	r0, r3
 8007a32:	f000 fc29 	bl	8008288 <RCCEx_PLLSAI2_Config>
 8007a36:	4603      	mov	r3, r0
 8007a38:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007a3a:	e003      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	74fb      	strb	r3, [r7, #19]
      break;
 8007a40:	e000      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8007a42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a44:	7cfb      	ldrb	r3, [r7, #19]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d10b      	bne.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a4a:	4b79      	ldr	r3, [pc, #484]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007a50:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a58:	4975      	ldr	r1, [pc, #468]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8007a60:	e001      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a62:	7cfb      	ldrb	r3, [r7, #19]
 8007a64:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d047      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a7a:	d030      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007a7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a80:	d82a      	bhi.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007a82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a86:	d02a      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007a88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a8c:	d824      	bhi.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a92:	d008      	beq.n	8007aa6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8007a94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a98:	d81e      	bhi.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00a      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007a9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007aa2:	d010      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007aa4:	e018      	b.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007aa6:	4b62      	ldr	r3, [pc, #392]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	4a61      	ldr	r2, [pc, #388]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ab0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007ab2:	e015      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	2100      	movs	r1, #0
 8007aba:	4618      	mov	r0, r3
 8007abc:	f000 faf0 	bl	80080a0 <RCCEx_PLLSAI1_Config>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007ac4:	e00c      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	3320      	adds	r3, #32
 8007aca:	2100      	movs	r1, #0
 8007acc:	4618      	mov	r0, r3
 8007ace:	f000 fbdb 	bl	8008288 <RCCEx_PLLSAI2_Config>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007ad6:	e003      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	74fb      	strb	r3, [r7, #19]
      break;
 8007adc:	e000      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8007ade:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ae0:	7cfb      	ldrb	r3, [r7, #19]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10b      	bne.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007ae6:	4b52      	ldr	r3, [pc, #328]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ae8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007aec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af4:	494e      	ldr	r1, [pc, #312]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007af6:	4313      	orrs	r3, r2
 8007af8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8007afc:	e001      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007afe:	7cfb      	ldrb	r3, [r7, #19]
 8007b00:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f000 809f 	beq.w	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b10:	2300      	movs	r3, #0
 8007b12:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007b14:	4b46      	ldr	r3, [pc, #280]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d101      	bne.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8007b20:	2301      	movs	r3, #1
 8007b22:	e000      	b.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007b24:	2300      	movs	r3, #0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00d      	beq.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b2a:	4b41      	ldr	r3, [pc, #260]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b2e:	4a40      	ldr	r2, [pc, #256]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b34:	6593      	str	r3, [r2, #88]	; 0x58
 8007b36:	4b3e      	ldr	r3, [pc, #248]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b3e:	60bb      	str	r3, [r7, #8]
 8007b40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b42:	2301      	movs	r3, #1
 8007b44:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b46:	4b3b      	ldr	r3, [pc, #236]	; (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a3a      	ldr	r2, [pc, #232]	; (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b52:	f7fc fe6b 	bl	800482c <HAL_GetTick>
 8007b56:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007b58:	e009      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b5a:	f7fc fe67 	bl	800482c <HAL_GetTick>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	1ad3      	subs	r3, r2, r3
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	d902      	bls.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	74fb      	strb	r3, [r7, #19]
        break;
 8007b6c:	e005      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007b6e:	4b31      	ldr	r3, [pc, #196]	; (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d0ef      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8007b7a:	7cfb      	ldrb	r3, [r7, #19]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d15b      	bne.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007b80:	4b2b      	ldr	r3, [pc, #172]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b8a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d01f      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b98:	697a      	ldr	r2, [r7, #20]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d019      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007b9e:	4b24      	ldr	r3, [pc, #144]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ba4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ba8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007baa:	4b21      	ldr	r3, [pc, #132]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bb0:	4a1f      	ldr	r2, [pc, #124]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007bb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007bba:	4b1d      	ldr	r3, [pc, #116]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bc0:	4a1b      	ldr	r2, [pc, #108]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007bca:	4a19      	ldr	r2, [pc, #100]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d016      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bdc:	f7fc fe26 	bl	800482c <HAL_GetTick>
 8007be0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007be2:	e00b      	b.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007be4:	f7fc fe22 	bl	800482c <HAL_GetTick>
 8007be8:	4602      	mov	r2, r0
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d902      	bls.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	74fb      	strb	r3, [r7, #19]
            break;
 8007bfa:	e006      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007bfc:	4b0c      	ldr	r3, [pc, #48]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d0ec      	beq.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8007c0a:	7cfb      	ldrb	r3, [r7, #19]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10c      	bne.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c10:	4b07      	ldr	r3, [pc, #28]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c20:	4903      	ldr	r1, [pc, #12]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007c22:	4313      	orrs	r3, r2
 8007c24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007c28:	e008      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007c2a:	7cfb      	ldrb	r3, [r7, #19]
 8007c2c:	74bb      	strb	r3, [r7, #18]
 8007c2e:	e005      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8007c30:	40021000 	.word	0x40021000
 8007c34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c38:	7cfb      	ldrb	r3, [r7, #19]
 8007c3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007c3c:	7c7b      	ldrb	r3, [r7, #17]
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d105      	bne.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c42:	4ba0      	ldr	r3, [pc, #640]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c46:	4a9f      	ldr	r2, [pc, #636]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c4c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f003 0301 	and.w	r3, r3, #1
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00a      	beq.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007c5a:	4b9a      	ldr	r3, [pc, #616]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c60:	f023 0203 	bic.w	r2, r3, #3
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c68:	4996      	ldr	r1, [pc, #600]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0302 	and.w	r3, r3, #2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00a      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c7c:	4b91      	ldr	r3, [pc, #580]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c82:	f023 020c 	bic.w	r2, r3, #12
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8a:	498e      	ldr	r1, [pc, #568]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 0304 	and.w	r3, r3, #4
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00a      	beq.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007c9e:	4b89      	ldr	r3, [pc, #548]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ca4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cac:	4985      	ldr	r1, [pc, #532]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 0308 	and.w	r3, r3, #8
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00a      	beq.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007cc0:	4b80      	ldr	r3, [pc, #512]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cc6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cce:	497d      	ldr	r1, [pc, #500]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 0310 	and.w	r3, r3, #16
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00a      	beq.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007ce2:	4b78      	ldr	r3, [pc, #480]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ce8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cf0:	4974      	ldr	r1, [pc, #464]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0320 	and.w	r3, r3, #32
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d00a      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d04:	4b6f      	ldr	r3, [pc, #444]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d0a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d12:	496c      	ldr	r1, [pc, #432]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d14:	4313      	orrs	r3, r2
 8007d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d00a      	beq.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d26:	4b67      	ldr	r3, [pc, #412]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d34:	4963      	ldr	r1, [pc, #396]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d36:	4313      	orrs	r3, r2
 8007d38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d00a      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007d48:	4b5e      	ldr	r3, [pc, #376]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d56:	495b      	ldr	r1, [pc, #364]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d00a      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d6a:	4b56      	ldr	r3, [pc, #344]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d70:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d78:	4952      	ldr	r1, [pc, #328]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d00a      	beq.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007d8c:	4b4d      	ldr	r3, [pc, #308]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d92:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d9a:	494a      	ldr	r1, [pc, #296]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00a      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007dae:	4b45      	ldr	r3, [pc, #276]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007db4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dbc:	4941      	ldr	r1, [pc, #260]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00a      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007dd0:	4b3c      	ldr	r3, [pc, #240]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007dd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007dd6:	f023 0203 	bic.w	r2, r3, #3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dde:	4939      	ldr	r1, [pc, #228]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007de0:	4313      	orrs	r3, r2
 8007de2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d028      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007df2:	4b34      	ldr	r3, [pc, #208]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007df8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e00:	4930      	ldr	r1, [pc, #192]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e02:	4313      	orrs	r3, r2
 8007e04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e10:	d106      	bne.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e12:	4b2c      	ldr	r3, [pc, #176]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	4a2b      	ldr	r2, [pc, #172]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e1c:	60d3      	str	r3, [r2, #12]
 8007e1e:	e011      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e28:	d10c      	bne.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	3304      	adds	r3, #4
 8007e2e:	2101      	movs	r1, #1
 8007e30:	4618      	mov	r0, r3
 8007e32:	f000 f935 	bl	80080a0 <RCCEx_PLLSAI1_Config>
 8007e36:	4603      	mov	r3, r0
 8007e38:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007e3a:	7cfb      	ldrb	r3, [r7, #19]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007e40:	7cfb      	ldrb	r3, [r7, #19]
 8007e42:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d04d      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e58:	d108      	bne.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007e5a:	4b1a      	ldr	r3, [pc, #104]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e60:	4a18      	ldr	r2, [pc, #96]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e66:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8007e6a:	e012      	b.n	8007e92 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007e6c:	4b15      	ldr	r3, [pc, #84]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e72:	4a14      	ldr	r2, [pc, #80]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e78:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8007e7c:	4b11      	ldr	r3, [pc, #68]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e8a:	490e      	ldr	r1, [pc, #56]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e9a:	d106      	bne.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e9c:	4b09      	ldr	r3, [pc, #36]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	4a08      	ldr	r2, [pc, #32]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ea2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ea6:	60d3      	str	r3, [r2, #12]
 8007ea8:	e020      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007eae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007eb2:	d109      	bne.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007eb4:	4b03      	ldr	r3, [pc, #12]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	4a02      	ldr	r2, [pc, #8]	; (8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ebe:	60d3      	str	r3, [r2, #12]
 8007ec0:	e014      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007ec2:	bf00      	nop
 8007ec4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ecc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007ed0:	d10c      	bne.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	2101      	movs	r1, #1
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f000 f8e1 	bl	80080a0 <RCCEx_PLLSAI1_Config>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007ee2:	7cfb      	ldrb	r3, [r7, #19]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d001      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007ee8:	7cfb      	ldrb	r3, [r7, #19]
 8007eea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d028      	beq.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007ef8:	4b68      	ldr	r3, [pc, #416]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007efe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f06:	4965      	ldr	r1, [pc, #404]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f16:	d106      	bne.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f18:	4b60      	ldr	r3, [pc, #384]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	4a5f      	ldr	r2, [pc, #380]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f22:	60d3      	str	r3, [r2, #12]
 8007f24:	e011      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007f2e:	d10c      	bne.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	3304      	adds	r3, #4
 8007f34:	2101      	movs	r1, #1
 8007f36:	4618      	mov	r0, r3
 8007f38:	f000 f8b2 	bl	80080a0 <RCCEx_PLLSAI1_Config>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007f40:	7cfb      	ldrb	r3, [r7, #19]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d001      	beq.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007f46:	7cfb      	ldrb	r3, [r7, #19]
 8007f48:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d01e      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f56:	4b51      	ldr	r3, [pc, #324]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f5c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f66:	494d      	ldr	r1, [pc, #308]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f78:	d10c      	bne.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	2102      	movs	r1, #2
 8007f80:	4618      	mov	r0, r3
 8007f82:	f000 f88d 	bl	80080a0 <RCCEx_PLLSAI1_Config>
 8007f86:	4603      	mov	r3, r0
 8007f88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007f8a:	7cfb      	ldrb	r3, [r7, #19]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d001      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007f90:	7cfb      	ldrb	r3, [r7, #19]
 8007f92:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d00b      	beq.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007fa0:	4b3e      	ldr	r3, [pc, #248]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007fa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007fa6:	f023 0204 	bic.w	r2, r3, #4
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fb0:	493a      	ldr	r1, [pc, #232]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00b      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007fc4:	4b35      	ldr	r3, [pc, #212]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007fc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007fca:	f023 0218 	bic.w	r2, r3, #24
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fd4:	4931      	ldr	r1, [pc, #196]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d035      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007fe8:	4b2c      	ldr	r3, [pc, #176]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a2b      	ldr	r2, [pc, #172]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007fee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ff2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ff4:	f7fc fc1a 	bl	800482c <HAL_GetTick>
 8007ff8:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007ffa:	e009      	b.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007ffc:	f7fc fc16 	bl	800482c <HAL_GetTick>
 8008000:	4602      	mov	r2, r0
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	1ad3      	subs	r3, r2, r3
 8008006:	2b02      	cmp	r3, #2
 8008008:	d902      	bls.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800800a:	2303      	movs	r3, #3
 800800c:	74fb      	strb	r3, [r7, #19]
        break;
 800800e:	e005      	b.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008010:	4b22      	ldr	r3, [pc, #136]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008018:	2b00      	cmp	r3, #0
 800801a:	d1ef      	bne.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800801c:	7cfb      	ldrb	r3, [r7, #19]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d113      	bne.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8008022:	4b1e      	ldr	r3, [pc, #120]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008024:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008028:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008032:	491a      	ldr	r1, [pc, #104]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008034:	4313      	orrs	r3, r2
 8008036:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	3320      	adds	r3, #32
 800803e:	2102      	movs	r1, #2
 8008040:	4618      	mov	r0, r3
 8008042:	f000 f921 	bl	8008288 <RCCEx_PLLSAI2_Config>
 8008046:	4603      	mov	r3, r0
 8008048:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800804a:	7cfb      	ldrb	r3, [r7, #19]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d001      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8008050:	7cfb      	ldrb	r3, [r7, #19]
 8008052:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d017      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008060:	4b0e      	ldr	r3, [pc, #56]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008062:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008066:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008070:	490a      	ldr	r1, [pc, #40]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008072:	4313      	orrs	r3, r2
 8008074:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800807e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008082:	d105      	bne.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008084:	4b05      	ldr	r3, [pc, #20]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	4a04      	ldr	r2, [pc, #16]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800808a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800808e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008090:	7cbb      	ldrb	r3, [r7, #18]
}
 8008092:	4618      	mov	r0, r3
 8008094:	3718      	adds	r7, #24
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	40021000 	.word	0x40021000

080080a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80080ae:	4b72      	ldr	r3, [pc, #456]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f003 0303 	and.w	r3, r3, #3
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00e      	beq.n	80080d8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80080ba:	4b6f      	ldr	r3, [pc, #444]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	f003 0203 	and.w	r2, r3, #3
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d103      	bne.n	80080d2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
       ||
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d142      	bne.n	8008158 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	73fb      	strb	r3, [r7, #15]
 80080d6:	e03f      	b.n	8008158 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	2b03      	cmp	r3, #3
 80080de:	d018      	beq.n	8008112 <RCCEx_PLLSAI1_Config+0x72>
 80080e0:	2b03      	cmp	r3, #3
 80080e2:	d825      	bhi.n	8008130 <RCCEx_PLLSAI1_Config+0x90>
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d002      	beq.n	80080ee <RCCEx_PLLSAI1_Config+0x4e>
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	d009      	beq.n	8008100 <RCCEx_PLLSAI1_Config+0x60>
 80080ec:	e020      	b.n	8008130 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80080ee:	4b62      	ldr	r3, [pc, #392]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0302 	and.w	r3, r3, #2
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d11d      	bne.n	8008136 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080fe:	e01a      	b.n	8008136 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008100:	4b5d      	ldr	r3, [pc, #372]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008108:	2b00      	cmp	r3, #0
 800810a:	d116      	bne.n	800813a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008110:	e013      	b.n	800813a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008112:	4b59      	ldr	r3, [pc, #356]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10f      	bne.n	800813e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800811e:	4b56      	ldr	r3, [pc, #344]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008126:	2b00      	cmp	r3, #0
 8008128:	d109      	bne.n	800813e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800812e:	e006      	b.n	800813e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	73fb      	strb	r3, [r7, #15]
      break;
 8008134:	e004      	b.n	8008140 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8008136:	bf00      	nop
 8008138:	e002      	b.n	8008140 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800813a:	bf00      	nop
 800813c:	e000      	b.n	8008140 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800813e:	bf00      	nop
    }

    if(status == HAL_OK)
 8008140:	7bfb      	ldrb	r3, [r7, #15]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d108      	bne.n	8008158 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8008146:	4b4c      	ldr	r3, [pc, #304]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	f023 0203 	bic.w	r2, r3, #3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4949      	ldr	r1, [pc, #292]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008154:	4313      	orrs	r3, r2
 8008156:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	2b00      	cmp	r3, #0
 800815c:	f040 8086 	bne.w	800826c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008160:	4b45      	ldr	r3, [pc, #276]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a44      	ldr	r2, [pc, #272]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008166:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800816a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800816c:	f7fc fb5e 	bl	800482c <HAL_GetTick>
 8008170:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008172:	e009      	b.n	8008188 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008174:	f7fc fb5a 	bl	800482c <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	2b02      	cmp	r3, #2
 8008180:	d902      	bls.n	8008188 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	73fb      	strb	r3, [r7, #15]
        break;
 8008186:	e005      	b.n	8008194 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008188:	4b3b      	ldr	r3, [pc, #236]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1ef      	bne.n	8008174 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008194:	7bfb      	ldrb	r3, [r7, #15]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d168      	bne.n	800826c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d113      	bne.n	80081c8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80081a0:	4b35      	ldr	r3, [pc, #212]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081a2:	691a      	ldr	r2, [r3, #16]
 80081a4:	4b35      	ldr	r3, [pc, #212]	; (800827c <RCCEx_PLLSAI1_Config+0x1dc>)
 80081a6:	4013      	ands	r3, r2
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	6892      	ldr	r2, [r2, #8]
 80081ac:	0211      	lsls	r1, r2, #8
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	68d2      	ldr	r2, [r2, #12]
 80081b2:	06d2      	lsls	r2, r2, #27
 80081b4:	4311      	orrs	r1, r2
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	6852      	ldr	r2, [r2, #4]
 80081ba:	3a01      	subs	r2, #1
 80081bc:	0112      	lsls	r2, r2, #4
 80081be:	430a      	orrs	r2, r1
 80081c0:	492d      	ldr	r1, [pc, #180]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	610b      	str	r3, [r1, #16]
 80081c6:	e02d      	b.n	8008224 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d115      	bne.n	80081fa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80081ce:	4b2a      	ldr	r3, [pc, #168]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081d0:	691a      	ldr	r2, [r3, #16]
 80081d2:	4b2b      	ldr	r3, [pc, #172]	; (8008280 <RCCEx_PLLSAI1_Config+0x1e0>)
 80081d4:	4013      	ands	r3, r2
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	6892      	ldr	r2, [r2, #8]
 80081da:	0211      	lsls	r1, r2, #8
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	6912      	ldr	r2, [r2, #16]
 80081e0:	0852      	lsrs	r2, r2, #1
 80081e2:	3a01      	subs	r2, #1
 80081e4:	0552      	lsls	r2, r2, #21
 80081e6:	4311      	orrs	r1, r2
 80081e8:	687a      	ldr	r2, [r7, #4]
 80081ea:	6852      	ldr	r2, [r2, #4]
 80081ec:	3a01      	subs	r2, #1
 80081ee:	0112      	lsls	r2, r2, #4
 80081f0:	430a      	orrs	r2, r1
 80081f2:	4921      	ldr	r1, [pc, #132]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081f4:	4313      	orrs	r3, r2
 80081f6:	610b      	str	r3, [r1, #16]
 80081f8:	e014      	b.n	8008224 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80081fa:	4b1f      	ldr	r3, [pc, #124]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081fc:	691a      	ldr	r2, [r3, #16]
 80081fe:	4b21      	ldr	r3, [pc, #132]	; (8008284 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008200:	4013      	ands	r3, r2
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	6892      	ldr	r2, [r2, #8]
 8008206:	0211      	lsls	r1, r2, #8
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	6952      	ldr	r2, [r2, #20]
 800820c:	0852      	lsrs	r2, r2, #1
 800820e:	3a01      	subs	r2, #1
 8008210:	0652      	lsls	r2, r2, #25
 8008212:	4311      	orrs	r1, r2
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	6852      	ldr	r2, [r2, #4]
 8008218:	3a01      	subs	r2, #1
 800821a:	0112      	lsls	r2, r2, #4
 800821c:	430a      	orrs	r2, r1
 800821e:	4916      	ldr	r1, [pc, #88]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008220:	4313      	orrs	r3, r2
 8008222:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008224:	4b14      	ldr	r3, [pc, #80]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a13      	ldr	r2, [pc, #76]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 800822a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800822e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008230:	f7fc fafc 	bl	800482c <HAL_GetTick>
 8008234:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008236:	e009      	b.n	800824c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008238:	f7fc faf8 	bl	800482c <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	2b02      	cmp	r3, #2
 8008244:	d902      	bls.n	800824c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008246:	2303      	movs	r3, #3
 8008248:	73fb      	strb	r3, [r7, #15]
          break;
 800824a:	e005      	b.n	8008258 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800824c:	4b0a      	ldr	r3, [pc, #40]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0ef      	beq.n	8008238 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008258:	7bfb      	ldrb	r3, [r7, #15]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d106      	bne.n	800826c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800825e:	4b06      	ldr	r3, [pc, #24]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008260:	691a      	ldr	r2, [r3, #16]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	4904      	ldr	r1, [pc, #16]	; (8008278 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008268:	4313      	orrs	r3, r2
 800826a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800826c:	7bfb      	ldrb	r3, [r7, #15]
}
 800826e:	4618      	mov	r0, r3
 8008270:	3710      	adds	r7, #16
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}
 8008276:	bf00      	nop
 8008278:	40021000 	.word	0x40021000
 800827c:	07ff800f 	.word	0x07ff800f
 8008280:	ff9f800f 	.word	0xff9f800f
 8008284:	f9ff800f 	.word	0xf9ff800f

08008288 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008292:	2300      	movs	r3, #0
 8008294:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008296:	4b72      	ldr	r3, [pc, #456]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	f003 0303 	and.w	r3, r3, #3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00e      	beq.n	80082c0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80082a2:	4b6f      	ldr	r3, [pc, #444]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082a4:	68db      	ldr	r3, [r3, #12]
 80082a6:	f003 0203 	and.w	r2, r3, #3
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d103      	bne.n	80082ba <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
       ||
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d142      	bne.n	8008340 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	73fb      	strb	r3, [r7, #15]
 80082be:	e03f      	b.n	8008340 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2b03      	cmp	r3, #3
 80082c6:	d018      	beq.n	80082fa <RCCEx_PLLSAI2_Config+0x72>
 80082c8:	2b03      	cmp	r3, #3
 80082ca:	d825      	bhi.n	8008318 <RCCEx_PLLSAI2_Config+0x90>
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d002      	beq.n	80082d6 <RCCEx_PLLSAI2_Config+0x4e>
 80082d0:	2b02      	cmp	r3, #2
 80082d2:	d009      	beq.n	80082e8 <RCCEx_PLLSAI2_Config+0x60>
 80082d4:	e020      	b.n	8008318 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80082d6:	4b62      	ldr	r3, [pc, #392]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0302 	and.w	r3, r3, #2
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d11d      	bne.n	800831e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082e6:	e01a      	b.n	800831e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80082e8:	4b5d      	ldr	r3, [pc, #372]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d116      	bne.n	8008322 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082f8:	e013      	b.n	8008322 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80082fa:	4b59      	ldr	r3, [pc, #356]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10f      	bne.n	8008326 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008306:	4b56      	ldr	r3, [pc, #344]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d109      	bne.n	8008326 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008316:	e006      	b.n	8008326 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008318:	2301      	movs	r3, #1
 800831a:	73fb      	strb	r3, [r7, #15]
      break;
 800831c:	e004      	b.n	8008328 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800831e:	bf00      	nop
 8008320:	e002      	b.n	8008328 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008322:	bf00      	nop
 8008324:	e000      	b.n	8008328 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008326:	bf00      	nop
    }

    if(status == HAL_OK)
 8008328:	7bfb      	ldrb	r3, [r7, #15]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d108      	bne.n	8008340 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800832e:	4b4c      	ldr	r3, [pc, #304]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	f023 0203 	bic.w	r2, r3, #3
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4949      	ldr	r1, [pc, #292]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 800833c:	4313      	orrs	r3, r2
 800833e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008340:	7bfb      	ldrb	r3, [r7, #15]
 8008342:	2b00      	cmp	r3, #0
 8008344:	f040 8086 	bne.w	8008454 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008348:	4b45      	ldr	r3, [pc, #276]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a44      	ldr	r2, [pc, #272]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 800834e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008352:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008354:	f7fc fa6a 	bl	800482c <HAL_GetTick>
 8008358:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800835a:	e009      	b.n	8008370 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800835c:	f7fc fa66 	bl	800482c <HAL_GetTick>
 8008360:	4602      	mov	r2, r0
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	2b02      	cmp	r3, #2
 8008368:	d902      	bls.n	8008370 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800836a:	2303      	movs	r3, #3
 800836c:	73fb      	strb	r3, [r7, #15]
        break;
 800836e:	e005      	b.n	800837c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008370:	4b3b      	ldr	r3, [pc, #236]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1ef      	bne.n	800835c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800837c:	7bfb      	ldrb	r3, [r7, #15]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d168      	bne.n	8008454 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d113      	bne.n	80083b0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008388:	4b35      	ldr	r3, [pc, #212]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 800838a:	695a      	ldr	r2, [r3, #20]
 800838c:	4b35      	ldr	r3, [pc, #212]	; (8008464 <RCCEx_PLLSAI2_Config+0x1dc>)
 800838e:	4013      	ands	r3, r2
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	6892      	ldr	r2, [r2, #8]
 8008394:	0211      	lsls	r1, r2, #8
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	68d2      	ldr	r2, [r2, #12]
 800839a:	06d2      	lsls	r2, r2, #27
 800839c:	4311      	orrs	r1, r2
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	6852      	ldr	r2, [r2, #4]
 80083a2:	3a01      	subs	r2, #1
 80083a4:	0112      	lsls	r2, r2, #4
 80083a6:	430a      	orrs	r2, r1
 80083a8:	492d      	ldr	r1, [pc, #180]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083aa:	4313      	orrs	r3, r2
 80083ac:	614b      	str	r3, [r1, #20]
 80083ae:	e02d      	b.n	800840c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d115      	bne.n	80083e2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80083b6:	4b2a      	ldr	r3, [pc, #168]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083b8:	695a      	ldr	r2, [r3, #20]
 80083ba:	4b2b      	ldr	r3, [pc, #172]	; (8008468 <RCCEx_PLLSAI2_Config+0x1e0>)
 80083bc:	4013      	ands	r3, r2
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	6892      	ldr	r2, [r2, #8]
 80083c2:	0211      	lsls	r1, r2, #8
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	6912      	ldr	r2, [r2, #16]
 80083c8:	0852      	lsrs	r2, r2, #1
 80083ca:	3a01      	subs	r2, #1
 80083cc:	0552      	lsls	r2, r2, #21
 80083ce:	4311      	orrs	r1, r2
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	6852      	ldr	r2, [r2, #4]
 80083d4:	3a01      	subs	r2, #1
 80083d6:	0112      	lsls	r2, r2, #4
 80083d8:	430a      	orrs	r2, r1
 80083da:	4921      	ldr	r1, [pc, #132]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083dc:	4313      	orrs	r3, r2
 80083de:	614b      	str	r3, [r1, #20]
 80083e0:	e014      	b.n	800840c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80083e2:	4b1f      	ldr	r3, [pc, #124]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083e4:	695a      	ldr	r2, [r3, #20]
 80083e6:	4b21      	ldr	r3, [pc, #132]	; (800846c <RCCEx_PLLSAI2_Config+0x1e4>)
 80083e8:	4013      	ands	r3, r2
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	6892      	ldr	r2, [r2, #8]
 80083ee:	0211      	lsls	r1, r2, #8
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	6952      	ldr	r2, [r2, #20]
 80083f4:	0852      	lsrs	r2, r2, #1
 80083f6:	3a01      	subs	r2, #1
 80083f8:	0652      	lsls	r2, r2, #25
 80083fa:	4311      	orrs	r1, r2
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	6852      	ldr	r2, [r2, #4]
 8008400:	3a01      	subs	r2, #1
 8008402:	0112      	lsls	r2, r2, #4
 8008404:	430a      	orrs	r2, r1
 8008406:	4916      	ldr	r1, [pc, #88]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008408:	4313      	orrs	r3, r2
 800840a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800840c:	4b14      	ldr	r3, [pc, #80]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a13      	ldr	r2, [pc, #76]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008416:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008418:	f7fc fa08 	bl	800482c <HAL_GetTick>
 800841c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800841e:	e009      	b.n	8008434 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008420:	f7fc fa04 	bl	800482c <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	2b02      	cmp	r3, #2
 800842c:	d902      	bls.n	8008434 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	73fb      	strb	r3, [r7, #15]
          break;
 8008432:	e005      	b.n	8008440 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008434:	4b0a      	ldr	r3, [pc, #40]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800843c:	2b00      	cmp	r3, #0
 800843e:	d0ef      	beq.n	8008420 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008440:	7bfb      	ldrb	r3, [r7, #15]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d106      	bne.n	8008454 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008446:	4b06      	ldr	r3, [pc, #24]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008448:	695a      	ldr	r2, [r3, #20]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	699b      	ldr	r3, [r3, #24]
 800844e:	4904      	ldr	r1, [pc, #16]	; (8008460 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008450:	4313      	orrs	r3, r2
 8008452:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008454:	7bfb      	ldrb	r3, [r7, #15]
}
 8008456:	4618      	mov	r0, r3
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	40021000 	.word	0x40021000
 8008464:	07ff800f 	.word	0x07ff800f
 8008468:	ff9f800f 	.word	0xff9f800f
 800846c:	f9ff800f 	.word	0xf9ff800f

08008470 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d101      	bne.n	8008482 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e095      	b.n	80085ae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008486:	2b00      	cmp	r3, #0
 8008488:	d108      	bne.n	800849c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008492:	d009      	beq.n	80084a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	61da      	str	r2, [r3, #28]
 800849a:	e005      	b.n	80084a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d106      	bne.n	80084c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7fb ff3c 	bl	8004340 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2202      	movs	r2, #2
 80084cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084e8:	d902      	bls.n	80084f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80084ea:	2300      	movs	r3, #0
 80084ec:	60fb      	str	r3, [r7, #12]
 80084ee:	e002      	b.n	80084f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80084f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80084fe:	d007      	beq.n	8008510 <HAL_SPI_Init+0xa0>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008508:	d002      	beq.n	8008510 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008520:	431a      	orrs	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	f003 0302 	and.w	r3, r3, #2
 800852a:	431a      	orrs	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	695b      	ldr	r3, [r3, #20]
 8008530:	f003 0301 	and.w	r3, r3, #1
 8008534:	431a      	orrs	r2, r3
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	699b      	ldr	r3, [r3, #24]
 800853a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800853e:	431a      	orrs	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	69db      	ldr	r3, [r3, #28]
 8008544:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008548:	431a      	orrs	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a1b      	ldr	r3, [r3, #32]
 800854e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008552:	ea42 0103 	orr.w	r1, r2, r3
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	430a      	orrs	r2, r1
 8008564:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	0c1b      	lsrs	r3, r3, #16
 800856c:	f003 0204 	and.w	r2, r3, #4
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008574:	f003 0310 	and.w	r3, r3, #16
 8008578:	431a      	orrs	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800857e:	f003 0308 	and.w	r3, r3, #8
 8008582:	431a      	orrs	r2, r3
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800858c:	ea42 0103 	orr.w	r1, r2, r3
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	430a      	orrs	r2, r1
 800859c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2200      	movs	r2, #0
 80085a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <_ZdlPvj>:
 80085b6:	f000 b800 	b.w	80085ba <_ZdlPv>

080085ba <_ZdlPv>:
 80085ba:	f000 b85b 	b.w	8008674 <free>
	...

080085c0 <__assert_func>:
 80085c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085c2:	4614      	mov	r4, r2
 80085c4:	461a      	mov	r2, r3
 80085c6:	4b09      	ldr	r3, [pc, #36]	; (80085ec <__assert_func+0x2c>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4605      	mov	r5, r0
 80085cc:	68d8      	ldr	r0, [r3, #12]
 80085ce:	b14c      	cbz	r4, 80085e4 <__assert_func+0x24>
 80085d0:	4b07      	ldr	r3, [pc, #28]	; (80085f0 <__assert_func+0x30>)
 80085d2:	9100      	str	r1, [sp, #0]
 80085d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085d8:	4906      	ldr	r1, [pc, #24]	; (80085f4 <__assert_func+0x34>)
 80085da:	462b      	mov	r3, r5
 80085dc:	f000 f814 	bl	8008608 <fiprintf>
 80085e0:	f000 fd04 	bl	8008fec <abort>
 80085e4:	4b04      	ldr	r3, [pc, #16]	; (80085f8 <__assert_func+0x38>)
 80085e6:	461c      	mov	r4, r3
 80085e8:	e7f3      	b.n	80085d2 <__assert_func+0x12>
 80085ea:	bf00      	nop
 80085ec:	20000220 	.word	0x20000220
 80085f0:	0800999c 	.word	0x0800999c
 80085f4:	080099a9 	.word	0x080099a9
 80085f8:	080099d7 	.word	0x080099d7

080085fc <__errno>:
 80085fc:	4b01      	ldr	r3, [pc, #4]	; (8008604 <__errno+0x8>)
 80085fe:	6818      	ldr	r0, [r3, #0]
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop
 8008604:	20000220 	.word	0x20000220

08008608 <fiprintf>:
 8008608:	b40e      	push	{r1, r2, r3}
 800860a:	b503      	push	{r0, r1, lr}
 800860c:	4601      	mov	r1, r0
 800860e:	ab03      	add	r3, sp, #12
 8008610:	4805      	ldr	r0, [pc, #20]	; (8008628 <fiprintf+0x20>)
 8008612:	f853 2b04 	ldr.w	r2, [r3], #4
 8008616:	6800      	ldr	r0, [r0, #0]
 8008618:	9301      	str	r3, [sp, #4]
 800861a:	f000 f953 	bl	80088c4 <_vfiprintf_r>
 800861e:	b002      	add	sp, #8
 8008620:	f85d eb04 	ldr.w	lr, [sp], #4
 8008624:	b003      	add	sp, #12
 8008626:	4770      	bx	lr
 8008628:	20000220 	.word	0x20000220

0800862c <__libc_init_array>:
 800862c:	b570      	push	{r4, r5, r6, lr}
 800862e:	4d0d      	ldr	r5, [pc, #52]	; (8008664 <__libc_init_array+0x38>)
 8008630:	4c0d      	ldr	r4, [pc, #52]	; (8008668 <__libc_init_array+0x3c>)
 8008632:	1b64      	subs	r4, r4, r5
 8008634:	10a4      	asrs	r4, r4, #2
 8008636:	2600      	movs	r6, #0
 8008638:	42a6      	cmp	r6, r4
 800863a:	d109      	bne.n	8008650 <__libc_init_array+0x24>
 800863c:	4d0b      	ldr	r5, [pc, #44]	; (800866c <__libc_init_array+0x40>)
 800863e:	4c0c      	ldr	r4, [pc, #48]	; (8008670 <__libc_init_array+0x44>)
 8008640:	f000 fff8 	bl	8009634 <_init>
 8008644:	1b64      	subs	r4, r4, r5
 8008646:	10a4      	asrs	r4, r4, #2
 8008648:	2600      	movs	r6, #0
 800864a:	42a6      	cmp	r6, r4
 800864c:	d105      	bne.n	800865a <__libc_init_array+0x2e>
 800864e:	bd70      	pop	{r4, r5, r6, pc}
 8008650:	f855 3b04 	ldr.w	r3, [r5], #4
 8008654:	4798      	blx	r3
 8008656:	3601      	adds	r6, #1
 8008658:	e7ee      	b.n	8008638 <__libc_init_array+0xc>
 800865a:	f855 3b04 	ldr.w	r3, [r5], #4
 800865e:	4798      	blx	r3
 8008660:	3601      	adds	r6, #1
 8008662:	e7f2      	b.n	800864a <__libc_init_array+0x1e>
 8008664:	08009a70 	.word	0x08009a70
 8008668:	08009a70 	.word	0x08009a70
 800866c:	08009a70 	.word	0x08009a70
 8008670:	08009a78 	.word	0x08009a78

08008674 <free>:
 8008674:	4b02      	ldr	r3, [pc, #8]	; (8008680 <free+0xc>)
 8008676:	4601      	mov	r1, r0
 8008678:	6818      	ldr	r0, [r3, #0]
 800867a:	f000 b819 	b.w	80086b0 <_free_r>
 800867e:	bf00      	nop
 8008680:	20000220 	.word	0x20000220

08008684 <memcpy>:
 8008684:	440a      	add	r2, r1
 8008686:	4291      	cmp	r1, r2
 8008688:	f100 33ff 	add.w	r3, r0, #4294967295
 800868c:	d100      	bne.n	8008690 <memcpy+0xc>
 800868e:	4770      	bx	lr
 8008690:	b510      	push	{r4, lr}
 8008692:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800869a:	4291      	cmp	r1, r2
 800869c:	d1f9      	bne.n	8008692 <memcpy+0xe>
 800869e:	bd10      	pop	{r4, pc}

080086a0 <memset>:
 80086a0:	4402      	add	r2, r0
 80086a2:	4603      	mov	r3, r0
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d100      	bne.n	80086aa <memset+0xa>
 80086a8:	4770      	bx	lr
 80086aa:	f803 1b01 	strb.w	r1, [r3], #1
 80086ae:	e7f9      	b.n	80086a4 <memset+0x4>

080086b0 <_free_r>:
 80086b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086b2:	2900      	cmp	r1, #0
 80086b4:	d044      	beq.n	8008740 <_free_r+0x90>
 80086b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086ba:	9001      	str	r0, [sp, #4]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	f1a1 0404 	sub.w	r4, r1, #4
 80086c2:	bfb8      	it	lt
 80086c4:	18e4      	addlt	r4, r4, r3
 80086c6:	f000 feb9 	bl	800943c <__malloc_lock>
 80086ca:	4a1e      	ldr	r2, [pc, #120]	; (8008744 <_free_r+0x94>)
 80086cc:	9801      	ldr	r0, [sp, #4]
 80086ce:	6813      	ldr	r3, [r2, #0]
 80086d0:	b933      	cbnz	r3, 80086e0 <_free_r+0x30>
 80086d2:	6063      	str	r3, [r4, #4]
 80086d4:	6014      	str	r4, [r2, #0]
 80086d6:	b003      	add	sp, #12
 80086d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80086dc:	f000 beb4 	b.w	8009448 <__malloc_unlock>
 80086e0:	42a3      	cmp	r3, r4
 80086e2:	d908      	bls.n	80086f6 <_free_r+0x46>
 80086e4:	6825      	ldr	r5, [r4, #0]
 80086e6:	1961      	adds	r1, r4, r5
 80086e8:	428b      	cmp	r3, r1
 80086ea:	bf01      	itttt	eq
 80086ec:	6819      	ldreq	r1, [r3, #0]
 80086ee:	685b      	ldreq	r3, [r3, #4]
 80086f0:	1949      	addeq	r1, r1, r5
 80086f2:	6021      	streq	r1, [r4, #0]
 80086f4:	e7ed      	b.n	80086d2 <_free_r+0x22>
 80086f6:	461a      	mov	r2, r3
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	b10b      	cbz	r3, 8008700 <_free_r+0x50>
 80086fc:	42a3      	cmp	r3, r4
 80086fe:	d9fa      	bls.n	80086f6 <_free_r+0x46>
 8008700:	6811      	ldr	r1, [r2, #0]
 8008702:	1855      	adds	r5, r2, r1
 8008704:	42a5      	cmp	r5, r4
 8008706:	d10b      	bne.n	8008720 <_free_r+0x70>
 8008708:	6824      	ldr	r4, [r4, #0]
 800870a:	4421      	add	r1, r4
 800870c:	1854      	adds	r4, r2, r1
 800870e:	42a3      	cmp	r3, r4
 8008710:	6011      	str	r1, [r2, #0]
 8008712:	d1e0      	bne.n	80086d6 <_free_r+0x26>
 8008714:	681c      	ldr	r4, [r3, #0]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	6053      	str	r3, [r2, #4]
 800871a:	4421      	add	r1, r4
 800871c:	6011      	str	r1, [r2, #0]
 800871e:	e7da      	b.n	80086d6 <_free_r+0x26>
 8008720:	d902      	bls.n	8008728 <_free_r+0x78>
 8008722:	230c      	movs	r3, #12
 8008724:	6003      	str	r3, [r0, #0]
 8008726:	e7d6      	b.n	80086d6 <_free_r+0x26>
 8008728:	6825      	ldr	r5, [r4, #0]
 800872a:	1961      	adds	r1, r4, r5
 800872c:	428b      	cmp	r3, r1
 800872e:	bf04      	itt	eq
 8008730:	6819      	ldreq	r1, [r3, #0]
 8008732:	685b      	ldreq	r3, [r3, #4]
 8008734:	6063      	str	r3, [r4, #4]
 8008736:	bf04      	itt	eq
 8008738:	1949      	addeq	r1, r1, r5
 800873a:	6021      	streq	r1, [r4, #0]
 800873c:	6054      	str	r4, [r2, #4]
 800873e:	e7ca      	b.n	80086d6 <_free_r+0x26>
 8008740:	b003      	add	sp, #12
 8008742:	bd30      	pop	{r4, r5, pc}
 8008744:	200006e0 	.word	0x200006e0

08008748 <sbrk_aligned>:
 8008748:	b570      	push	{r4, r5, r6, lr}
 800874a:	4e0e      	ldr	r6, [pc, #56]	; (8008784 <sbrk_aligned+0x3c>)
 800874c:	460c      	mov	r4, r1
 800874e:	6831      	ldr	r1, [r6, #0]
 8008750:	4605      	mov	r5, r0
 8008752:	b911      	cbnz	r1, 800875a <sbrk_aligned+0x12>
 8008754:	f000 fb7a 	bl	8008e4c <_sbrk_r>
 8008758:	6030      	str	r0, [r6, #0]
 800875a:	4621      	mov	r1, r4
 800875c:	4628      	mov	r0, r5
 800875e:	f000 fb75 	bl	8008e4c <_sbrk_r>
 8008762:	1c43      	adds	r3, r0, #1
 8008764:	d00a      	beq.n	800877c <sbrk_aligned+0x34>
 8008766:	1cc4      	adds	r4, r0, #3
 8008768:	f024 0403 	bic.w	r4, r4, #3
 800876c:	42a0      	cmp	r0, r4
 800876e:	d007      	beq.n	8008780 <sbrk_aligned+0x38>
 8008770:	1a21      	subs	r1, r4, r0
 8008772:	4628      	mov	r0, r5
 8008774:	f000 fb6a 	bl	8008e4c <_sbrk_r>
 8008778:	3001      	adds	r0, #1
 800877a:	d101      	bne.n	8008780 <sbrk_aligned+0x38>
 800877c:	f04f 34ff 	mov.w	r4, #4294967295
 8008780:	4620      	mov	r0, r4
 8008782:	bd70      	pop	{r4, r5, r6, pc}
 8008784:	200006e4 	.word	0x200006e4

08008788 <_malloc_r>:
 8008788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800878c:	1ccd      	adds	r5, r1, #3
 800878e:	f025 0503 	bic.w	r5, r5, #3
 8008792:	3508      	adds	r5, #8
 8008794:	2d0c      	cmp	r5, #12
 8008796:	bf38      	it	cc
 8008798:	250c      	movcc	r5, #12
 800879a:	2d00      	cmp	r5, #0
 800879c:	4607      	mov	r7, r0
 800879e:	db01      	blt.n	80087a4 <_malloc_r+0x1c>
 80087a0:	42a9      	cmp	r1, r5
 80087a2:	d905      	bls.n	80087b0 <_malloc_r+0x28>
 80087a4:	230c      	movs	r3, #12
 80087a6:	603b      	str	r3, [r7, #0]
 80087a8:	2600      	movs	r6, #0
 80087aa:	4630      	mov	r0, r6
 80087ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087b0:	4e2e      	ldr	r6, [pc, #184]	; (800886c <_malloc_r+0xe4>)
 80087b2:	f000 fe43 	bl	800943c <__malloc_lock>
 80087b6:	6833      	ldr	r3, [r6, #0]
 80087b8:	461c      	mov	r4, r3
 80087ba:	bb34      	cbnz	r4, 800880a <_malloc_r+0x82>
 80087bc:	4629      	mov	r1, r5
 80087be:	4638      	mov	r0, r7
 80087c0:	f7ff ffc2 	bl	8008748 <sbrk_aligned>
 80087c4:	1c43      	adds	r3, r0, #1
 80087c6:	4604      	mov	r4, r0
 80087c8:	d14d      	bne.n	8008866 <_malloc_r+0xde>
 80087ca:	6834      	ldr	r4, [r6, #0]
 80087cc:	4626      	mov	r6, r4
 80087ce:	2e00      	cmp	r6, #0
 80087d0:	d140      	bne.n	8008854 <_malloc_r+0xcc>
 80087d2:	6823      	ldr	r3, [r4, #0]
 80087d4:	4631      	mov	r1, r6
 80087d6:	4638      	mov	r0, r7
 80087d8:	eb04 0803 	add.w	r8, r4, r3
 80087dc:	f000 fb36 	bl	8008e4c <_sbrk_r>
 80087e0:	4580      	cmp	r8, r0
 80087e2:	d13a      	bne.n	800885a <_malloc_r+0xd2>
 80087e4:	6821      	ldr	r1, [r4, #0]
 80087e6:	3503      	adds	r5, #3
 80087e8:	1a6d      	subs	r5, r5, r1
 80087ea:	f025 0503 	bic.w	r5, r5, #3
 80087ee:	3508      	adds	r5, #8
 80087f0:	2d0c      	cmp	r5, #12
 80087f2:	bf38      	it	cc
 80087f4:	250c      	movcc	r5, #12
 80087f6:	4629      	mov	r1, r5
 80087f8:	4638      	mov	r0, r7
 80087fa:	f7ff ffa5 	bl	8008748 <sbrk_aligned>
 80087fe:	3001      	adds	r0, #1
 8008800:	d02b      	beq.n	800885a <_malloc_r+0xd2>
 8008802:	6823      	ldr	r3, [r4, #0]
 8008804:	442b      	add	r3, r5
 8008806:	6023      	str	r3, [r4, #0]
 8008808:	e00e      	b.n	8008828 <_malloc_r+0xa0>
 800880a:	6822      	ldr	r2, [r4, #0]
 800880c:	1b52      	subs	r2, r2, r5
 800880e:	d41e      	bmi.n	800884e <_malloc_r+0xc6>
 8008810:	2a0b      	cmp	r2, #11
 8008812:	d916      	bls.n	8008842 <_malloc_r+0xba>
 8008814:	1961      	adds	r1, r4, r5
 8008816:	42a3      	cmp	r3, r4
 8008818:	6025      	str	r5, [r4, #0]
 800881a:	bf18      	it	ne
 800881c:	6059      	strne	r1, [r3, #4]
 800881e:	6863      	ldr	r3, [r4, #4]
 8008820:	bf08      	it	eq
 8008822:	6031      	streq	r1, [r6, #0]
 8008824:	5162      	str	r2, [r4, r5]
 8008826:	604b      	str	r3, [r1, #4]
 8008828:	4638      	mov	r0, r7
 800882a:	f104 060b 	add.w	r6, r4, #11
 800882e:	f000 fe0b 	bl	8009448 <__malloc_unlock>
 8008832:	f026 0607 	bic.w	r6, r6, #7
 8008836:	1d23      	adds	r3, r4, #4
 8008838:	1af2      	subs	r2, r6, r3
 800883a:	d0b6      	beq.n	80087aa <_malloc_r+0x22>
 800883c:	1b9b      	subs	r3, r3, r6
 800883e:	50a3      	str	r3, [r4, r2]
 8008840:	e7b3      	b.n	80087aa <_malloc_r+0x22>
 8008842:	6862      	ldr	r2, [r4, #4]
 8008844:	42a3      	cmp	r3, r4
 8008846:	bf0c      	ite	eq
 8008848:	6032      	streq	r2, [r6, #0]
 800884a:	605a      	strne	r2, [r3, #4]
 800884c:	e7ec      	b.n	8008828 <_malloc_r+0xa0>
 800884e:	4623      	mov	r3, r4
 8008850:	6864      	ldr	r4, [r4, #4]
 8008852:	e7b2      	b.n	80087ba <_malloc_r+0x32>
 8008854:	4634      	mov	r4, r6
 8008856:	6876      	ldr	r6, [r6, #4]
 8008858:	e7b9      	b.n	80087ce <_malloc_r+0x46>
 800885a:	230c      	movs	r3, #12
 800885c:	603b      	str	r3, [r7, #0]
 800885e:	4638      	mov	r0, r7
 8008860:	f000 fdf2 	bl	8009448 <__malloc_unlock>
 8008864:	e7a1      	b.n	80087aa <_malloc_r+0x22>
 8008866:	6025      	str	r5, [r4, #0]
 8008868:	e7de      	b.n	8008828 <_malloc_r+0xa0>
 800886a:	bf00      	nop
 800886c:	200006e0 	.word	0x200006e0

08008870 <__sfputc_r>:
 8008870:	6893      	ldr	r3, [r2, #8]
 8008872:	3b01      	subs	r3, #1
 8008874:	2b00      	cmp	r3, #0
 8008876:	b410      	push	{r4}
 8008878:	6093      	str	r3, [r2, #8]
 800887a:	da08      	bge.n	800888e <__sfputc_r+0x1e>
 800887c:	6994      	ldr	r4, [r2, #24]
 800887e:	42a3      	cmp	r3, r4
 8008880:	db01      	blt.n	8008886 <__sfputc_r+0x16>
 8008882:	290a      	cmp	r1, #10
 8008884:	d103      	bne.n	800888e <__sfputc_r+0x1e>
 8008886:	f85d 4b04 	ldr.w	r4, [sp], #4
 800888a:	f000 baef 	b.w	8008e6c <__swbuf_r>
 800888e:	6813      	ldr	r3, [r2, #0]
 8008890:	1c58      	adds	r0, r3, #1
 8008892:	6010      	str	r0, [r2, #0]
 8008894:	7019      	strb	r1, [r3, #0]
 8008896:	4608      	mov	r0, r1
 8008898:	f85d 4b04 	ldr.w	r4, [sp], #4
 800889c:	4770      	bx	lr

0800889e <__sfputs_r>:
 800889e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a0:	4606      	mov	r6, r0
 80088a2:	460f      	mov	r7, r1
 80088a4:	4614      	mov	r4, r2
 80088a6:	18d5      	adds	r5, r2, r3
 80088a8:	42ac      	cmp	r4, r5
 80088aa:	d101      	bne.n	80088b0 <__sfputs_r+0x12>
 80088ac:	2000      	movs	r0, #0
 80088ae:	e007      	b.n	80088c0 <__sfputs_r+0x22>
 80088b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088b4:	463a      	mov	r2, r7
 80088b6:	4630      	mov	r0, r6
 80088b8:	f7ff ffda 	bl	8008870 <__sfputc_r>
 80088bc:	1c43      	adds	r3, r0, #1
 80088be:	d1f3      	bne.n	80088a8 <__sfputs_r+0xa>
 80088c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080088c4 <_vfiprintf_r>:
 80088c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c8:	460d      	mov	r5, r1
 80088ca:	b09d      	sub	sp, #116	; 0x74
 80088cc:	4614      	mov	r4, r2
 80088ce:	4698      	mov	r8, r3
 80088d0:	4606      	mov	r6, r0
 80088d2:	b118      	cbz	r0, 80088dc <_vfiprintf_r+0x18>
 80088d4:	6983      	ldr	r3, [r0, #24]
 80088d6:	b90b      	cbnz	r3, 80088dc <_vfiprintf_r+0x18>
 80088d8:	f000 fcaa 	bl	8009230 <__sinit>
 80088dc:	4b89      	ldr	r3, [pc, #548]	; (8008b04 <_vfiprintf_r+0x240>)
 80088de:	429d      	cmp	r5, r3
 80088e0:	d11b      	bne.n	800891a <_vfiprintf_r+0x56>
 80088e2:	6875      	ldr	r5, [r6, #4]
 80088e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088e6:	07d9      	lsls	r1, r3, #31
 80088e8:	d405      	bmi.n	80088f6 <_vfiprintf_r+0x32>
 80088ea:	89ab      	ldrh	r3, [r5, #12]
 80088ec:	059a      	lsls	r2, r3, #22
 80088ee:	d402      	bmi.n	80088f6 <_vfiprintf_r+0x32>
 80088f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088f2:	f000 fd3b 	bl	800936c <__retarget_lock_acquire_recursive>
 80088f6:	89ab      	ldrh	r3, [r5, #12]
 80088f8:	071b      	lsls	r3, r3, #28
 80088fa:	d501      	bpl.n	8008900 <_vfiprintf_r+0x3c>
 80088fc:	692b      	ldr	r3, [r5, #16]
 80088fe:	b9eb      	cbnz	r3, 800893c <_vfiprintf_r+0x78>
 8008900:	4629      	mov	r1, r5
 8008902:	4630      	mov	r0, r6
 8008904:	f000 fb04 	bl	8008f10 <__swsetup_r>
 8008908:	b1c0      	cbz	r0, 800893c <_vfiprintf_r+0x78>
 800890a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800890c:	07dc      	lsls	r4, r3, #31
 800890e:	d50e      	bpl.n	800892e <_vfiprintf_r+0x6a>
 8008910:	f04f 30ff 	mov.w	r0, #4294967295
 8008914:	b01d      	add	sp, #116	; 0x74
 8008916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800891a:	4b7b      	ldr	r3, [pc, #492]	; (8008b08 <_vfiprintf_r+0x244>)
 800891c:	429d      	cmp	r5, r3
 800891e:	d101      	bne.n	8008924 <_vfiprintf_r+0x60>
 8008920:	68b5      	ldr	r5, [r6, #8]
 8008922:	e7df      	b.n	80088e4 <_vfiprintf_r+0x20>
 8008924:	4b79      	ldr	r3, [pc, #484]	; (8008b0c <_vfiprintf_r+0x248>)
 8008926:	429d      	cmp	r5, r3
 8008928:	bf08      	it	eq
 800892a:	68f5      	ldreq	r5, [r6, #12]
 800892c:	e7da      	b.n	80088e4 <_vfiprintf_r+0x20>
 800892e:	89ab      	ldrh	r3, [r5, #12]
 8008930:	0598      	lsls	r0, r3, #22
 8008932:	d4ed      	bmi.n	8008910 <_vfiprintf_r+0x4c>
 8008934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008936:	f000 fd1a 	bl	800936e <__retarget_lock_release_recursive>
 800893a:	e7e9      	b.n	8008910 <_vfiprintf_r+0x4c>
 800893c:	2300      	movs	r3, #0
 800893e:	9309      	str	r3, [sp, #36]	; 0x24
 8008940:	2320      	movs	r3, #32
 8008942:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008946:	f8cd 800c 	str.w	r8, [sp, #12]
 800894a:	2330      	movs	r3, #48	; 0x30
 800894c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008b10 <_vfiprintf_r+0x24c>
 8008950:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008954:	f04f 0901 	mov.w	r9, #1
 8008958:	4623      	mov	r3, r4
 800895a:	469a      	mov	sl, r3
 800895c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008960:	b10a      	cbz	r2, 8008966 <_vfiprintf_r+0xa2>
 8008962:	2a25      	cmp	r2, #37	; 0x25
 8008964:	d1f9      	bne.n	800895a <_vfiprintf_r+0x96>
 8008966:	ebba 0b04 	subs.w	fp, sl, r4
 800896a:	d00b      	beq.n	8008984 <_vfiprintf_r+0xc0>
 800896c:	465b      	mov	r3, fp
 800896e:	4622      	mov	r2, r4
 8008970:	4629      	mov	r1, r5
 8008972:	4630      	mov	r0, r6
 8008974:	f7ff ff93 	bl	800889e <__sfputs_r>
 8008978:	3001      	adds	r0, #1
 800897a:	f000 80aa 	beq.w	8008ad2 <_vfiprintf_r+0x20e>
 800897e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008980:	445a      	add	r2, fp
 8008982:	9209      	str	r2, [sp, #36]	; 0x24
 8008984:	f89a 3000 	ldrb.w	r3, [sl]
 8008988:	2b00      	cmp	r3, #0
 800898a:	f000 80a2 	beq.w	8008ad2 <_vfiprintf_r+0x20e>
 800898e:	2300      	movs	r3, #0
 8008990:	f04f 32ff 	mov.w	r2, #4294967295
 8008994:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008998:	f10a 0a01 	add.w	sl, sl, #1
 800899c:	9304      	str	r3, [sp, #16]
 800899e:	9307      	str	r3, [sp, #28]
 80089a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80089a4:	931a      	str	r3, [sp, #104]	; 0x68
 80089a6:	4654      	mov	r4, sl
 80089a8:	2205      	movs	r2, #5
 80089aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089ae:	4858      	ldr	r0, [pc, #352]	; (8008b10 <_vfiprintf_r+0x24c>)
 80089b0:	f7f7 fc26 	bl	8000200 <memchr>
 80089b4:	9a04      	ldr	r2, [sp, #16]
 80089b6:	b9d8      	cbnz	r0, 80089f0 <_vfiprintf_r+0x12c>
 80089b8:	06d1      	lsls	r1, r2, #27
 80089ba:	bf44      	itt	mi
 80089bc:	2320      	movmi	r3, #32
 80089be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089c2:	0713      	lsls	r3, r2, #28
 80089c4:	bf44      	itt	mi
 80089c6:	232b      	movmi	r3, #43	; 0x2b
 80089c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089cc:	f89a 3000 	ldrb.w	r3, [sl]
 80089d0:	2b2a      	cmp	r3, #42	; 0x2a
 80089d2:	d015      	beq.n	8008a00 <_vfiprintf_r+0x13c>
 80089d4:	9a07      	ldr	r2, [sp, #28]
 80089d6:	4654      	mov	r4, sl
 80089d8:	2000      	movs	r0, #0
 80089da:	f04f 0c0a 	mov.w	ip, #10
 80089de:	4621      	mov	r1, r4
 80089e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089e4:	3b30      	subs	r3, #48	; 0x30
 80089e6:	2b09      	cmp	r3, #9
 80089e8:	d94e      	bls.n	8008a88 <_vfiprintf_r+0x1c4>
 80089ea:	b1b0      	cbz	r0, 8008a1a <_vfiprintf_r+0x156>
 80089ec:	9207      	str	r2, [sp, #28]
 80089ee:	e014      	b.n	8008a1a <_vfiprintf_r+0x156>
 80089f0:	eba0 0308 	sub.w	r3, r0, r8
 80089f4:	fa09 f303 	lsl.w	r3, r9, r3
 80089f8:	4313      	orrs	r3, r2
 80089fa:	9304      	str	r3, [sp, #16]
 80089fc:	46a2      	mov	sl, r4
 80089fe:	e7d2      	b.n	80089a6 <_vfiprintf_r+0xe2>
 8008a00:	9b03      	ldr	r3, [sp, #12]
 8008a02:	1d19      	adds	r1, r3, #4
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	9103      	str	r1, [sp, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	bfbb      	ittet	lt
 8008a0c:	425b      	neglt	r3, r3
 8008a0e:	f042 0202 	orrlt.w	r2, r2, #2
 8008a12:	9307      	strge	r3, [sp, #28]
 8008a14:	9307      	strlt	r3, [sp, #28]
 8008a16:	bfb8      	it	lt
 8008a18:	9204      	strlt	r2, [sp, #16]
 8008a1a:	7823      	ldrb	r3, [r4, #0]
 8008a1c:	2b2e      	cmp	r3, #46	; 0x2e
 8008a1e:	d10c      	bne.n	8008a3a <_vfiprintf_r+0x176>
 8008a20:	7863      	ldrb	r3, [r4, #1]
 8008a22:	2b2a      	cmp	r3, #42	; 0x2a
 8008a24:	d135      	bne.n	8008a92 <_vfiprintf_r+0x1ce>
 8008a26:	9b03      	ldr	r3, [sp, #12]
 8008a28:	1d1a      	adds	r2, r3, #4
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	9203      	str	r2, [sp, #12]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	bfb8      	it	lt
 8008a32:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a36:	3402      	adds	r4, #2
 8008a38:	9305      	str	r3, [sp, #20]
 8008a3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008b20 <_vfiprintf_r+0x25c>
 8008a3e:	7821      	ldrb	r1, [r4, #0]
 8008a40:	2203      	movs	r2, #3
 8008a42:	4650      	mov	r0, sl
 8008a44:	f7f7 fbdc 	bl	8000200 <memchr>
 8008a48:	b140      	cbz	r0, 8008a5c <_vfiprintf_r+0x198>
 8008a4a:	2340      	movs	r3, #64	; 0x40
 8008a4c:	eba0 000a 	sub.w	r0, r0, sl
 8008a50:	fa03 f000 	lsl.w	r0, r3, r0
 8008a54:	9b04      	ldr	r3, [sp, #16]
 8008a56:	4303      	orrs	r3, r0
 8008a58:	3401      	adds	r4, #1
 8008a5a:	9304      	str	r3, [sp, #16]
 8008a5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a60:	482c      	ldr	r0, [pc, #176]	; (8008b14 <_vfiprintf_r+0x250>)
 8008a62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a66:	2206      	movs	r2, #6
 8008a68:	f7f7 fbca 	bl	8000200 <memchr>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	d03f      	beq.n	8008af0 <_vfiprintf_r+0x22c>
 8008a70:	4b29      	ldr	r3, [pc, #164]	; (8008b18 <_vfiprintf_r+0x254>)
 8008a72:	bb1b      	cbnz	r3, 8008abc <_vfiprintf_r+0x1f8>
 8008a74:	9b03      	ldr	r3, [sp, #12]
 8008a76:	3307      	adds	r3, #7
 8008a78:	f023 0307 	bic.w	r3, r3, #7
 8008a7c:	3308      	adds	r3, #8
 8008a7e:	9303      	str	r3, [sp, #12]
 8008a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a82:	443b      	add	r3, r7
 8008a84:	9309      	str	r3, [sp, #36]	; 0x24
 8008a86:	e767      	b.n	8008958 <_vfiprintf_r+0x94>
 8008a88:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	2001      	movs	r0, #1
 8008a90:	e7a5      	b.n	80089de <_vfiprintf_r+0x11a>
 8008a92:	2300      	movs	r3, #0
 8008a94:	3401      	adds	r4, #1
 8008a96:	9305      	str	r3, [sp, #20]
 8008a98:	4619      	mov	r1, r3
 8008a9a:	f04f 0c0a 	mov.w	ip, #10
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aa4:	3a30      	subs	r2, #48	; 0x30
 8008aa6:	2a09      	cmp	r2, #9
 8008aa8:	d903      	bls.n	8008ab2 <_vfiprintf_r+0x1ee>
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d0c5      	beq.n	8008a3a <_vfiprintf_r+0x176>
 8008aae:	9105      	str	r1, [sp, #20]
 8008ab0:	e7c3      	b.n	8008a3a <_vfiprintf_r+0x176>
 8008ab2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e7f0      	b.n	8008a9e <_vfiprintf_r+0x1da>
 8008abc:	ab03      	add	r3, sp, #12
 8008abe:	9300      	str	r3, [sp, #0]
 8008ac0:	462a      	mov	r2, r5
 8008ac2:	4b16      	ldr	r3, [pc, #88]	; (8008b1c <_vfiprintf_r+0x258>)
 8008ac4:	a904      	add	r1, sp, #16
 8008ac6:	4630      	mov	r0, r6
 8008ac8:	f3af 8000 	nop.w
 8008acc:	4607      	mov	r7, r0
 8008ace:	1c78      	adds	r0, r7, #1
 8008ad0:	d1d6      	bne.n	8008a80 <_vfiprintf_r+0x1bc>
 8008ad2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ad4:	07d9      	lsls	r1, r3, #31
 8008ad6:	d405      	bmi.n	8008ae4 <_vfiprintf_r+0x220>
 8008ad8:	89ab      	ldrh	r3, [r5, #12]
 8008ada:	059a      	lsls	r2, r3, #22
 8008adc:	d402      	bmi.n	8008ae4 <_vfiprintf_r+0x220>
 8008ade:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ae0:	f000 fc45 	bl	800936e <__retarget_lock_release_recursive>
 8008ae4:	89ab      	ldrh	r3, [r5, #12]
 8008ae6:	065b      	lsls	r3, r3, #25
 8008ae8:	f53f af12 	bmi.w	8008910 <_vfiprintf_r+0x4c>
 8008aec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008aee:	e711      	b.n	8008914 <_vfiprintf_r+0x50>
 8008af0:	ab03      	add	r3, sp, #12
 8008af2:	9300      	str	r3, [sp, #0]
 8008af4:	462a      	mov	r2, r5
 8008af6:	4b09      	ldr	r3, [pc, #36]	; (8008b1c <_vfiprintf_r+0x258>)
 8008af8:	a904      	add	r1, sp, #16
 8008afa:	4630      	mov	r0, r6
 8008afc:	f000 f880 	bl	8008c00 <_printf_i>
 8008b00:	e7e4      	b.n	8008acc <_vfiprintf_r+0x208>
 8008b02:	bf00      	nop
 8008b04:	08009a30 	.word	0x08009a30
 8008b08:	08009a50 	.word	0x08009a50
 8008b0c:	08009a10 	.word	0x08009a10
 8008b10:	080099dc 	.word	0x080099dc
 8008b14:	080099e6 	.word	0x080099e6
 8008b18:	00000000 	.word	0x00000000
 8008b1c:	0800889f 	.word	0x0800889f
 8008b20:	080099e2 	.word	0x080099e2

08008b24 <_printf_common>:
 8008b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b28:	4616      	mov	r6, r2
 8008b2a:	4699      	mov	r9, r3
 8008b2c:	688a      	ldr	r2, [r1, #8]
 8008b2e:	690b      	ldr	r3, [r1, #16]
 8008b30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b34:	4293      	cmp	r3, r2
 8008b36:	bfb8      	it	lt
 8008b38:	4613      	movlt	r3, r2
 8008b3a:	6033      	str	r3, [r6, #0]
 8008b3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b40:	4607      	mov	r7, r0
 8008b42:	460c      	mov	r4, r1
 8008b44:	b10a      	cbz	r2, 8008b4a <_printf_common+0x26>
 8008b46:	3301      	adds	r3, #1
 8008b48:	6033      	str	r3, [r6, #0]
 8008b4a:	6823      	ldr	r3, [r4, #0]
 8008b4c:	0699      	lsls	r1, r3, #26
 8008b4e:	bf42      	ittt	mi
 8008b50:	6833      	ldrmi	r3, [r6, #0]
 8008b52:	3302      	addmi	r3, #2
 8008b54:	6033      	strmi	r3, [r6, #0]
 8008b56:	6825      	ldr	r5, [r4, #0]
 8008b58:	f015 0506 	ands.w	r5, r5, #6
 8008b5c:	d106      	bne.n	8008b6c <_printf_common+0x48>
 8008b5e:	f104 0a19 	add.w	sl, r4, #25
 8008b62:	68e3      	ldr	r3, [r4, #12]
 8008b64:	6832      	ldr	r2, [r6, #0]
 8008b66:	1a9b      	subs	r3, r3, r2
 8008b68:	42ab      	cmp	r3, r5
 8008b6a:	dc26      	bgt.n	8008bba <_printf_common+0x96>
 8008b6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008b70:	1e13      	subs	r3, r2, #0
 8008b72:	6822      	ldr	r2, [r4, #0]
 8008b74:	bf18      	it	ne
 8008b76:	2301      	movne	r3, #1
 8008b78:	0692      	lsls	r2, r2, #26
 8008b7a:	d42b      	bmi.n	8008bd4 <_printf_common+0xb0>
 8008b7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b80:	4649      	mov	r1, r9
 8008b82:	4638      	mov	r0, r7
 8008b84:	47c0      	blx	r8
 8008b86:	3001      	adds	r0, #1
 8008b88:	d01e      	beq.n	8008bc8 <_printf_common+0xa4>
 8008b8a:	6823      	ldr	r3, [r4, #0]
 8008b8c:	68e5      	ldr	r5, [r4, #12]
 8008b8e:	6832      	ldr	r2, [r6, #0]
 8008b90:	f003 0306 	and.w	r3, r3, #6
 8008b94:	2b04      	cmp	r3, #4
 8008b96:	bf08      	it	eq
 8008b98:	1aad      	subeq	r5, r5, r2
 8008b9a:	68a3      	ldr	r3, [r4, #8]
 8008b9c:	6922      	ldr	r2, [r4, #16]
 8008b9e:	bf0c      	ite	eq
 8008ba0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ba4:	2500      	movne	r5, #0
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	bfc4      	itt	gt
 8008baa:	1a9b      	subgt	r3, r3, r2
 8008bac:	18ed      	addgt	r5, r5, r3
 8008bae:	2600      	movs	r6, #0
 8008bb0:	341a      	adds	r4, #26
 8008bb2:	42b5      	cmp	r5, r6
 8008bb4:	d11a      	bne.n	8008bec <_printf_common+0xc8>
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	e008      	b.n	8008bcc <_printf_common+0xa8>
 8008bba:	2301      	movs	r3, #1
 8008bbc:	4652      	mov	r2, sl
 8008bbe:	4649      	mov	r1, r9
 8008bc0:	4638      	mov	r0, r7
 8008bc2:	47c0      	blx	r8
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	d103      	bne.n	8008bd0 <_printf_common+0xac>
 8008bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd0:	3501      	adds	r5, #1
 8008bd2:	e7c6      	b.n	8008b62 <_printf_common+0x3e>
 8008bd4:	18e1      	adds	r1, r4, r3
 8008bd6:	1c5a      	adds	r2, r3, #1
 8008bd8:	2030      	movs	r0, #48	; 0x30
 8008bda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008bde:	4422      	add	r2, r4
 8008be0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008be4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008be8:	3302      	adds	r3, #2
 8008bea:	e7c7      	b.n	8008b7c <_printf_common+0x58>
 8008bec:	2301      	movs	r3, #1
 8008bee:	4622      	mov	r2, r4
 8008bf0:	4649      	mov	r1, r9
 8008bf2:	4638      	mov	r0, r7
 8008bf4:	47c0      	blx	r8
 8008bf6:	3001      	adds	r0, #1
 8008bf8:	d0e6      	beq.n	8008bc8 <_printf_common+0xa4>
 8008bfa:	3601      	adds	r6, #1
 8008bfc:	e7d9      	b.n	8008bb2 <_printf_common+0x8e>
	...

08008c00 <_printf_i>:
 8008c00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c04:	7e0f      	ldrb	r7, [r1, #24]
 8008c06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c08:	2f78      	cmp	r7, #120	; 0x78
 8008c0a:	4691      	mov	r9, r2
 8008c0c:	4680      	mov	r8, r0
 8008c0e:	460c      	mov	r4, r1
 8008c10:	469a      	mov	sl, r3
 8008c12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c16:	d807      	bhi.n	8008c28 <_printf_i+0x28>
 8008c18:	2f62      	cmp	r7, #98	; 0x62
 8008c1a:	d80a      	bhi.n	8008c32 <_printf_i+0x32>
 8008c1c:	2f00      	cmp	r7, #0
 8008c1e:	f000 80d8 	beq.w	8008dd2 <_printf_i+0x1d2>
 8008c22:	2f58      	cmp	r7, #88	; 0x58
 8008c24:	f000 80a3 	beq.w	8008d6e <_printf_i+0x16e>
 8008c28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c30:	e03a      	b.n	8008ca8 <_printf_i+0xa8>
 8008c32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c36:	2b15      	cmp	r3, #21
 8008c38:	d8f6      	bhi.n	8008c28 <_printf_i+0x28>
 8008c3a:	a101      	add	r1, pc, #4	; (adr r1, 8008c40 <_printf_i+0x40>)
 8008c3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c40:	08008c99 	.word	0x08008c99
 8008c44:	08008cad 	.word	0x08008cad
 8008c48:	08008c29 	.word	0x08008c29
 8008c4c:	08008c29 	.word	0x08008c29
 8008c50:	08008c29 	.word	0x08008c29
 8008c54:	08008c29 	.word	0x08008c29
 8008c58:	08008cad 	.word	0x08008cad
 8008c5c:	08008c29 	.word	0x08008c29
 8008c60:	08008c29 	.word	0x08008c29
 8008c64:	08008c29 	.word	0x08008c29
 8008c68:	08008c29 	.word	0x08008c29
 8008c6c:	08008db9 	.word	0x08008db9
 8008c70:	08008cdd 	.word	0x08008cdd
 8008c74:	08008d9b 	.word	0x08008d9b
 8008c78:	08008c29 	.word	0x08008c29
 8008c7c:	08008c29 	.word	0x08008c29
 8008c80:	08008ddb 	.word	0x08008ddb
 8008c84:	08008c29 	.word	0x08008c29
 8008c88:	08008cdd 	.word	0x08008cdd
 8008c8c:	08008c29 	.word	0x08008c29
 8008c90:	08008c29 	.word	0x08008c29
 8008c94:	08008da3 	.word	0x08008da3
 8008c98:	682b      	ldr	r3, [r5, #0]
 8008c9a:	1d1a      	adds	r2, r3, #4
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	602a      	str	r2, [r5, #0]
 8008ca0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ca4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e0a3      	b.n	8008df4 <_printf_i+0x1f4>
 8008cac:	6820      	ldr	r0, [r4, #0]
 8008cae:	6829      	ldr	r1, [r5, #0]
 8008cb0:	0606      	lsls	r6, r0, #24
 8008cb2:	f101 0304 	add.w	r3, r1, #4
 8008cb6:	d50a      	bpl.n	8008cce <_printf_i+0xce>
 8008cb8:	680e      	ldr	r6, [r1, #0]
 8008cba:	602b      	str	r3, [r5, #0]
 8008cbc:	2e00      	cmp	r6, #0
 8008cbe:	da03      	bge.n	8008cc8 <_printf_i+0xc8>
 8008cc0:	232d      	movs	r3, #45	; 0x2d
 8008cc2:	4276      	negs	r6, r6
 8008cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cc8:	485e      	ldr	r0, [pc, #376]	; (8008e44 <_printf_i+0x244>)
 8008cca:	230a      	movs	r3, #10
 8008ccc:	e019      	b.n	8008d02 <_printf_i+0x102>
 8008cce:	680e      	ldr	r6, [r1, #0]
 8008cd0:	602b      	str	r3, [r5, #0]
 8008cd2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008cd6:	bf18      	it	ne
 8008cd8:	b236      	sxthne	r6, r6
 8008cda:	e7ef      	b.n	8008cbc <_printf_i+0xbc>
 8008cdc:	682b      	ldr	r3, [r5, #0]
 8008cde:	6820      	ldr	r0, [r4, #0]
 8008ce0:	1d19      	adds	r1, r3, #4
 8008ce2:	6029      	str	r1, [r5, #0]
 8008ce4:	0601      	lsls	r1, r0, #24
 8008ce6:	d501      	bpl.n	8008cec <_printf_i+0xec>
 8008ce8:	681e      	ldr	r6, [r3, #0]
 8008cea:	e002      	b.n	8008cf2 <_printf_i+0xf2>
 8008cec:	0646      	lsls	r6, r0, #25
 8008cee:	d5fb      	bpl.n	8008ce8 <_printf_i+0xe8>
 8008cf0:	881e      	ldrh	r6, [r3, #0]
 8008cf2:	4854      	ldr	r0, [pc, #336]	; (8008e44 <_printf_i+0x244>)
 8008cf4:	2f6f      	cmp	r7, #111	; 0x6f
 8008cf6:	bf0c      	ite	eq
 8008cf8:	2308      	moveq	r3, #8
 8008cfa:	230a      	movne	r3, #10
 8008cfc:	2100      	movs	r1, #0
 8008cfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d02:	6865      	ldr	r5, [r4, #4]
 8008d04:	60a5      	str	r5, [r4, #8]
 8008d06:	2d00      	cmp	r5, #0
 8008d08:	bfa2      	ittt	ge
 8008d0a:	6821      	ldrge	r1, [r4, #0]
 8008d0c:	f021 0104 	bicge.w	r1, r1, #4
 8008d10:	6021      	strge	r1, [r4, #0]
 8008d12:	b90e      	cbnz	r6, 8008d18 <_printf_i+0x118>
 8008d14:	2d00      	cmp	r5, #0
 8008d16:	d04d      	beq.n	8008db4 <_printf_i+0x1b4>
 8008d18:	4615      	mov	r5, r2
 8008d1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008d1e:	fb03 6711 	mls	r7, r3, r1, r6
 8008d22:	5dc7      	ldrb	r7, [r0, r7]
 8008d24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008d28:	4637      	mov	r7, r6
 8008d2a:	42bb      	cmp	r3, r7
 8008d2c:	460e      	mov	r6, r1
 8008d2e:	d9f4      	bls.n	8008d1a <_printf_i+0x11a>
 8008d30:	2b08      	cmp	r3, #8
 8008d32:	d10b      	bne.n	8008d4c <_printf_i+0x14c>
 8008d34:	6823      	ldr	r3, [r4, #0]
 8008d36:	07de      	lsls	r6, r3, #31
 8008d38:	d508      	bpl.n	8008d4c <_printf_i+0x14c>
 8008d3a:	6923      	ldr	r3, [r4, #16]
 8008d3c:	6861      	ldr	r1, [r4, #4]
 8008d3e:	4299      	cmp	r1, r3
 8008d40:	bfde      	ittt	le
 8008d42:	2330      	movle	r3, #48	; 0x30
 8008d44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008d48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008d4c:	1b52      	subs	r2, r2, r5
 8008d4e:	6122      	str	r2, [r4, #16]
 8008d50:	f8cd a000 	str.w	sl, [sp]
 8008d54:	464b      	mov	r3, r9
 8008d56:	aa03      	add	r2, sp, #12
 8008d58:	4621      	mov	r1, r4
 8008d5a:	4640      	mov	r0, r8
 8008d5c:	f7ff fee2 	bl	8008b24 <_printf_common>
 8008d60:	3001      	adds	r0, #1
 8008d62:	d14c      	bne.n	8008dfe <_printf_i+0x1fe>
 8008d64:	f04f 30ff 	mov.w	r0, #4294967295
 8008d68:	b004      	add	sp, #16
 8008d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d6e:	4835      	ldr	r0, [pc, #212]	; (8008e44 <_printf_i+0x244>)
 8008d70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008d74:	6829      	ldr	r1, [r5, #0]
 8008d76:	6823      	ldr	r3, [r4, #0]
 8008d78:	f851 6b04 	ldr.w	r6, [r1], #4
 8008d7c:	6029      	str	r1, [r5, #0]
 8008d7e:	061d      	lsls	r5, r3, #24
 8008d80:	d514      	bpl.n	8008dac <_printf_i+0x1ac>
 8008d82:	07df      	lsls	r7, r3, #31
 8008d84:	bf44      	itt	mi
 8008d86:	f043 0320 	orrmi.w	r3, r3, #32
 8008d8a:	6023      	strmi	r3, [r4, #0]
 8008d8c:	b91e      	cbnz	r6, 8008d96 <_printf_i+0x196>
 8008d8e:	6823      	ldr	r3, [r4, #0]
 8008d90:	f023 0320 	bic.w	r3, r3, #32
 8008d94:	6023      	str	r3, [r4, #0]
 8008d96:	2310      	movs	r3, #16
 8008d98:	e7b0      	b.n	8008cfc <_printf_i+0xfc>
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	f043 0320 	orr.w	r3, r3, #32
 8008da0:	6023      	str	r3, [r4, #0]
 8008da2:	2378      	movs	r3, #120	; 0x78
 8008da4:	4828      	ldr	r0, [pc, #160]	; (8008e48 <_printf_i+0x248>)
 8008da6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008daa:	e7e3      	b.n	8008d74 <_printf_i+0x174>
 8008dac:	0659      	lsls	r1, r3, #25
 8008dae:	bf48      	it	mi
 8008db0:	b2b6      	uxthmi	r6, r6
 8008db2:	e7e6      	b.n	8008d82 <_printf_i+0x182>
 8008db4:	4615      	mov	r5, r2
 8008db6:	e7bb      	b.n	8008d30 <_printf_i+0x130>
 8008db8:	682b      	ldr	r3, [r5, #0]
 8008dba:	6826      	ldr	r6, [r4, #0]
 8008dbc:	6961      	ldr	r1, [r4, #20]
 8008dbe:	1d18      	adds	r0, r3, #4
 8008dc0:	6028      	str	r0, [r5, #0]
 8008dc2:	0635      	lsls	r5, r6, #24
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	d501      	bpl.n	8008dcc <_printf_i+0x1cc>
 8008dc8:	6019      	str	r1, [r3, #0]
 8008dca:	e002      	b.n	8008dd2 <_printf_i+0x1d2>
 8008dcc:	0670      	lsls	r0, r6, #25
 8008dce:	d5fb      	bpl.n	8008dc8 <_printf_i+0x1c8>
 8008dd0:	8019      	strh	r1, [r3, #0]
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	6123      	str	r3, [r4, #16]
 8008dd6:	4615      	mov	r5, r2
 8008dd8:	e7ba      	b.n	8008d50 <_printf_i+0x150>
 8008dda:	682b      	ldr	r3, [r5, #0]
 8008ddc:	1d1a      	adds	r2, r3, #4
 8008dde:	602a      	str	r2, [r5, #0]
 8008de0:	681d      	ldr	r5, [r3, #0]
 8008de2:	6862      	ldr	r2, [r4, #4]
 8008de4:	2100      	movs	r1, #0
 8008de6:	4628      	mov	r0, r5
 8008de8:	f7f7 fa0a 	bl	8000200 <memchr>
 8008dec:	b108      	cbz	r0, 8008df2 <_printf_i+0x1f2>
 8008dee:	1b40      	subs	r0, r0, r5
 8008df0:	6060      	str	r0, [r4, #4]
 8008df2:	6863      	ldr	r3, [r4, #4]
 8008df4:	6123      	str	r3, [r4, #16]
 8008df6:	2300      	movs	r3, #0
 8008df8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008dfc:	e7a8      	b.n	8008d50 <_printf_i+0x150>
 8008dfe:	6923      	ldr	r3, [r4, #16]
 8008e00:	462a      	mov	r2, r5
 8008e02:	4649      	mov	r1, r9
 8008e04:	4640      	mov	r0, r8
 8008e06:	47d0      	blx	sl
 8008e08:	3001      	adds	r0, #1
 8008e0a:	d0ab      	beq.n	8008d64 <_printf_i+0x164>
 8008e0c:	6823      	ldr	r3, [r4, #0]
 8008e0e:	079b      	lsls	r3, r3, #30
 8008e10:	d413      	bmi.n	8008e3a <_printf_i+0x23a>
 8008e12:	68e0      	ldr	r0, [r4, #12]
 8008e14:	9b03      	ldr	r3, [sp, #12]
 8008e16:	4298      	cmp	r0, r3
 8008e18:	bfb8      	it	lt
 8008e1a:	4618      	movlt	r0, r3
 8008e1c:	e7a4      	b.n	8008d68 <_printf_i+0x168>
 8008e1e:	2301      	movs	r3, #1
 8008e20:	4632      	mov	r2, r6
 8008e22:	4649      	mov	r1, r9
 8008e24:	4640      	mov	r0, r8
 8008e26:	47d0      	blx	sl
 8008e28:	3001      	adds	r0, #1
 8008e2a:	d09b      	beq.n	8008d64 <_printf_i+0x164>
 8008e2c:	3501      	adds	r5, #1
 8008e2e:	68e3      	ldr	r3, [r4, #12]
 8008e30:	9903      	ldr	r1, [sp, #12]
 8008e32:	1a5b      	subs	r3, r3, r1
 8008e34:	42ab      	cmp	r3, r5
 8008e36:	dcf2      	bgt.n	8008e1e <_printf_i+0x21e>
 8008e38:	e7eb      	b.n	8008e12 <_printf_i+0x212>
 8008e3a:	2500      	movs	r5, #0
 8008e3c:	f104 0619 	add.w	r6, r4, #25
 8008e40:	e7f5      	b.n	8008e2e <_printf_i+0x22e>
 8008e42:	bf00      	nop
 8008e44:	080099ed 	.word	0x080099ed
 8008e48:	080099fe 	.word	0x080099fe

08008e4c <_sbrk_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	4d06      	ldr	r5, [pc, #24]	; (8008e68 <_sbrk_r+0x1c>)
 8008e50:	2300      	movs	r3, #0
 8008e52:	4604      	mov	r4, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	602b      	str	r3, [r5, #0]
 8008e58:	f7fb fba6 	bl	80045a8 <_sbrk>
 8008e5c:	1c43      	adds	r3, r0, #1
 8008e5e:	d102      	bne.n	8008e66 <_sbrk_r+0x1a>
 8008e60:	682b      	ldr	r3, [r5, #0]
 8008e62:	b103      	cbz	r3, 8008e66 <_sbrk_r+0x1a>
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	bd38      	pop	{r3, r4, r5, pc}
 8008e68:	200006ec 	.word	0x200006ec

08008e6c <__swbuf_r>:
 8008e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6e:	460e      	mov	r6, r1
 8008e70:	4614      	mov	r4, r2
 8008e72:	4605      	mov	r5, r0
 8008e74:	b118      	cbz	r0, 8008e7e <__swbuf_r+0x12>
 8008e76:	6983      	ldr	r3, [r0, #24]
 8008e78:	b90b      	cbnz	r3, 8008e7e <__swbuf_r+0x12>
 8008e7a:	f000 f9d9 	bl	8009230 <__sinit>
 8008e7e:	4b21      	ldr	r3, [pc, #132]	; (8008f04 <__swbuf_r+0x98>)
 8008e80:	429c      	cmp	r4, r3
 8008e82:	d12b      	bne.n	8008edc <__swbuf_r+0x70>
 8008e84:	686c      	ldr	r4, [r5, #4]
 8008e86:	69a3      	ldr	r3, [r4, #24]
 8008e88:	60a3      	str	r3, [r4, #8]
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	071a      	lsls	r2, r3, #28
 8008e8e:	d52f      	bpl.n	8008ef0 <__swbuf_r+0x84>
 8008e90:	6923      	ldr	r3, [r4, #16]
 8008e92:	b36b      	cbz	r3, 8008ef0 <__swbuf_r+0x84>
 8008e94:	6923      	ldr	r3, [r4, #16]
 8008e96:	6820      	ldr	r0, [r4, #0]
 8008e98:	1ac0      	subs	r0, r0, r3
 8008e9a:	6963      	ldr	r3, [r4, #20]
 8008e9c:	b2f6      	uxtb	r6, r6
 8008e9e:	4283      	cmp	r3, r0
 8008ea0:	4637      	mov	r7, r6
 8008ea2:	dc04      	bgt.n	8008eae <__swbuf_r+0x42>
 8008ea4:	4621      	mov	r1, r4
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	f000 f92e 	bl	8009108 <_fflush_r>
 8008eac:	bb30      	cbnz	r0, 8008efc <__swbuf_r+0x90>
 8008eae:	68a3      	ldr	r3, [r4, #8]
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	60a3      	str	r3, [r4, #8]
 8008eb4:	6823      	ldr	r3, [r4, #0]
 8008eb6:	1c5a      	adds	r2, r3, #1
 8008eb8:	6022      	str	r2, [r4, #0]
 8008eba:	701e      	strb	r6, [r3, #0]
 8008ebc:	6963      	ldr	r3, [r4, #20]
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	4283      	cmp	r3, r0
 8008ec2:	d004      	beq.n	8008ece <__swbuf_r+0x62>
 8008ec4:	89a3      	ldrh	r3, [r4, #12]
 8008ec6:	07db      	lsls	r3, r3, #31
 8008ec8:	d506      	bpl.n	8008ed8 <__swbuf_r+0x6c>
 8008eca:	2e0a      	cmp	r6, #10
 8008ecc:	d104      	bne.n	8008ed8 <__swbuf_r+0x6c>
 8008ece:	4621      	mov	r1, r4
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	f000 f919 	bl	8009108 <_fflush_r>
 8008ed6:	b988      	cbnz	r0, 8008efc <__swbuf_r+0x90>
 8008ed8:	4638      	mov	r0, r7
 8008eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008edc:	4b0a      	ldr	r3, [pc, #40]	; (8008f08 <__swbuf_r+0x9c>)
 8008ede:	429c      	cmp	r4, r3
 8008ee0:	d101      	bne.n	8008ee6 <__swbuf_r+0x7a>
 8008ee2:	68ac      	ldr	r4, [r5, #8]
 8008ee4:	e7cf      	b.n	8008e86 <__swbuf_r+0x1a>
 8008ee6:	4b09      	ldr	r3, [pc, #36]	; (8008f0c <__swbuf_r+0xa0>)
 8008ee8:	429c      	cmp	r4, r3
 8008eea:	bf08      	it	eq
 8008eec:	68ec      	ldreq	r4, [r5, #12]
 8008eee:	e7ca      	b.n	8008e86 <__swbuf_r+0x1a>
 8008ef0:	4621      	mov	r1, r4
 8008ef2:	4628      	mov	r0, r5
 8008ef4:	f000 f80c 	bl	8008f10 <__swsetup_r>
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	d0cb      	beq.n	8008e94 <__swbuf_r+0x28>
 8008efc:	f04f 37ff 	mov.w	r7, #4294967295
 8008f00:	e7ea      	b.n	8008ed8 <__swbuf_r+0x6c>
 8008f02:	bf00      	nop
 8008f04:	08009a30 	.word	0x08009a30
 8008f08:	08009a50 	.word	0x08009a50
 8008f0c:	08009a10 	.word	0x08009a10

08008f10 <__swsetup_r>:
 8008f10:	4b32      	ldr	r3, [pc, #200]	; (8008fdc <__swsetup_r+0xcc>)
 8008f12:	b570      	push	{r4, r5, r6, lr}
 8008f14:	681d      	ldr	r5, [r3, #0]
 8008f16:	4606      	mov	r6, r0
 8008f18:	460c      	mov	r4, r1
 8008f1a:	b125      	cbz	r5, 8008f26 <__swsetup_r+0x16>
 8008f1c:	69ab      	ldr	r3, [r5, #24]
 8008f1e:	b913      	cbnz	r3, 8008f26 <__swsetup_r+0x16>
 8008f20:	4628      	mov	r0, r5
 8008f22:	f000 f985 	bl	8009230 <__sinit>
 8008f26:	4b2e      	ldr	r3, [pc, #184]	; (8008fe0 <__swsetup_r+0xd0>)
 8008f28:	429c      	cmp	r4, r3
 8008f2a:	d10f      	bne.n	8008f4c <__swsetup_r+0x3c>
 8008f2c:	686c      	ldr	r4, [r5, #4]
 8008f2e:	89a3      	ldrh	r3, [r4, #12]
 8008f30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f34:	0719      	lsls	r1, r3, #28
 8008f36:	d42c      	bmi.n	8008f92 <__swsetup_r+0x82>
 8008f38:	06dd      	lsls	r5, r3, #27
 8008f3a:	d411      	bmi.n	8008f60 <__swsetup_r+0x50>
 8008f3c:	2309      	movs	r3, #9
 8008f3e:	6033      	str	r3, [r6, #0]
 8008f40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f44:	81a3      	strh	r3, [r4, #12]
 8008f46:	f04f 30ff 	mov.w	r0, #4294967295
 8008f4a:	e03e      	b.n	8008fca <__swsetup_r+0xba>
 8008f4c:	4b25      	ldr	r3, [pc, #148]	; (8008fe4 <__swsetup_r+0xd4>)
 8008f4e:	429c      	cmp	r4, r3
 8008f50:	d101      	bne.n	8008f56 <__swsetup_r+0x46>
 8008f52:	68ac      	ldr	r4, [r5, #8]
 8008f54:	e7eb      	b.n	8008f2e <__swsetup_r+0x1e>
 8008f56:	4b24      	ldr	r3, [pc, #144]	; (8008fe8 <__swsetup_r+0xd8>)
 8008f58:	429c      	cmp	r4, r3
 8008f5a:	bf08      	it	eq
 8008f5c:	68ec      	ldreq	r4, [r5, #12]
 8008f5e:	e7e6      	b.n	8008f2e <__swsetup_r+0x1e>
 8008f60:	0758      	lsls	r0, r3, #29
 8008f62:	d512      	bpl.n	8008f8a <__swsetup_r+0x7a>
 8008f64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f66:	b141      	cbz	r1, 8008f7a <__swsetup_r+0x6a>
 8008f68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f6c:	4299      	cmp	r1, r3
 8008f6e:	d002      	beq.n	8008f76 <__swsetup_r+0x66>
 8008f70:	4630      	mov	r0, r6
 8008f72:	f7ff fb9d 	bl	80086b0 <_free_r>
 8008f76:	2300      	movs	r3, #0
 8008f78:	6363      	str	r3, [r4, #52]	; 0x34
 8008f7a:	89a3      	ldrh	r3, [r4, #12]
 8008f7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f80:	81a3      	strh	r3, [r4, #12]
 8008f82:	2300      	movs	r3, #0
 8008f84:	6063      	str	r3, [r4, #4]
 8008f86:	6923      	ldr	r3, [r4, #16]
 8008f88:	6023      	str	r3, [r4, #0]
 8008f8a:	89a3      	ldrh	r3, [r4, #12]
 8008f8c:	f043 0308 	orr.w	r3, r3, #8
 8008f90:	81a3      	strh	r3, [r4, #12]
 8008f92:	6923      	ldr	r3, [r4, #16]
 8008f94:	b94b      	cbnz	r3, 8008faa <__swsetup_r+0x9a>
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fa0:	d003      	beq.n	8008faa <__swsetup_r+0x9a>
 8008fa2:	4621      	mov	r1, r4
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f000 fa09 	bl	80093bc <__smakebuf_r>
 8008faa:	89a0      	ldrh	r0, [r4, #12]
 8008fac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fb0:	f010 0301 	ands.w	r3, r0, #1
 8008fb4:	d00a      	beq.n	8008fcc <__swsetup_r+0xbc>
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	60a3      	str	r3, [r4, #8]
 8008fba:	6963      	ldr	r3, [r4, #20]
 8008fbc:	425b      	negs	r3, r3
 8008fbe:	61a3      	str	r3, [r4, #24]
 8008fc0:	6923      	ldr	r3, [r4, #16]
 8008fc2:	b943      	cbnz	r3, 8008fd6 <__swsetup_r+0xc6>
 8008fc4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008fc8:	d1ba      	bne.n	8008f40 <__swsetup_r+0x30>
 8008fca:	bd70      	pop	{r4, r5, r6, pc}
 8008fcc:	0781      	lsls	r1, r0, #30
 8008fce:	bf58      	it	pl
 8008fd0:	6963      	ldrpl	r3, [r4, #20]
 8008fd2:	60a3      	str	r3, [r4, #8]
 8008fd4:	e7f4      	b.n	8008fc0 <__swsetup_r+0xb0>
 8008fd6:	2000      	movs	r0, #0
 8008fd8:	e7f7      	b.n	8008fca <__swsetup_r+0xba>
 8008fda:	bf00      	nop
 8008fdc:	20000220 	.word	0x20000220
 8008fe0:	08009a30 	.word	0x08009a30
 8008fe4:	08009a50 	.word	0x08009a50
 8008fe8:	08009a10 	.word	0x08009a10

08008fec <abort>:
 8008fec:	b508      	push	{r3, lr}
 8008fee:	2006      	movs	r0, #6
 8008ff0:	f000 fa58 	bl	80094a4 <raise>
 8008ff4:	2001      	movs	r0, #1
 8008ff6:	f7fb fa5f 	bl	80044b8 <_exit>
	...

08008ffc <__sflush_r>:
 8008ffc:	898a      	ldrh	r2, [r1, #12]
 8008ffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009002:	4605      	mov	r5, r0
 8009004:	0710      	lsls	r0, r2, #28
 8009006:	460c      	mov	r4, r1
 8009008:	d458      	bmi.n	80090bc <__sflush_r+0xc0>
 800900a:	684b      	ldr	r3, [r1, #4]
 800900c:	2b00      	cmp	r3, #0
 800900e:	dc05      	bgt.n	800901c <__sflush_r+0x20>
 8009010:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009012:	2b00      	cmp	r3, #0
 8009014:	dc02      	bgt.n	800901c <__sflush_r+0x20>
 8009016:	2000      	movs	r0, #0
 8009018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800901c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800901e:	2e00      	cmp	r6, #0
 8009020:	d0f9      	beq.n	8009016 <__sflush_r+0x1a>
 8009022:	2300      	movs	r3, #0
 8009024:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009028:	682f      	ldr	r7, [r5, #0]
 800902a:	602b      	str	r3, [r5, #0]
 800902c:	d032      	beq.n	8009094 <__sflush_r+0x98>
 800902e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009030:	89a3      	ldrh	r3, [r4, #12]
 8009032:	075a      	lsls	r2, r3, #29
 8009034:	d505      	bpl.n	8009042 <__sflush_r+0x46>
 8009036:	6863      	ldr	r3, [r4, #4]
 8009038:	1ac0      	subs	r0, r0, r3
 800903a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800903c:	b10b      	cbz	r3, 8009042 <__sflush_r+0x46>
 800903e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009040:	1ac0      	subs	r0, r0, r3
 8009042:	2300      	movs	r3, #0
 8009044:	4602      	mov	r2, r0
 8009046:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009048:	6a21      	ldr	r1, [r4, #32]
 800904a:	4628      	mov	r0, r5
 800904c:	47b0      	blx	r6
 800904e:	1c43      	adds	r3, r0, #1
 8009050:	89a3      	ldrh	r3, [r4, #12]
 8009052:	d106      	bne.n	8009062 <__sflush_r+0x66>
 8009054:	6829      	ldr	r1, [r5, #0]
 8009056:	291d      	cmp	r1, #29
 8009058:	d82c      	bhi.n	80090b4 <__sflush_r+0xb8>
 800905a:	4a2a      	ldr	r2, [pc, #168]	; (8009104 <__sflush_r+0x108>)
 800905c:	40ca      	lsrs	r2, r1
 800905e:	07d6      	lsls	r6, r2, #31
 8009060:	d528      	bpl.n	80090b4 <__sflush_r+0xb8>
 8009062:	2200      	movs	r2, #0
 8009064:	6062      	str	r2, [r4, #4]
 8009066:	04d9      	lsls	r1, r3, #19
 8009068:	6922      	ldr	r2, [r4, #16]
 800906a:	6022      	str	r2, [r4, #0]
 800906c:	d504      	bpl.n	8009078 <__sflush_r+0x7c>
 800906e:	1c42      	adds	r2, r0, #1
 8009070:	d101      	bne.n	8009076 <__sflush_r+0x7a>
 8009072:	682b      	ldr	r3, [r5, #0]
 8009074:	b903      	cbnz	r3, 8009078 <__sflush_r+0x7c>
 8009076:	6560      	str	r0, [r4, #84]	; 0x54
 8009078:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800907a:	602f      	str	r7, [r5, #0]
 800907c:	2900      	cmp	r1, #0
 800907e:	d0ca      	beq.n	8009016 <__sflush_r+0x1a>
 8009080:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009084:	4299      	cmp	r1, r3
 8009086:	d002      	beq.n	800908e <__sflush_r+0x92>
 8009088:	4628      	mov	r0, r5
 800908a:	f7ff fb11 	bl	80086b0 <_free_r>
 800908e:	2000      	movs	r0, #0
 8009090:	6360      	str	r0, [r4, #52]	; 0x34
 8009092:	e7c1      	b.n	8009018 <__sflush_r+0x1c>
 8009094:	6a21      	ldr	r1, [r4, #32]
 8009096:	2301      	movs	r3, #1
 8009098:	4628      	mov	r0, r5
 800909a:	47b0      	blx	r6
 800909c:	1c41      	adds	r1, r0, #1
 800909e:	d1c7      	bne.n	8009030 <__sflush_r+0x34>
 80090a0:	682b      	ldr	r3, [r5, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d0c4      	beq.n	8009030 <__sflush_r+0x34>
 80090a6:	2b1d      	cmp	r3, #29
 80090a8:	d001      	beq.n	80090ae <__sflush_r+0xb2>
 80090aa:	2b16      	cmp	r3, #22
 80090ac:	d101      	bne.n	80090b2 <__sflush_r+0xb6>
 80090ae:	602f      	str	r7, [r5, #0]
 80090b0:	e7b1      	b.n	8009016 <__sflush_r+0x1a>
 80090b2:	89a3      	ldrh	r3, [r4, #12]
 80090b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090b8:	81a3      	strh	r3, [r4, #12]
 80090ba:	e7ad      	b.n	8009018 <__sflush_r+0x1c>
 80090bc:	690f      	ldr	r7, [r1, #16]
 80090be:	2f00      	cmp	r7, #0
 80090c0:	d0a9      	beq.n	8009016 <__sflush_r+0x1a>
 80090c2:	0793      	lsls	r3, r2, #30
 80090c4:	680e      	ldr	r6, [r1, #0]
 80090c6:	bf08      	it	eq
 80090c8:	694b      	ldreq	r3, [r1, #20]
 80090ca:	600f      	str	r7, [r1, #0]
 80090cc:	bf18      	it	ne
 80090ce:	2300      	movne	r3, #0
 80090d0:	eba6 0807 	sub.w	r8, r6, r7
 80090d4:	608b      	str	r3, [r1, #8]
 80090d6:	f1b8 0f00 	cmp.w	r8, #0
 80090da:	dd9c      	ble.n	8009016 <__sflush_r+0x1a>
 80090dc:	6a21      	ldr	r1, [r4, #32]
 80090de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80090e0:	4643      	mov	r3, r8
 80090e2:	463a      	mov	r2, r7
 80090e4:	4628      	mov	r0, r5
 80090e6:	47b0      	blx	r6
 80090e8:	2800      	cmp	r0, #0
 80090ea:	dc06      	bgt.n	80090fa <__sflush_r+0xfe>
 80090ec:	89a3      	ldrh	r3, [r4, #12]
 80090ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090f2:	81a3      	strh	r3, [r4, #12]
 80090f4:	f04f 30ff 	mov.w	r0, #4294967295
 80090f8:	e78e      	b.n	8009018 <__sflush_r+0x1c>
 80090fa:	4407      	add	r7, r0
 80090fc:	eba8 0800 	sub.w	r8, r8, r0
 8009100:	e7e9      	b.n	80090d6 <__sflush_r+0xda>
 8009102:	bf00      	nop
 8009104:	20400001 	.word	0x20400001

08009108 <_fflush_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	690b      	ldr	r3, [r1, #16]
 800910c:	4605      	mov	r5, r0
 800910e:	460c      	mov	r4, r1
 8009110:	b913      	cbnz	r3, 8009118 <_fflush_r+0x10>
 8009112:	2500      	movs	r5, #0
 8009114:	4628      	mov	r0, r5
 8009116:	bd38      	pop	{r3, r4, r5, pc}
 8009118:	b118      	cbz	r0, 8009122 <_fflush_r+0x1a>
 800911a:	6983      	ldr	r3, [r0, #24]
 800911c:	b90b      	cbnz	r3, 8009122 <_fflush_r+0x1a>
 800911e:	f000 f887 	bl	8009230 <__sinit>
 8009122:	4b14      	ldr	r3, [pc, #80]	; (8009174 <_fflush_r+0x6c>)
 8009124:	429c      	cmp	r4, r3
 8009126:	d11b      	bne.n	8009160 <_fflush_r+0x58>
 8009128:	686c      	ldr	r4, [r5, #4]
 800912a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d0ef      	beq.n	8009112 <_fflush_r+0xa>
 8009132:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009134:	07d0      	lsls	r0, r2, #31
 8009136:	d404      	bmi.n	8009142 <_fflush_r+0x3a>
 8009138:	0599      	lsls	r1, r3, #22
 800913a:	d402      	bmi.n	8009142 <_fflush_r+0x3a>
 800913c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800913e:	f000 f915 	bl	800936c <__retarget_lock_acquire_recursive>
 8009142:	4628      	mov	r0, r5
 8009144:	4621      	mov	r1, r4
 8009146:	f7ff ff59 	bl	8008ffc <__sflush_r>
 800914a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800914c:	07da      	lsls	r2, r3, #31
 800914e:	4605      	mov	r5, r0
 8009150:	d4e0      	bmi.n	8009114 <_fflush_r+0xc>
 8009152:	89a3      	ldrh	r3, [r4, #12]
 8009154:	059b      	lsls	r3, r3, #22
 8009156:	d4dd      	bmi.n	8009114 <_fflush_r+0xc>
 8009158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800915a:	f000 f908 	bl	800936e <__retarget_lock_release_recursive>
 800915e:	e7d9      	b.n	8009114 <_fflush_r+0xc>
 8009160:	4b05      	ldr	r3, [pc, #20]	; (8009178 <_fflush_r+0x70>)
 8009162:	429c      	cmp	r4, r3
 8009164:	d101      	bne.n	800916a <_fflush_r+0x62>
 8009166:	68ac      	ldr	r4, [r5, #8]
 8009168:	e7df      	b.n	800912a <_fflush_r+0x22>
 800916a:	4b04      	ldr	r3, [pc, #16]	; (800917c <_fflush_r+0x74>)
 800916c:	429c      	cmp	r4, r3
 800916e:	bf08      	it	eq
 8009170:	68ec      	ldreq	r4, [r5, #12]
 8009172:	e7da      	b.n	800912a <_fflush_r+0x22>
 8009174:	08009a30 	.word	0x08009a30
 8009178:	08009a50 	.word	0x08009a50
 800917c:	08009a10 	.word	0x08009a10

08009180 <std>:
 8009180:	2300      	movs	r3, #0
 8009182:	b510      	push	{r4, lr}
 8009184:	4604      	mov	r4, r0
 8009186:	e9c0 3300 	strd	r3, r3, [r0]
 800918a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800918e:	6083      	str	r3, [r0, #8]
 8009190:	8181      	strh	r1, [r0, #12]
 8009192:	6643      	str	r3, [r0, #100]	; 0x64
 8009194:	81c2      	strh	r2, [r0, #14]
 8009196:	6183      	str	r3, [r0, #24]
 8009198:	4619      	mov	r1, r3
 800919a:	2208      	movs	r2, #8
 800919c:	305c      	adds	r0, #92	; 0x5c
 800919e:	f7ff fa7f 	bl	80086a0 <memset>
 80091a2:	4b05      	ldr	r3, [pc, #20]	; (80091b8 <std+0x38>)
 80091a4:	6263      	str	r3, [r4, #36]	; 0x24
 80091a6:	4b05      	ldr	r3, [pc, #20]	; (80091bc <std+0x3c>)
 80091a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80091aa:	4b05      	ldr	r3, [pc, #20]	; (80091c0 <std+0x40>)
 80091ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091ae:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <std+0x44>)
 80091b0:	6224      	str	r4, [r4, #32]
 80091b2:	6323      	str	r3, [r4, #48]	; 0x30
 80091b4:	bd10      	pop	{r4, pc}
 80091b6:	bf00      	nop
 80091b8:	080094dd 	.word	0x080094dd
 80091bc:	080094ff 	.word	0x080094ff
 80091c0:	08009537 	.word	0x08009537
 80091c4:	0800955b 	.word	0x0800955b

080091c8 <_cleanup_r>:
 80091c8:	4901      	ldr	r1, [pc, #4]	; (80091d0 <_cleanup_r+0x8>)
 80091ca:	f000 b8af 	b.w	800932c <_fwalk_reent>
 80091ce:	bf00      	nop
 80091d0:	08009109 	.word	0x08009109

080091d4 <__sfmoreglue>:
 80091d4:	b570      	push	{r4, r5, r6, lr}
 80091d6:	2268      	movs	r2, #104	; 0x68
 80091d8:	1e4d      	subs	r5, r1, #1
 80091da:	4355      	muls	r5, r2
 80091dc:	460e      	mov	r6, r1
 80091de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80091e2:	f7ff fad1 	bl	8008788 <_malloc_r>
 80091e6:	4604      	mov	r4, r0
 80091e8:	b140      	cbz	r0, 80091fc <__sfmoreglue+0x28>
 80091ea:	2100      	movs	r1, #0
 80091ec:	e9c0 1600 	strd	r1, r6, [r0]
 80091f0:	300c      	adds	r0, #12
 80091f2:	60a0      	str	r0, [r4, #8]
 80091f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80091f8:	f7ff fa52 	bl	80086a0 <memset>
 80091fc:	4620      	mov	r0, r4
 80091fe:	bd70      	pop	{r4, r5, r6, pc}

08009200 <__sfp_lock_acquire>:
 8009200:	4801      	ldr	r0, [pc, #4]	; (8009208 <__sfp_lock_acquire+0x8>)
 8009202:	f000 b8b3 	b.w	800936c <__retarget_lock_acquire_recursive>
 8009206:	bf00      	nop
 8009208:	200006e9 	.word	0x200006e9

0800920c <__sfp_lock_release>:
 800920c:	4801      	ldr	r0, [pc, #4]	; (8009214 <__sfp_lock_release+0x8>)
 800920e:	f000 b8ae 	b.w	800936e <__retarget_lock_release_recursive>
 8009212:	bf00      	nop
 8009214:	200006e9 	.word	0x200006e9

08009218 <__sinit_lock_acquire>:
 8009218:	4801      	ldr	r0, [pc, #4]	; (8009220 <__sinit_lock_acquire+0x8>)
 800921a:	f000 b8a7 	b.w	800936c <__retarget_lock_acquire_recursive>
 800921e:	bf00      	nop
 8009220:	200006ea 	.word	0x200006ea

08009224 <__sinit_lock_release>:
 8009224:	4801      	ldr	r0, [pc, #4]	; (800922c <__sinit_lock_release+0x8>)
 8009226:	f000 b8a2 	b.w	800936e <__retarget_lock_release_recursive>
 800922a:	bf00      	nop
 800922c:	200006ea 	.word	0x200006ea

08009230 <__sinit>:
 8009230:	b510      	push	{r4, lr}
 8009232:	4604      	mov	r4, r0
 8009234:	f7ff fff0 	bl	8009218 <__sinit_lock_acquire>
 8009238:	69a3      	ldr	r3, [r4, #24]
 800923a:	b11b      	cbz	r3, 8009244 <__sinit+0x14>
 800923c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009240:	f7ff bff0 	b.w	8009224 <__sinit_lock_release>
 8009244:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009248:	6523      	str	r3, [r4, #80]	; 0x50
 800924a:	4b13      	ldr	r3, [pc, #76]	; (8009298 <__sinit+0x68>)
 800924c:	4a13      	ldr	r2, [pc, #76]	; (800929c <__sinit+0x6c>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	62a2      	str	r2, [r4, #40]	; 0x28
 8009252:	42a3      	cmp	r3, r4
 8009254:	bf04      	itt	eq
 8009256:	2301      	moveq	r3, #1
 8009258:	61a3      	streq	r3, [r4, #24]
 800925a:	4620      	mov	r0, r4
 800925c:	f000 f820 	bl	80092a0 <__sfp>
 8009260:	6060      	str	r0, [r4, #4]
 8009262:	4620      	mov	r0, r4
 8009264:	f000 f81c 	bl	80092a0 <__sfp>
 8009268:	60a0      	str	r0, [r4, #8]
 800926a:	4620      	mov	r0, r4
 800926c:	f000 f818 	bl	80092a0 <__sfp>
 8009270:	2200      	movs	r2, #0
 8009272:	60e0      	str	r0, [r4, #12]
 8009274:	2104      	movs	r1, #4
 8009276:	6860      	ldr	r0, [r4, #4]
 8009278:	f7ff ff82 	bl	8009180 <std>
 800927c:	68a0      	ldr	r0, [r4, #8]
 800927e:	2201      	movs	r2, #1
 8009280:	2109      	movs	r1, #9
 8009282:	f7ff ff7d 	bl	8009180 <std>
 8009286:	68e0      	ldr	r0, [r4, #12]
 8009288:	2202      	movs	r2, #2
 800928a:	2112      	movs	r1, #18
 800928c:	f7ff ff78 	bl	8009180 <std>
 8009290:	2301      	movs	r3, #1
 8009292:	61a3      	str	r3, [r4, #24]
 8009294:	e7d2      	b.n	800923c <__sinit+0xc>
 8009296:	bf00      	nop
 8009298:	080099d8 	.word	0x080099d8
 800929c:	080091c9 	.word	0x080091c9

080092a0 <__sfp>:
 80092a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092a2:	4607      	mov	r7, r0
 80092a4:	f7ff ffac 	bl	8009200 <__sfp_lock_acquire>
 80092a8:	4b1e      	ldr	r3, [pc, #120]	; (8009324 <__sfp+0x84>)
 80092aa:	681e      	ldr	r6, [r3, #0]
 80092ac:	69b3      	ldr	r3, [r6, #24]
 80092ae:	b913      	cbnz	r3, 80092b6 <__sfp+0x16>
 80092b0:	4630      	mov	r0, r6
 80092b2:	f7ff ffbd 	bl	8009230 <__sinit>
 80092b6:	3648      	adds	r6, #72	; 0x48
 80092b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092bc:	3b01      	subs	r3, #1
 80092be:	d503      	bpl.n	80092c8 <__sfp+0x28>
 80092c0:	6833      	ldr	r3, [r6, #0]
 80092c2:	b30b      	cbz	r3, 8009308 <__sfp+0x68>
 80092c4:	6836      	ldr	r6, [r6, #0]
 80092c6:	e7f7      	b.n	80092b8 <__sfp+0x18>
 80092c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092cc:	b9d5      	cbnz	r5, 8009304 <__sfp+0x64>
 80092ce:	4b16      	ldr	r3, [pc, #88]	; (8009328 <__sfp+0x88>)
 80092d0:	60e3      	str	r3, [r4, #12]
 80092d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80092d6:	6665      	str	r5, [r4, #100]	; 0x64
 80092d8:	f000 f847 	bl	800936a <__retarget_lock_init_recursive>
 80092dc:	f7ff ff96 	bl	800920c <__sfp_lock_release>
 80092e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80092e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80092e8:	6025      	str	r5, [r4, #0]
 80092ea:	61a5      	str	r5, [r4, #24]
 80092ec:	2208      	movs	r2, #8
 80092ee:	4629      	mov	r1, r5
 80092f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80092f4:	f7ff f9d4 	bl	80086a0 <memset>
 80092f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80092fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009300:	4620      	mov	r0, r4
 8009302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009304:	3468      	adds	r4, #104	; 0x68
 8009306:	e7d9      	b.n	80092bc <__sfp+0x1c>
 8009308:	2104      	movs	r1, #4
 800930a:	4638      	mov	r0, r7
 800930c:	f7ff ff62 	bl	80091d4 <__sfmoreglue>
 8009310:	4604      	mov	r4, r0
 8009312:	6030      	str	r0, [r6, #0]
 8009314:	2800      	cmp	r0, #0
 8009316:	d1d5      	bne.n	80092c4 <__sfp+0x24>
 8009318:	f7ff ff78 	bl	800920c <__sfp_lock_release>
 800931c:	230c      	movs	r3, #12
 800931e:	603b      	str	r3, [r7, #0]
 8009320:	e7ee      	b.n	8009300 <__sfp+0x60>
 8009322:	bf00      	nop
 8009324:	080099d8 	.word	0x080099d8
 8009328:	ffff0001 	.word	0xffff0001

0800932c <_fwalk_reent>:
 800932c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009330:	4606      	mov	r6, r0
 8009332:	4688      	mov	r8, r1
 8009334:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009338:	2700      	movs	r7, #0
 800933a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800933e:	f1b9 0901 	subs.w	r9, r9, #1
 8009342:	d505      	bpl.n	8009350 <_fwalk_reent+0x24>
 8009344:	6824      	ldr	r4, [r4, #0]
 8009346:	2c00      	cmp	r4, #0
 8009348:	d1f7      	bne.n	800933a <_fwalk_reent+0xe>
 800934a:	4638      	mov	r0, r7
 800934c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009350:	89ab      	ldrh	r3, [r5, #12]
 8009352:	2b01      	cmp	r3, #1
 8009354:	d907      	bls.n	8009366 <_fwalk_reent+0x3a>
 8009356:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800935a:	3301      	adds	r3, #1
 800935c:	d003      	beq.n	8009366 <_fwalk_reent+0x3a>
 800935e:	4629      	mov	r1, r5
 8009360:	4630      	mov	r0, r6
 8009362:	47c0      	blx	r8
 8009364:	4307      	orrs	r7, r0
 8009366:	3568      	adds	r5, #104	; 0x68
 8009368:	e7e9      	b.n	800933e <_fwalk_reent+0x12>

0800936a <__retarget_lock_init_recursive>:
 800936a:	4770      	bx	lr

0800936c <__retarget_lock_acquire_recursive>:
 800936c:	4770      	bx	lr

0800936e <__retarget_lock_release_recursive>:
 800936e:	4770      	bx	lr

08009370 <__swhatbuf_r>:
 8009370:	b570      	push	{r4, r5, r6, lr}
 8009372:	460e      	mov	r6, r1
 8009374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009378:	2900      	cmp	r1, #0
 800937a:	b096      	sub	sp, #88	; 0x58
 800937c:	4614      	mov	r4, r2
 800937e:	461d      	mov	r5, r3
 8009380:	da08      	bge.n	8009394 <__swhatbuf_r+0x24>
 8009382:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009386:	2200      	movs	r2, #0
 8009388:	602a      	str	r2, [r5, #0]
 800938a:	061a      	lsls	r2, r3, #24
 800938c:	d410      	bmi.n	80093b0 <__swhatbuf_r+0x40>
 800938e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009392:	e00e      	b.n	80093b2 <__swhatbuf_r+0x42>
 8009394:	466a      	mov	r2, sp
 8009396:	f000 f907 	bl	80095a8 <_fstat_r>
 800939a:	2800      	cmp	r0, #0
 800939c:	dbf1      	blt.n	8009382 <__swhatbuf_r+0x12>
 800939e:	9a01      	ldr	r2, [sp, #4]
 80093a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093a8:	425a      	negs	r2, r3
 80093aa:	415a      	adcs	r2, r3
 80093ac:	602a      	str	r2, [r5, #0]
 80093ae:	e7ee      	b.n	800938e <__swhatbuf_r+0x1e>
 80093b0:	2340      	movs	r3, #64	; 0x40
 80093b2:	2000      	movs	r0, #0
 80093b4:	6023      	str	r3, [r4, #0]
 80093b6:	b016      	add	sp, #88	; 0x58
 80093b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080093bc <__smakebuf_r>:
 80093bc:	898b      	ldrh	r3, [r1, #12]
 80093be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093c0:	079d      	lsls	r5, r3, #30
 80093c2:	4606      	mov	r6, r0
 80093c4:	460c      	mov	r4, r1
 80093c6:	d507      	bpl.n	80093d8 <__smakebuf_r+0x1c>
 80093c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093cc:	6023      	str	r3, [r4, #0]
 80093ce:	6123      	str	r3, [r4, #16]
 80093d0:	2301      	movs	r3, #1
 80093d2:	6163      	str	r3, [r4, #20]
 80093d4:	b002      	add	sp, #8
 80093d6:	bd70      	pop	{r4, r5, r6, pc}
 80093d8:	ab01      	add	r3, sp, #4
 80093da:	466a      	mov	r2, sp
 80093dc:	f7ff ffc8 	bl	8009370 <__swhatbuf_r>
 80093e0:	9900      	ldr	r1, [sp, #0]
 80093e2:	4605      	mov	r5, r0
 80093e4:	4630      	mov	r0, r6
 80093e6:	f7ff f9cf 	bl	8008788 <_malloc_r>
 80093ea:	b948      	cbnz	r0, 8009400 <__smakebuf_r+0x44>
 80093ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093f0:	059a      	lsls	r2, r3, #22
 80093f2:	d4ef      	bmi.n	80093d4 <__smakebuf_r+0x18>
 80093f4:	f023 0303 	bic.w	r3, r3, #3
 80093f8:	f043 0302 	orr.w	r3, r3, #2
 80093fc:	81a3      	strh	r3, [r4, #12]
 80093fe:	e7e3      	b.n	80093c8 <__smakebuf_r+0xc>
 8009400:	4b0d      	ldr	r3, [pc, #52]	; (8009438 <__smakebuf_r+0x7c>)
 8009402:	62b3      	str	r3, [r6, #40]	; 0x28
 8009404:	89a3      	ldrh	r3, [r4, #12]
 8009406:	6020      	str	r0, [r4, #0]
 8009408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800940c:	81a3      	strh	r3, [r4, #12]
 800940e:	9b00      	ldr	r3, [sp, #0]
 8009410:	6163      	str	r3, [r4, #20]
 8009412:	9b01      	ldr	r3, [sp, #4]
 8009414:	6120      	str	r0, [r4, #16]
 8009416:	b15b      	cbz	r3, 8009430 <__smakebuf_r+0x74>
 8009418:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800941c:	4630      	mov	r0, r6
 800941e:	f000 f8d5 	bl	80095cc <_isatty_r>
 8009422:	b128      	cbz	r0, 8009430 <__smakebuf_r+0x74>
 8009424:	89a3      	ldrh	r3, [r4, #12]
 8009426:	f023 0303 	bic.w	r3, r3, #3
 800942a:	f043 0301 	orr.w	r3, r3, #1
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	89a0      	ldrh	r0, [r4, #12]
 8009432:	4305      	orrs	r5, r0
 8009434:	81a5      	strh	r5, [r4, #12]
 8009436:	e7cd      	b.n	80093d4 <__smakebuf_r+0x18>
 8009438:	080091c9 	.word	0x080091c9

0800943c <__malloc_lock>:
 800943c:	4801      	ldr	r0, [pc, #4]	; (8009444 <__malloc_lock+0x8>)
 800943e:	f7ff bf95 	b.w	800936c <__retarget_lock_acquire_recursive>
 8009442:	bf00      	nop
 8009444:	200006e8 	.word	0x200006e8

08009448 <__malloc_unlock>:
 8009448:	4801      	ldr	r0, [pc, #4]	; (8009450 <__malloc_unlock+0x8>)
 800944a:	f7ff bf90 	b.w	800936e <__retarget_lock_release_recursive>
 800944e:	bf00      	nop
 8009450:	200006e8 	.word	0x200006e8

08009454 <_raise_r>:
 8009454:	291f      	cmp	r1, #31
 8009456:	b538      	push	{r3, r4, r5, lr}
 8009458:	4604      	mov	r4, r0
 800945a:	460d      	mov	r5, r1
 800945c:	d904      	bls.n	8009468 <_raise_r+0x14>
 800945e:	2316      	movs	r3, #22
 8009460:	6003      	str	r3, [r0, #0]
 8009462:	f04f 30ff 	mov.w	r0, #4294967295
 8009466:	bd38      	pop	{r3, r4, r5, pc}
 8009468:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800946a:	b112      	cbz	r2, 8009472 <_raise_r+0x1e>
 800946c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009470:	b94b      	cbnz	r3, 8009486 <_raise_r+0x32>
 8009472:	4620      	mov	r0, r4
 8009474:	f000 f830 	bl	80094d8 <_getpid_r>
 8009478:	462a      	mov	r2, r5
 800947a:	4601      	mov	r1, r0
 800947c:	4620      	mov	r0, r4
 800947e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009482:	f000 b817 	b.w	80094b4 <_kill_r>
 8009486:	2b01      	cmp	r3, #1
 8009488:	d00a      	beq.n	80094a0 <_raise_r+0x4c>
 800948a:	1c59      	adds	r1, r3, #1
 800948c:	d103      	bne.n	8009496 <_raise_r+0x42>
 800948e:	2316      	movs	r3, #22
 8009490:	6003      	str	r3, [r0, #0]
 8009492:	2001      	movs	r0, #1
 8009494:	e7e7      	b.n	8009466 <_raise_r+0x12>
 8009496:	2400      	movs	r4, #0
 8009498:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800949c:	4628      	mov	r0, r5
 800949e:	4798      	blx	r3
 80094a0:	2000      	movs	r0, #0
 80094a2:	e7e0      	b.n	8009466 <_raise_r+0x12>

080094a4 <raise>:
 80094a4:	4b02      	ldr	r3, [pc, #8]	; (80094b0 <raise+0xc>)
 80094a6:	4601      	mov	r1, r0
 80094a8:	6818      	ldr	r0, [r3, #0]
 80094aa:	f7ff bfd3 	b.w	8009454 <_raise_r>
 80094ae:	bf00      	nop
 80094b0:	20000220 	.word	0x20000220

080094b4 <_kill_r>:
 80094b4:	b538      	push	{r3, r4, r5, lr}
 80094b6:	4d07      	ldr	r5, [pc, #28]	; (80094d4 <_kill_r+0x20>)
 80094b8:	2300      	movs	r3, #0
 80094ba:	4604      	mov	r4, r0
 80094bc:	4608      	mov	r0, r1
 80094be:	4611      	mov	r1, r2
 80094c0:	602b      	str	r3, [r5, #0]
 80094c2:	f7fa ffe9 	bl	8004498 <_kill>
 80094c6:	1c43      	adds	r3, r0, #1
 80094c8:	d102      	bne.n	80094d0 <_kill_r+0x1c>
 80094ca:	682b      	ldr	r3, [r5, #0]
 80094cc:	b103      	cbz	r3, 80094d0 <_kill_r+0x1c>
 80094ce:	6023      	str	r3, [r4, #0]
 80094d0:	bd38      	pop	{r3, r4, r5, pc}
 80094d2:	bf00      	nop
 80094d4:	200006ec 	.word	0x200006ec

080094d8 <_getpid_r>:
 80094d8:	f7fa bfd6 	b.w	8004488 <_getpid>

080094dc <__sread>:
 80094dc:	b510      	push	{r4, lr}
 80094de:	460c      	mov	r4, r1
 80094e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e4:	f000 f894 	bl	8009610 <_read_r>
 80094e8:	2800      	cmp	r0, #0
 80094ea:	bfab      	itete	ge
 80094ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094ee:	89a3      	ldrhlt	r3, [r4, #12]
 80094f0:	181b      	addge	r3, r3, r0
 80094f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094f6:	bfac      	ite	ge
 80094f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80094fa:	81a3      	strhlt	r3, [r4, #12]
 80094fc:	bd10      	pop	{r4, pc}

080094fe <__swrite>:
 80094fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009502:	461f      	mov	r7, r3
 8009504:	898b      	ldrh	r3, [r1, #12]
 8009506:	05db      	lsls	r3, r3, #23
 8009508:	4605      	mov	r5, r0
 800950a:	460c      	mov	r4, r1
 800950c:	4616      	mov	r6, r2
 800950e:	d505      	bpl.n	800951c <__swrite+0x1e>
 8009510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009514:	2302      	movs	r3, #2
 8009516:	2200      	movs	r2, #0
 8009518:	f000 f868 	bl	80095ec <_lseek_r>
 800951c:	89a3      	ldrh	r3, [r4, #12]
 800951e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009522:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009526:	81a3      	strh	r3, [r4, #12]
 8009528:	4632      	mov	r2, r6
 800952a:	463b      	mov	r3, r7
 800952c:	4628      	mov	r0, r5
 800952e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009532:	f000 b817 	b.w	8009564 <_write_r>

08009536 <__sseek>:
 8009536:	b510      	push	{r4, lr}
 8009538:	460c      	mov	r4, r1
 800953a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800953e:	f000 f855 	bl	80095ec <_lseek_r>
 8009542:	1c43      	adds	r3, r0, #1
 8009544:	89a3      	ldrh	r3, [r4, #12]
 8009546:	bf15      	itete	ne
 8009548:	6560      	strne	r0, [r4, #84]	; 0x54
 800954a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800954e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009552:	81a3      	strheq	r3, [r4, #12]
 8009554:	bf18      	it	ne
 8009556:	81a3      	strhne	r3, [r4, #12]
 8009558:	bd10      	pop	{r4, pc}

0800955a <__sclose>:
 800955a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800955e:	f000 b813 	b.w	8009588 <_close_r>
	...

08009564 <_write_r>:
 8009564:	b538      	push	{r3, r4, r5, lr}
 8009566:	4d07      	ldr	r5, [pc, #28]	; (8009584 <_write_r+0x20>)
 8009568:	4604      	mov	r4, r0
 800956a:	4608      	mov	r0, r1
 800956c:	4611      	mov	r1, r2
 800956e:	2200      	movs	r2, #0
 8009570:	602a      	str	r2, [r5, #0]
 8009572:	461a      	mov	r2, r3
 8009574:	f7fa ffc7 	bl	8004506 <_write>
 8009578:	1c43      	adds	r3, r0, #1
 800957a:	d102      	bne.n	8009582 <_write_r+0x1e>
 800957c:	682b      	ldr	r3, [r5, #0]
 800957e:	b103      	cbz	r3, 8009582 <_write_r+0x1e>
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	bd38      	pop	{r3, r4, r5, pc}
 8009584:	200006ec 	.word	0x200006ec

08009588 <_close_r>:
 8009588:	b538      	push	{r3, r4, r5, lr}
 800958a:	4d06      	ldr	r5, [pc, #24]	; (80095a4 <_close_r+0x1c>)
 800958c:	2300      	movs	r3, #0
 800958e:	4604      	mov	r4, r0
 8009590:	4608      	mov	r0, r1
 8009592:	602b      	str	r3, [r5, #0]
 8009594:	f7fa ffd3 	bl	800453e <_close>
 8009598:	1c43      	adds	r3, r0, #1
 800959a:	d102      	bne.n	80095a2 <_close_r+0x1a>
 800959c:	682b      	ldr	r3, [r5, #0]
 800959e:	b103      	cbz	r3, 80095a2 <_close_r+0x1a>
 80095a0:	6023      	str	r3, [r4, #0]
 80095a2:	bd38      	pop	{r3, r4, r5, pc}
 80095a4:	200006ec 	.word	0x200006ec

080095a8 <_fstat_r>:
 80095a8:	b538      	push	{r3, r4, r5, lr}
 80095aa:	4d07      	ldr	r5, [pc, #28]	; (80095c8 <_fstat_r+0x20>)
 80095ac:	2300      	movs	r3, #0
 80095ae:	4604      	mov	r4, r0
 80095b0:	4608      	mov	r0, r1
 80095b2:	4611      	mov	r1, r2
 80095b4:	602b      	str	r3, [r5, #0]
 80095b6:	f7fa ffce 	bl	8004556 <_fstat>
 80095ba:	1c43      	adds	r3, r0, #1
 80095bc:	d102      	bne.n	80095c4 <_fstat_r+0x1c>
 80095be:	682b      	ldr	r3, [r5, #0]
 80095c0:	b103      	cbz	r3, 80095c4 <_fstat_r+0x1c>
 80095c2:	6023      	str	r3, [r4, #0]
 80095c4:	bd38      	pop	{r3, r4, r5, pc}
 80095c6:	bf00      	nop
 80095c8:	200006ec 	.word	0x200006ec

080095cc <_isatty_r>:
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	4d06      	ldr	r5, [pc, #24]	; (80095e8 <_isatty_r+0x1c>)
 80095d0:	2300      	movs	r3, #0
 80095d2:	4604      	mov	r4, r0
 80095d4:	4608      	mov	r0, r1
 80095d6:	602b      	str	r3, [r5, #0]
 80095d8:	f7fa ffcd 	bl	8004576 <_isatty>
 80095dc:	1c43      	adds	r3, r0, #1
 80095de:	d102      	bne.n	80095e6 <_isatty_r+0x1a>
 80095e0:	682b      	ldr	r3, [r5, #0]
 80095e2:	b103      	cbz	r3, 80095e6 <_isatty_r+0x1a>
 80095e4:	6023      	str	r3, [r4, #0]
 80095e6:	bd38      	pop	{r3, r4, r5, pc}
 80095e8:	200006ec 	.word	0x200006ec

080095ec <_lseek_r>:
 80095ec:	b538      	push	{r3, r4, r5, lr}
 80095ee:	4d07      	ldr	r5, [pc, #28]	; (800960c <_lseek_r+0x20>)
 80095f0:	4604      	mov	r4, r0
 80095f2:	4608      	mov	r0, r1
 80095f4:	4611      	mov	r1, r2
 80095f6:	2200      	movs	r2, #0
 80095f8:	602a      	str	r2, [r5, #0]
 80095fa:	461a      	mov	r2, r3
 80095fc:	f7fa ffc6 	bl	800458c <_lseek>
 8009600:	1c43      	adds	r3, r0, #1
 8009602:	d102      	bne.n	800960a <_lseek_r+0x1e>
 8009604:	682b      	ldr	r3, [r5, #0]
 8009606:	b103      	cbz	r3, 800960a <_lseek_r+0x1e>
 8009608:	6023      	str	r3, [r4, #0]
 800960a:	bd38      	pop	{r3, r4, r5, pc}
 800960c:	200006ec 	.word	0x200006ec

08009610 <_read_r>:
 8009610:	b538      	push	{r3, r4, r5, lr}
 8009612:	4d07      	ldr	r5, [pc, #28]	; (8009630 <_read_r+0x20>)
 8009614:	4604      	mov	r4, r0
 8009616:	4608      	mov	r0, r1
 8009618:	4611      	mov	r1, r2
 800961a:	2200      	movs	r2, #0
 800961c:	602a      	str	r2, [r5, #0]
 800961e:	461a      	mov	r2, r3
 8009620:	f7fa ff54 	bl	80044cc <_read>
 8009624:	1c43      	adds	r3, r0, #1
 8009626:	d102      	bne.n	800962e <_read_r+0x1e>
 8009628:	682b      	ldr	r3, [r5, #0]
 800962a:	b103      	cbz	r3, 800962e <_read_r+0x1e>
 800962c:	6023      	str	r3, [r4, #0]
 800962e:	bd38      	pop	{r3, r4, r5, pc}
 8009630:	200006ec 	.word	0x200006ec

08009634 <_init>:
 8009634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009636:	bf00      	nop
 8009638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800963a:	bc08      	pop	{r3}
 800963c:	469e      	mov	lr, r3
 800963e:	4770      	bx	lr

08009640 <_fini>:
 8009640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009642:	bf00      	nop
 8009644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009646:	bc08      	pop	{r3}
 8009648:	469e      	mov	lr, r3
 800964a:	4770      	bx	lr
