<stg><name>_foword_FDC</name>


<trans_list>

<trans id="2878" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="21" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:0  %quant_57_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_57_read)

]]></Node>
<StgValue><ssdm name="quant_57_read_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:1  %quant_56_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_56_read)

]]></Node>
<StgValue><ssdm name="quant_56_read_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:2  %quant_51_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_51_read)

]]></Node>
<StgValue><ssdm name="quant_51_read_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:3  %quant_50_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_50_read)

]]></Node>
<StgValue><ssdm name="quant_50_read_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:4  %quant_49_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_49_read)

]]></Node>
<StgValue><ssdm name="quant_49_read_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:5  %quant_48_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_48_read)

]]></Node>
<StgValue><ssdm name="quant_48_read_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:6  %quant_47_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_47_read)

]]></Node>
<StgValue><ssdm name="quant_47_read_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:7  %quant_44_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_44_read)

]]></Node>
<StgValue><ssdm name="quant_44_read_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:8  %quant_43_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_43_read)

]]></Node>
<StgValue><ssdm name="quant_43_read_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:9  %quant_42_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_42_read)

]]></Node>
<StgValue><ssdm name="quant_42_read_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:10  %quant_41_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_41_read)

]]></Node>
<StgValue><ssdm name="quant_41_read_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:11  %quant_40_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_40_read)

]]></Node>
<StgValue><ssdm name="quant_40_read_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:12  %quant_39_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_39_read)

]]></Node>
<StgValue><ssdm name="quant_39_read_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:13  %quant_36_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_36_read)

]]></Node>
<StgValue><ssdm name="quant_36_read_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:14  %quant_35_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_35_read)

]]></Node>
<StgValue><ssdm name="quant_35_read_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:15  %quant_34_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_34_read)

]]></Node>
<StgValue><ssdm name="quant_34_read_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:16  %quant_33_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_33_read)

]]></Node>
<StgValue><ssdm name="quant_33_read_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:17  %quant_32_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_32_read)

]]></Node>
<StgValue><ssdm name="quant_32_read_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:18  %quant_31_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_31_read)

]]></Node>
<StgValue><ssdm name="quant_31_read_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:19  %quant_30_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_30_read)

]]></Node>
<StgValue><ssdm name="quant_30_read_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:20  %quant_29_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_29_read)

]]></Node>
<StgValue><ssdm name="quant_29_read_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:21  %quant_28_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_28_read)

]]></Node>
<StgValue><ssdm name="quant_28_read_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:22  %quant_27_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_27_read)

]]></Node>
<StgValue><ssdm name="quant_27_read_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:23  %quant_26_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_26_read)

]]></Node>
<StgValue><ssdm name="quant_26_read_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:24  %quant_25_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_25_read)

]]></Node>
<StgValue><ssdm name="quant_25_read_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:25  %quant_24_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_24_read)

]]></Node>
<StgValue><ssdm name="quant_24_read_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:26  %quant_23_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_23_read)

]]></Node>
<StgValue><ssdm name="quant_23_read_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:27  %quant_22_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_22_read)

]]></Node>
<StgValue><ssdm name="quant_22_read_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:28  %quant_21_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_21_read)

]]></Node>
<StgValue><ssdm name="quant_21_read_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:29  %quant_20_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_20_read)

]]></Node>
<StgValue><ssdm name="quant_20_read_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:30  %quant_19_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_19_read)

]]></Node>
<StgValue><ssdm name="quant_19_read_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:31  %quant_18_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_18_read)

]]></Node>
<StgValue><ssdm name="quant_18_read_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:32  %quant_17_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_17_read)

]]></Node>
<StgValue><ssdm name="quant_17_read_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:33  %quant_16_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_16_read)

]]></Node>
<StgValue><ssdm name="quant_16_read_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:34  %quant_15_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_15_read)

]]></Node>
<StgValue><ssdm name="quant_15_read_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:35  %quant_14_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_14_read)

]]></Node>
<StgValue><ssdm name="quant_14_read_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:36  %quant_13_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_13_read)

]]></Node>
<StgValue><ssdm name="quant_13_read_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:37  %quant_12_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_12_read)

]]></Node>
<StgValue><ssdm name="quant_12_read_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:38  %quant_11_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_11_read)

]]></Node>
<StgValue><ssdm name="quant_11_read_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:39  %quant_10_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_10_read)

]]></Node>
<StgValue><ssdm name="quant_10_read_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop4.preheader:40  %quant_9_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %quant_9_read)

]]></Node>
<StgValue><ssdm name="quant_9_read_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop4.preheader:41  %quant_8_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %quant_8_read)

]]></Node>
<StgValue><ssdm name="quant_8_read_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:42  %quant_7_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_7_read)

]]></Node>
<StgValue><ssdm name="quant_7_read_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:43  %quant_6_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_6_read)

]]></Node>
<StgValue><ssdm name="quant_6_read_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:44  %quant_5_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_5_read)

]]></Node>
<StgValue><ssdm name="quant_5_read_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:45  %quant_4_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_4_read)

]]></Node>
<StgValue><ssdm name="quant_4_read_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:46  %quant_3_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_3_read)

]]></Node>
<StgValue><ssdm name="quant_3_read_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4.preheader:47  %quant_2_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_2_read)

]]></Node>
<StgValue><ssdm name="quant_2_read_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop4.preheader:48  %quant_1_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %quant_1_read)

]]></Node>
<StgValue><ssdm name="quant_1_read_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:49  %mid_V = alloca [64 x i24], align 4

]]></Node>
<StgValue><ssdm name="mid_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:50  %channel_data_0_addr = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_0_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:51  %channel_data_1_addr = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_1_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:52  %channel_data_2_addr = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_2_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:53  %channel_data_3_addr = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_3_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:54  %channel_data_4_addr = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_4_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:55  %channel_data_5_addr = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_5_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:56  %channel_data_6_addr = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_6_addr"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:57  %channel_data_7_addr = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_7_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:58  %channel_data_0_addr_1 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_0_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:59  %channel_data_1_addr_1 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_1_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:60  %channel_data_2_addr_1 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_2_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:61  %channel_data_3_addr_1 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_3_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:62  %channel_data_4_addr_1 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_4_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:63  %channel_data_5_addr_1 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_5_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:64  %channel_data_6_addr_1 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_6_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:65  %channel_data_7_addr_1 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_7_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:66  %channel_data_0_addr_2 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_0_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:67  %channel_data_1_addr_2 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_1_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:68  %channel_data_2_addr_2 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_2_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:69  %channel_data_3_addr_2 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_3_addr_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:70  %channel_data_4_addr_2 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_4_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:71  %channel_data_5_addr_2 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_5_addr_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:72  %channel_data_6_addr_2 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_6_addr_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:73  %channel_data_7_addr_2 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_7_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:74  %channel_data_0_addr_3 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_0_addr_3"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:75  %channel_data_1_addr_3 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_1_addr_3"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:76  %channel_data_2_addr_3 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_2_addr_3"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:77  %channel_data_3_addr_3 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_3_addr_3"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:78  %channel_data_4_addr_3 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_4_addr_3"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:79  %channel_data_5_addr_3 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_5_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:80  %channel_data_6_addr_3 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_6_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:81  %channel_data_7_addr_3 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_7_addr_3"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:82  %channel_data_0_addr_4 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_0_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:83  %channel_data_1_addr_4 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_1_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:84  %channel_data_2_addr_4 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_2_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:85  %channel_data_3_addr_4 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_3_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:86  %channel_data_4_addr_4 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_4_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:87  %channel_data_5_addr_4 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_5_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:88  %channel_data_6_addr_4 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_6_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:89  %channel_data_7_addr_4 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_7_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:90  %channel_data_0_addr_5 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_0_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:91  %channel_data_1_addr_5 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_1_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:92  %channel_data_2_addr_5 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_2_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:93  %channel_data_3_addr_5 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_3_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:94  %channel_data_4_addr_5 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_4_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:95  %channel_data_5_addr_5 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_5_addr_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:96  %channel_data_6_addr_5 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_6_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:97  %channel_data_7_addr_5 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_7_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:98  %channel_data_0_addr_6 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_0_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:99  %channel_data_1_addr_6 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_1_addr_6"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:100  %channel_data_2_addr_6 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_2_addr_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:101  %channel_data_3_addr_6 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_3_addr_6"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:102  %channel_data_4_addr_6 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_4_addr_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:103  %channel_data_5_addr_6 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_5_addr_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:104  %channel_data_6_addr_6 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_6_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:105  %channel_data_7_addr_6 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_7_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:106  %channel_data_0_addr_7 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_0_addr_7"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:107  %channel_data_1_addr_7 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_1_addr_7"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:108  %channel_data_2_addr_7 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_2_addr_7"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:109  %channel_data_3_addr_7 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_3_addr_7"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:110  %channel_data_4_addr_7 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_4_addr_7"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:111  %channel_data_5_addr_7 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_5_addr_7"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:112  %channel_data_6_addr_7 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_6_addr_7"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader:113  %channel_data_7_addr_7 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_7_addr_7"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:114  br label %.preheader6391

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6391:0  %i_0 = phi i4 [ %i, %FDC1 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6391:1  %icmp_ln185 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6391:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6391:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6391:4  br i1 %icmp_ln185, label %_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv, label %FDC1

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="3">
<![CDATA[
FDC1:6  %channel_data_0_load = load i8* %channel_data_0_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="3">
<![CDATA[
FDC1:7  %channel_data_1_load = load i8* %channel_data_1_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="3">
<![CDATA[
FDC1:8  %channel_data_2_load = load i8* %channel_data_2_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="3">
<![CDATA[
FDC1:9  %channel_data_3_load = load i8* %channel_data_3_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="3">
<![CDATA[
FDC1:10  %channel_data_4_load = load i8* %channel_data_4_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="3">
<![CDATA[
FDC1:11  %channel_data_5_load = load i8* %channel_data_5_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="3">
<![CDATA[
FDC1:12  %channel_data_6_load = load i8* %channel_data_6_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="3">
<![CDATA[
FDC1:13  %channel_data_7_load = load i8* %channel_data_7_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="3">
<![CDATA[
FDC1:17  %channel_data_0_load_1 = load i8* %channel_data_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="3">
<![CDATA[
FDC1:18  %channel_data_1_load_1 = load i8* %channel_data_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="3">
<![CDATA[
FDC1:19  %channel_data_2_load_1 = load i8* %channel_data_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="3">
<![CDATA[
FDC1:20  %channel_data_3_load_1 = load i8* %channel_data_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
FDC1:21  %channel_data_4_load_1 = load i8* %channel_data_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="3">
<![CDATA[
FDC1:22  %channel_data_5_load_1 = load i8* %channel_data_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="3">
<![CDATA[
FDC1:23  %channel_data_6_load_1 = load i8* %channel_data_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="3">
<![CDATA[
FDC1:24  %channel_data_7_load_1 = load i8* %channel_data_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="3">
<![CDATA[
FDC1:6  %channel_data_0_load = load i8* %channel_data_0_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="3">
<![CDATA[
FDC1:7  %channel_data_1_load = load i8* %channel_data_1_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="3">
<![CDATA[
FDC1:8  %channel_data_2_load = load i8* %channel_data_2_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="3">
<![CDATA[
FDC1:9  %channel_data_3_load = load i8* %channel_data_3_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="3">
<![CDATA[
FDC1:10  %channel_data_4_load = load i8* %channel_data_4_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="3">
<![CDATA[
FDC1:11  %channel_data_5_load = load i8* %channel_data_5_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="3">
<![CDATA[
FDC1:12  %channel_data_6_load = load i8* %channel_data_6_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="3">
<![CDATA[
FDC1:13  %channel_data_7_load = load i8* %channel_data_7_addr, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="3">
<![CDATA[
FDC1:17  %channel_data_0_load_1 = load i8* %channel_data_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="3">
<![CDATA[
FDC1:18  %channel_data_1_load_1 = load i8* %channel_data_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="3">
<![CDATA[
FDC1:19  %channel_data_2_load_1 = load i8* %channel_data_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="3">
<![CDATA[
FDC1:20  %channel_data_3_load_1 = load i8* %channel_data_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
FDC1:21  %channel_data_4_load_1 = load i8* %channel_data_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="3">
<![CDATA[
FDC1:22  %channel_data_5_load_1 = load i8* %channel_data_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="3">
<![CDATA[
FDC1:23  %channel_data_6_load_1 = load i8* %channel_data_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="3">
<![CDATA[
FDC1:24  %channel_data_7_load_1 = load i8* %channel_data_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="3">
<![CDATA[
FDC1:28  %channel_data_0_load_2 = load i8* %channel_data_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="3">
<![CDATA[
FDC1:29  %channel_data_1_load_2 = load i8* %channel_data_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_2"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="3">
<![CDATA[
FDC1:30  %channel_data_2_load_2 = load i8* %channel_data_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_2"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="3">
<![CDATA[
FDC1:31  %channel_data_3_load_2 = load i8* %channel_data_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_2"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="3">
<![CDATA[
FDC1:32  %channel_data_4_load_2 = load i8* %channel_data_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="3">
<![CDATA[
FDC1:33  %channel_data_5_load_2 = load i8* %channel_data_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_2"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="3">
<![CDATA[
FDC1:34  %channel_data_6_load_2 = load i8* %channel_data_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_2"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="3">
<![CDATA[
FDC1:35  %channel_data_7_load_2 = load i8* %channel_data_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_2"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="3">
<![CDATA[
FDC1:39  %channel_data_0_load_3 = load i8* %channel_data_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_3"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="3">
<![CDATA[
FDC1:40  %channel_data_1_load_3 = load i8* %channel_data_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_3"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="3">
<![CDATA[
FDC1:41  %channel_data_2_load_3 = load i8* %channel_data_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="3">
<![CDATA[
FDC1:42  %channel_data_3_load_3 = load i8* %channel_data_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_3"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="3">
<![CDATA[
FDC1:43  %channel_data_4_load_3 = load i8* %channel_data_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_3"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="3">
<![CDATA[
FDC1:44  %channel_data_5_load_3 = load i8* %channel_data_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_3"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="3">
<![CDATA[
FDC1:45  %channel_data_6_load_3 = load i8* %channel_data_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_3"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="3">
<![CDATA[
FDC1:46  %channel_data_7_load_3 = load i8* %channel_data_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="4">
<![CDATA[
FDC1:1  %trunc_ln185 = trunc i4 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln185"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="3">
<![CDATA[
FDC1:5  %zext_ln189 = zext i3 %trunc_ln185 to i32

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:14  %tmp_s = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load, i8 %channel_data_1_load, i8 %channel_data_2_load, i8 %channel_data_3_load, i8 %channel_data_4_load, i8 %channel_data_5_load, i8 %channel_data_6_load, i8 %channel_data_7_load, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:25  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_1, i8 %channel_data_1_load_1, i8 %channel_data_2_load_1, i8 %channel_data_3_load_1, i8 %channel_data_4_load_1, i8 %channel_data_5_load_1, i8 %channel_data_6_load_1, i8 %channel_data_7_load_1, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="3">
<![CDATA[
FDC1:28  %channel_data_0_load_2 = load i8* %channel_data_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="3">
<![CDATA[
FDC1:29  %channel_data_1_load_2 = load i8* %channel_data_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_2"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="3">
<![CDATA[
FDC1:30  %channel_data_2_load_2 = load i8* %channel_data_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="3">
<![CDATA[
FDC1:31  %channel_data_3_load_2 = load i8* %channel_data_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_2"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="3">
<![CDATA[
FDC1:32  %channel_data_4_load_2 = load i8* %channel_data_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="3">
<![CDATA[
FDC1:33  %channel_data_5_load_2 = load i8* %channel_data_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_2"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="3">
<![CDATA[
FDC1:34  %channel_data_6_load_2 = load i8* %channel_data_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_2"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="3">
<![CDATA[
FDC1:35  %channel_data_7_load_2 = load i8* %channel_data_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_2"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="3">
<![CDATA[
FDC1:39  %channel_data_0_load_3 = load i8* %channel_data_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="3">
<![CDATA[
FDC1:40  %channel_data_1_load_3 = load i8* %channel_data_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_3"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="3">
<![CDATA[
FDC1:41  %channel_data_2_load_3 = load i8* %channel_data_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_3"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="3">
<![CDATA[
FDC1:42  %channel_data_3_load_3 = load i8* %channel_data_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="3">
<![CDATA[
FDC1:43  %channel_data_4_load_3 = load i8* %channel_data_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_3"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="3">
<![CDATA[
FDC1:44  %channel_data_5_load_3 = load i8* %channel_data_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_3"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="3">
<![CDATA[
FDC1:45  %channel_data_6_load_3 = load i8* %channel_data_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="3">
<![CDATA[
FDC1:46  %channel_data_7_load_3 = load i8* %channel_data_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_3"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="3">
<![CDATA[
FDC1:50  %channel_data_0_load_4 = load i8* %channel_data_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_4"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="3">
<![CDATA[
FDC1:51  %channel_data_1_load_4 = load i8* %channel_data_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_4"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="3">
<![CDATA[
FDC1:52  %channel_data_2_load_4 = load i8* %channel_data_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_4"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="3">
<![CDATA[
FDC1:53  %channel_data_3_load_4 = load i8* %channel_data_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_4"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="3">
<![CDATA[
FDC1:54  %channel_data_4_load_4 = load i8* %channel_data_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_4"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="3">
<![CDATA[
FDC1:55  %channel_data_5_load_4 = load i8* %channel_data_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_4"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="3">
<![CDATA[
FDC1:56  %channel_data_6_load_4 = load i8* %channel_data_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_4"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="3">
<![CDATA[
FDC1:57  %channel_data_7_load_4 = load i8* %channel_data_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_4"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="3">
<![CDATA[
FDC1:61  %channel_data_0_load_5 = load i8* %channel_data_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_5"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="3">
<![CDATA[
FDC1:62  %channel_data_1_load_5 = load i8* %channel_data_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_5"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="3">
<![CDATA[
FDC1:63  %channel_data_2_load_5 = load i8* %channel_data_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_5"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="3">
<![CDATA[
FDC1:64  %channel_data_3_load_5 = load i8* %channel_data_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_5"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="3">
<![CDATA[
FDC1:65  %channel_data_4_load_5 = load i8* %channel_data_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_5"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="3">
<![CDATA[
FDC1:66  %channel_data_5_load_5 = load i8* %channel_data_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_5"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="3">
<![CDATA[
FDC1:67  %channel_data_6_load_5 = load i8* %channel_data_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_5"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="3">
<![CDATA[
FDC1:68  %channel_data_7_load_5 = load i8* %channel_data_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="274" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:36  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_2, i8 %channel_data_1_load_2, i8 %channel_data_2_load_2, i8 %channel_data_3_load_2, i8 %channel_data_4_load_2, i8 %channel_data_5_load_2, i8 %channel_data_6_load_2, i8 %channel_data_7_load_2, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:47  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_3, i8 %channel_data_1_load_3, i8 %channel_data_2_load_3, i8 %channel_data_3_load_3, i8 %channel_data_4_load_3, i8 %channel_data_5_load_3, i8 %channel_data_6_load_3, i8 %channel_data_7_load_3, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="3">
<![CDATA[
FDC1:50  %channel_data_0_load_4 = load i8* %channel_data_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_4"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="3">
<![CDATA[
FDC1:51  %channel_data_1_load_4 = load i8* %channel_data_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_4"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="3">
<![CDATA[
FDC1:52  %channel_data_2_load_4 = load i8* %channel_data_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_4"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="3">
<![CDATA[
FDC1:53  %channel_data_3_load_4 = load i8* %channel_data_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_4"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="3">
<![CDATA[
FDC1:54  %channel_data_4_load_4 = load i8* %channel_data_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_4"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="3">
<![CDATA[
FDC1:55  %channel_data_5_load_4 = load i8* %channel_data_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_4"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="3">
<![CDATA[
FDC1:56  %channel_data_6_load_4 = load i8* %channel_data_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_4"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="3">
<![CDATA[
FDC1:57  %channel_data_7_load_4 = load i8* %channel_data_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_4"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="3">
<![CDATA[
FDC1:61  %channel_data_0_load_5 = load i8* %channel_data_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_5"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="3">
<![CDATA[
FDC1:62  %channel_data_1_load_5 = load i8* %channel_data_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_5"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="3">
<![CDATA[
FDC1:63  %channel_data_2_load_5 = load i8* %channel_data_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_5"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="3">
<![CDATA[
FDC1:64  %channel_data_3_load_5 = load i8* %channel_data_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_5"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="3">
<![CDATA[
FDC1:65  %channel_data_4_load_5 = load i8* %channel_data_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_5"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="3">
<![CDATA[
FDC1:66  %channel_data_5_load_5 = load i8* %channel_data_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_5"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="3">
<![CDATA[
FDC1:67  %channel_data_6_load_5 = load i8* %channel_data_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_5"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="3">
<![CDATA[
FDC1:68  %channel_data_7_load_5 = load i8* %channel_data_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_5"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="3">
<![CDATA[
FDC1:72  %channel_data_0_load_6 = load i8* %channel_data_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_6"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="3">
<![CDATA[
FDC1:73  %channel_data_1_load_6 = load i8* %channel_data_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_6"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="3">
<![CDATA[
FDC1:74  %channel_data_2_load_6 = load i8* %channel_data_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_6"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="3">
<![CDATA[
FDC1:75  %channel_data_3_load_6 = load i8* %channel_data_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_6"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="3">
<![CDATA[
FDC1:76  %channel_data_4_load_6 = load i8* %channel_data_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_6"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="3">
<![CDATA[
FDC1:77  %channel_data_5_load_6 = load i8* %channel_data_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_6"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="3">
<![CDATA[
FDC1:78  %channel_data_6_load_6 = load i8* %channel_data_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_6"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="3">
<![CDATA[
FDC1:79  %channel_data_7_load_6 = load i8* %channel_data_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_6"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="3">
<![CDATA[
FDC1:83  %channel_data_0_load_7 = load i8* %channel_data_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_7"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="3">
<![CDATA[
FDC1:84  %channel_data_1_load_7 = load i8* %channel_data_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_7"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="3">
<![CDATA[
FDC1:85  %channel_data_2_load_7 = load i8* %channel_data_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_7"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="3">
<![CDATA[
FDC1:86  %channel_data_3_load_7 = load i8* %channel_data_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_7"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="3">
<![CDATA[
FDC1:87  %channel_data_4_load_7 = load i8* %channel_data_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_7"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="3">
<![CDATA[
FDC1:88  %channel_data_5_load_7 = load i8* %channel_data_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_7"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="3">
<![CDATA[
FDC1:89  %channel_data_6_load_7 = load i8* %channel_data_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_7"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="3">
<![CDATA[
FDC1:90  %channel_data_7_load_7 = load i8* %channel_data_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="308" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:58  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_4, i8 %channel_data_1_load_4, i8 %channel_data_2_load_4, i8 %channel_data_3_load_4, i8 %channel_data_4_load_4, i8 %channel_data_5_load_4, i8 %channel_data_6_load_4, i8 %channel_data_7_load_4, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:69  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_5, i8 %channel_data_1_load_5, i8 %channel_data_2_load_5, i8 %channel_data_3_load_5, i8 %channel_data_4_load_5, i8 %channel_data_5_load_5, i8 %channel_data_6_load_5, i8 %channel_data_7_load_5, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="3">
<![CDATA[
FDC1:72  %channel_data_0_load_6 = load i8* %channel_data_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_6"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="3">
<![CDATA[
FDC1:73  %channel_data_1_load_6 = load i8* %channel_data_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_6"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="3">
<![CDATA[
FDC1:74  %channel_data_2_load_6 = load i8* %channel_data_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_6"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="3">
<![CDATA[
FDC1:75  %channel_data_3_load_6 = load i8* %channel_data_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_6"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="3">
<![CDATA[
FDC1:76  %channel_data_4_load_6 = load i8* %channel_data_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_6"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="3">
<![CDATA[
FDC1:77  %channel_data_5_load_6 = load i8* %channel_data_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_6"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="3">
<![CDATA[
FDC1:78  %channel_data_6_load_6 = load i8* %channel_data_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_6"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="3">
<![CDATA[
FDC1:79  %channel_data_7_load_6 = load i8* %channel_data_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_6"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="3">
<![CDATA[
FDC1:83  %channel_data_0_load_7 = load i8* %channel_data_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_0_load_7"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="3">
<![CDATA[
FDC1:84  %channel_data_1_load_7 = load i8* %channel_data_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_1_load_7"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="3">
<![CDATA[
FDC1:85  %channel_data_2_load_7 = load i8* %channel_data_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_2_load_7"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="3">
<![CDATA[
FDC1:86  %channel_data_3_load_7 = load i8* %channel_data_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_3_load_7"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="3">
<![CDATA[
FDC1:87  %channel_data_4_load_7 = load i8* %channel_data_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_4_load_7"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="3">
<![CDATA[
FDC1:88  %channel_data_5_load_7 = load i8* %channel_data_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_5_load_7"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="3">
<![CDATA[
FDC1:89  %channel_data_6_load_7 = load i8* %channel_data_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_6_load_7"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="3">
<![CDATA[
FDC1:90  %channel_data_7_load_7 = load i8* %channel_data_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="channel_data_7_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="326" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:80  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_6, i8 %channel_data_1_load_6, i8 %channel_data_2_load_6, i8 %channel_data_3_load_6, i8 %channel_data_4_load_6, i8 %channel_data_5_load_6, i8 %channel_data_6_load_6, i8 %channel_data_7_load_6, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
FDC1:91  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_7, i8 %channel_data_1_load_7, i8 %channel_data_2_load_7, i8 %channel_data_3_load_7, i8 %channel_data_4_load_7, i8 %channel_data_5_load_7, i8 %channel_data_6_load_7, i8 %channel_data_7_load_7, i32 %zext_ln189)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:15  %p_Val2_s = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_s, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="17">
<![CDATA[
FDC1:16  %sext_ln728_8 = sext i17 %p_Val2_s to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:26  %p_Val2_2 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_17, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="17">
<![CDATA[
FDC1:27  %sext_ln728_9 = sext i17 %p_Val2_2 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:37  %p_Val2_4 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_18, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="17">
<![CDATA[
FDC1:38  %sext_ln728_10 = sext i17 %p_Val2_4 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:48  %p_Val2_6 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_19, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="17">
<![CDATA[
FDC1:49  %sext_ln728_11 = sext i17 %p_Val2_6 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:59  %p_Val2_7 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_20, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="17">
<![CDATA[
FDC1:60  %sext_ln728_12 = sext i17 %p_Val2_7 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_12"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:70  %p_Val2_5 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_21, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="17">
<![CDATA[
FDC1:71  %sext_ln728_13 = sext i17 %p_Val2_5 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:81  %p_Val2_3 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_22, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="17">
<![CDATA[
FDC1:82  %sext_ln728_14 = sext i17 %p_Val2_3 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_14"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
FDC1:92  %p_Val2_1 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_23, i9 0)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="17">
<![CDATA[
FDC1:93  %sext_ln728_15 = sext i17 %p_Val2_1 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_15"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:94  %p_Val2_14 = add i18 %sext_ln728_8, %sext_ln728_15

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="19" op_0_bw="18">
<![CDATA[
FDC1:95  %sext_ln703_64 = sext i18 %p_Val2_14 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:96  %p_Val2_16 = add i18 %sext_ln728_9, %sext_ln728_14

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="19" op_0_bw="18">
<![CDATA[
FDC1:97  %sext_ln703_65 = sext i18 %p_Val2_16 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:98  %p_Val2_17 = add i18 %sext_ln728_10, %sext_ln728_13

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="19" op_0_bw="18">
<![CDATA[
FDC1:99  %sext_ln703_66 = sext i18 %p_Val2_17 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:100  %p_Val2_15 = add i18 %sext_ln728_11, %sext_ln728_12

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="19" op_0_bw="18">
<![CDATA[
FDC1:101  %sext_ln703_67 = sext i18 %p_Val2_15 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:102  %p_Val2_8 = sub i18 %sext_ln728_11, %sext_ln728_12

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:104  %p_Val2_11 = sub i18 %sext_ln728_10, %sext_ln728_13

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:106  %p_Val2_12 = sub i18 %sext_ln728_9, %sext_ln728_14

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
FDC1:108  %p_Val2_9 = sub i18 %sext_ln728_8, %sext_ln728_15

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
FDC1:118  %p_Val2_29 = add i19 %sext_ln703_64, %sext_ln703_67

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
FDC1:120  %p_Val2_30 = add i19 %sext_ln703_65, %sext_ln703_66

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
FDC1:122  %p_Val2_26 = sub i19 %sext_ln703_65, %sext_ln703_66

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
FDC1:124  %p_Val2_27 = sub i19 %sext_ln703_64, %sext_ln703_67

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="19" op_0_bw="18">
<![CDATA[
FDC1:103  %sext_ln703_68 = sext i18 %p_Val2_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="19" op_0_bw="18">
<![CDATA[
FDC1:105  %sext_ln703_69 = sext i18 %p_Val2_11 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="19" op_0_bw="18">
<![CDATA[
FDC1:107  %sext_ln703_70 = sext i18 %p_Val2_12 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="19" op_0_bw="18">
<![CDATA[
FDC1:109  %sext_ln703_71 = sext i18 %p_Val2_9 to i19

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
FDC1:110  %add_ln1192_6 = add i19 %sext_ln703_71, %sext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="19">
<![CDATA[
FDC1:111  %sext_ln1116 = sext i19 %add_ln1192_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:112  %r_V = mul i30 602, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
FDC1:114  %add_ln1192_7 = add i19 %sext_ln703_70, %sext_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="19">
<![CDATA[
FDC1:115  %sext_ln1116_1 = sext i19 %add_ln1192_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:116  %r_V_1 = mul i30 710, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="20" op_0_bw="19">
<![CDATA[
FDC1:123  %sext_ln703_74 = sext i19 %p_Val2_26 to i20

]]></Node>
<StgValue><ssdm name="sext_ln703_74"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="20" op_0_bw="19">
<![CDATA[
FDC1:125  %sext_ln703_75 = sext i19 %p_Val2_27 to i20

]]></Node>
<StgValue><ssdm name="sext_ln703_75"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="27" op_0_bw="18">
<![CDATA[
FDC1:126  %sext_ln1118_72 = sext i18 %p_Val2_9 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
FDC1:127  %r_V_2 = mul i27 -200, %sext_ln1118_72

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="29" op_0_bw="18">
<![CDATA[
FDC1:134  %sext_ln1118_73 = sext i18 %p_Val2_12 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:135  %r_V_3 = mul i29 -569, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="29" op_0_bw="18">
<![CDATA[
FDC1:142  %sext_ln1118_74 = sext i18 %p_Val2_11 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:143  %r_V_4 = mul i29 851, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
FDC1:154  %add_ln1192_10 = add i20 %sext_ln703_74, %sext_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="30" op_0_bw="20">
<![CDATA[
FDC1:155  %sext_ln1116_2 = sext i20 %add_ln1192_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:156  %r_V_6 = mul i30 277, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="381" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:112  %r_V = mul i30 602, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:116  %r_V_1 = mul i30 710, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
FDC1:127  %r_V_2 = mul i27 -200, %sext_ln1118_72

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:135  %r_V_3 = mul i29 -569, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:143  %r_V_4 = mul i29 851, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="29" op_0_bw="18">
<![CDATA[
FDC1:148  %sext_ln1118_75 = sext i18 %p_Val2_8 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:149  %r_V_5 = mul i29 1004, %sext_ln1118_75

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:156  %r_V_6 = mul i30 277, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="389" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:112  %r_V = mul i30 602, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="21" op_0_bw="21" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:113  %trunc_ln708_35 = call i21 @_ssdm_op_PartSelect.i21.i30.i32.i32(i30 %r_V, i32 9, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:116  %r_V_1 = mul i30 710, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="21" op_0_bw="21" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:117  %trunc_ln708_36 = call i21 @_ssdm_op_PartSelect.i21.i30.i32.i32(i30 %r_V_1, i32 9, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
FDC1:127  %r_V_2 = mul i27 -200, %sext_ln1118_72

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="30" op_0_bw="30" op_1_bw="21" op_2_bw="9">
<![CDATA[
FDC1:128  %tmp_33 = call i30 @_ssdm_op_BitConcatenate.i30.i21.i9(i21 %trunc_ln708_35, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="30">
<![CDATA[
FDC1:129  %sext_ln728_16 = sext i30 %tmp_33 to i31

]]></Node>
<StgValue><ssdm name="sext_ln728_16"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="31" op_0_bw="27">
<![CDATA[
FDC1:130  %sext_ln1192_8 = sext i27 %r_V_2 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
FDC1:131  %ret_V_8 = add i31 %sext_ln728_16, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="22" op_0_bw="22" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:132  %tmp_130 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_8, i32 9, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:135  %r_V_3 = mul i29 -569, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="30" op_0_bw="30" op_1_bw="21" op_2_bw="9">
<![CDATA[
FDC1:136  %tmp_34 = call i30 @_ssdm_op_BitConcatenate.i30.i21.i9(i21 %trunc_ln708_36, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="31" op_0_bw="30">
<![CDATA[
FDC1:137  %sext_ln728_17 = sext i30 %tmp_34 to i31

]]></Node>
<StgValue><ssdm name="sext_ln728_17"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="31" op_0_bw="29">
<![CDATA[
FDC1:138  %sext_ln1192_9 = sext i29 %r_V_3 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
FDC1:139  %ret_V_9 = add i31 %sext_ln728_17, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="22" op_0_bw="22" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:140  %tmp_131 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_9, i32 9, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:143  %r_V_4 = mul i29 851, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="31" op_0_bw="29">
<![CDATA[
FDC1:144  %sext_ln1193_16 = sext i29 %r_V_4 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1193_16"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
FDC1:145  %ret_V_10 = sub i31 %sext_ln728_17, %sext_ln1193_16

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="22" op_0_bw="22" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:146  %tmp_132 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_10, i32 9, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:149  %r_V_5 = mul i29 1004, %sext_ln1118_75

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:156  %r_V_6 = mul i30 277, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="21" op_0_bw="21" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:157  %trunc_ln708_37 = call i21 @_ssdm_op_PartSelect.i21.i30.i32.i32(i30 %r_V_6, i32 9, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="412" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:149  %r_V_5 = mul i29 1004, %sext_ln1118_75

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="31" op_0_bw="29">
<![CDATA[
FDC1:150  %sext_ln1193_17 = sext i29 %r_V_5 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1193_17"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
FDC1:151  %ret_V_11 = sub i31 %sext_ln728_16, %sext_ln1193_17

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="22" op_0_bw="22" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:152  %tmp_133 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_11, i32 9, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="30" op_0_bw="19">
<![CDATA[
FDC1:162  %sext_ln1118_76 = sext i19 %p_Val2_27 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="29" op_0_bw="19">
<![CDATA[
FDC1:163  %sext_ln1118_77 = sext i19 %p_Val2_27 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:164  %r_V_7 = mul i29 391, %sext_ln1118_77

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:171  %r_V_8 = mul i30 945, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="420" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:164  %r_V_7 = mul i29 391, %sext_ln1118_77

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:171  %r_V_8 = mul i30 945, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="22">
<![CDATA[
FDC1:133  %p_Val2_37 = sext i22 %tmp_130 to i24

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="22">
<![CDATA[
FDC1:141  %p_Val2_36 = sext i22 %tmp_131 to i24

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="22">
<![CDATA[
FDC1:147  %p_Val2_38 = sext i22 %tmp_132 to i24

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="22">
<![CDATA[
FDC1:153  %p_Val2_35 = sext i22 %tmp_133 to i24

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
FDC1:164  %r_V_7 = mul i29 391, %sext_ln1118_77

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="21" op_2_bw="9">
<![CDATA[
FDC1:165  %tmp_35 = call i30 @_ssdm_op_BitConcatenate.i30.i21.i9(i21 %trunc_ln708_37, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="31" op_0_bw="30">
<![CDATA[
FDC1:166  %sext_ln728_18 = sext i30 %tmp_35 to i31

]]></Node>
<StgValue><ssdm name="sext_ln728_18"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="31" op_0_bw="29">
<![CDATA[
FDC1:167  %sext_ln1192_10 = sext i29 %r_V_7 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
FDC1:168  %ret_V_12 = add i31 %sext_ln728_18, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="22" op_0_bw="22" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:169  %tmp_134 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_12, i32 9, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
FDC1:171  %r_V_8 = mul i30 945, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="30">
<![CDATA[
FDC1:172  %sext_ln1193_18 = sext i30 %r_V_8 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1193_18"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
FDC1:173  %ret_V_13 = sub i31 %sext_ln728_18, %sext_ln1193_18

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="22" op_0_bw="22" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:174  %tmp_135 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_13, i32 9, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
FDC1:176  %sub_ln703_14 = sub i24 %p_Val2_35, %p_Val2_36

]]></Node>
<StgValue><ssdm name="sub_ln703_14"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
FDC1:177  %p_Val2_40 = add i24 %p_Val2_38, %p_Val2_37

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
FDC1:178  %sub_ln703_15 = sub i24 %p_Val2_37, %p_Val2_38

]]></Node>
<StgValue><ssdm name="sub_ln703_15"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
FDC1:179  %p_Val2_39 = add i24 %p_Val2_36, %p_Val2_35

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="20" op_0_bw="19">
<![CDATA[
FDC1:119  %sext_ln703_72 = sext i19 %p_Val2_29 to i20

]]></Node>
<StgValue><ssdm name="sext_ln703_72"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="20" op_0_bw="19">
<![CDATA[
FDC1:121  %sext_ln703_73 = sext i19 %p_Val2_30 to i20

]]></Node>
<StgValue><ssdm name="sext_ln703_73"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
FDC1:158  %add_ln703 = add i20 %sext_ln703_73, %sext_ln703_72

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
FDC1:160  %sub_ln703_13 = sub i20 %sext_ln703_72, %sext_ln703_73

]]></Node>
<StgValue><ssdm name="sub_ln703_13"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="25" op_0_bw="24">
<![CDATA[
FDC1:185  %lhs_V = sext i24 %p_Val2_39 to i25

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="25" op_0_bw="24">
<![CDATA[
FDC1:186  %rhs_V = sext i24 %p_Val2_40 to i25

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
FDC1:187  %ret_V = add nsw i25 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
FDC1:215  %ret_V_7 = sub i25 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="4">
<![CDATA[
FDC1:0  %zext_ln185 = zext i4 %i_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="20">
<![CDATA[
FDC1:159  %sext_ln703_76 = sext i20 %add_ln703 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_76"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="4">
<![CDATA[
FDC1:180  %zext_ln225 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:181  %mid_V_addr_8 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="mid_V_addr_8"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
FDC1:182  store i24 %sext_ln703_76, i24* %mid_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="33" op_0_bw="25">
<![CDATA[
FDC1:188  %sext_ln1116_3 = sext i25 %ret_V to i33

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
FDC1:189  %r_V_9 = mul i33 362, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
FDC1:205  %add_ln230 = add i6 -24, %zext_ln185

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="33" op_0_bw="25">
<![CDATA[
FDC1:216  %sext_ln1116_4 = sext i25 %ret_V_7 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
FDC1:217  %r_V_10 = mul i33 362, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="458" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
FDC1:189  %r_V_9 = mul i33 362, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="6">
<![CDATA[
FDC1:206  %zext_ln230 = zext i6 %add_ln230 to i64

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:207  %mid_V_addr_13 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="mid_V_addr_13"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
FDC1:208  store i24 %sub_ln703_15, i24* %mid_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
FDC1:217  %r_V_10 = mul i33 362, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="20">
<![CDATA[
FDC1:161  %sext_ln703_77 = sext i20 %sub_ln703_13 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_77"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="22">
<![CDATA[
FDC1:170  %sext_ln708_4 = sext i22 %tmp_134 to i24

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
FDC1:183  %xor_ln226 = xor i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln226"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
FDC1:189  %r_V_9 = mul i33 362, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
FDC1:193  %or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %i_0)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="5">
<![CDATA[
FDC1:194  %zext_ln227 = zext i5 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:195  %mid_V_addr_10 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="mid_V_addr_10"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
FDC1:196  store i24 %sext_ln708_4, i24* %mid_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
FDC1:201  %or_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %i_0)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="6">
<![CDATA[
FDC1:202  %zext_ln229 = zext i6 %or_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:203  %mid_V_addr_12 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="mid_V_addr_12"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
FDC1:204  store i24 %sext_ln703_77, i24* %mid_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
FDC1:217  %r_V_10 = mul i33 362, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="22">
<![CDATA[
FDC1:175  %sext_ln708_5 = sext i22 %tmp_135 to i24

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="4">
<![CDATA[
FDC1:184  %zext_ln226 = zext i4 %xor_ln226 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:190  %trunc_ln8 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %r_V_9, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:191  %mid_V_addr_9 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln226

]]></Node>
<StgValue><ssdm name="mid_V_addr_9"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
FDC1:192  store i24 %trunc_ln8, i24* %mid_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="5">
<![CDATA[
FDC1:209  %sext_ln231 = sext i5 %or_ln to i6

]]></Node>
<StgValue><ssdm name="sext_ln231"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="6">
<![CDATA[
FDC1:210  %zext_ln231 = zext i6 %sext_ln231 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:211  %mid_V_addr_14 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="mid_V_addr_14"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="24" op_1_bw="6" op_2_bw="0">
<![CDATA[
FDC1:212  store i24 %sext_ln708_5, i24* %mid_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
FDC1:218  %trunc_ln708_13 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %r_V_10, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="4">
<![CDATA[
FDC1:197  %sext_ln228 = sext i4 %xor_ln226 to i5

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="5">
<![CDATA[
FDC1:198  %zext_ln228 = zext i5 %sext_ln228 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:199  %mid_V_addr_11 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="mid_V_addr_11"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="24" op_1_bw="6" op_2_bw="0">
<![CDATA[
FDC1:200  store i24 %sub_ln703_14, i24* %mid_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FDC1:2  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
FDC1:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
FDC1:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln187"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="4">
<![CDATA[
FDC1:213  %sext_ln232 = sext i4 %xor_ln226 to i6

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="6">
<![CDATA[
FDC1:214  %zext_ln232 = zext i6 %sext_ln232 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
FDC1:219  %mid_V_addr_15 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="mid_V_addr_15"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="24" op_1_bw="6" op_2_bw="0">
<![CDATA[
FDC1:220  store i24 %trunc_ln708_13, i24* %mid_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
FDC1:221  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str21, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
FDC1:222  br label %.preheader6391

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:0  %mid_V_addr = getelementptr [64 x i24]* %mid_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mid_V_addr"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1  %mid_V_load = load i24* %mid_V_addr, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2  %mid_V_addr_1 = getelementptr [64 x i24]* %mid_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="mid_V_addr_1"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:3  %mid_V_load_1 = load i24* %mid_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="503" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1  %mid_V_load = load i24* %mid_V_addr, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:3  %mid_V_load_1 = load i24* %mid_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_1"/></StgValue>
</operation>

<operation id="505" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:5  %mid_V_addr_2 = getelementptr [64 x i24]* %mid_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mid_V_addr_2"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:6  %mid_V_load_2 = load i24* %mid_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_2"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:7  %mid_V_addr_3 = getelementptr [64 x i24]* %mid_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="mid_V_addr_3"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:8  %mid_V_load_3 = load i24* %mid_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="509" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:6  %mid_V_load_2 = load i24* %mid_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_2"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:8  %mid_V_load_3 = load i24* %mid_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_3"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:10  %mid_V_addr_4 = getelementptr [64 x i24]* %mid_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mid_V_addr_4"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:11  %mid_V_load_4 = load i24* %mid_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_4"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:12  %mid_V_addr_5 = getelementptr [64 x i24]* %mid_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="mid_V_addr_5"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:13  %mid_V_load_5 = load i24* %mid_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="515" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:11  %mid_V_load_4 = load i24* %mid_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_4"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:13  %mid_V_load_5 = load i24* %mid_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_5"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:15  %mid_V_addr_6 = getelementptr [64 x i24]* %mid_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mid_V_addr_6"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:16  %mid_V_load_6 = load i24* %mid_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_6"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:17  %mid_V_addr_7 = getelementptr [64 x i24]* %mid_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mid_V_addr_7"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:18  %mid_V_load_7 = load i24* %mid_V_addr_7, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="521" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:16  %mid_V_load_6 = load i24* %mid_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_6"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:18  %mid_V_load_7 = load i24* %mid_V_addr_7, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_7"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:163  %mid_V_addr_16 = getelementptr [64 x i24]* %mid_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="mid_V_addr_16"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:164  %mid_V_load_8 = load i24* %mid_V_addr_16, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_8"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:165  %mid_V_addr_17 = getelementptr [64 x i24]* %mid_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="mid_V_addr_17"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:166  %mid_V_load_9 = load i24* %mid_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="527" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:4  %add_ln703_1 = add i24 %mid_V_load_1, %mid_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:9  %add_ln703_2 = add i24 %mid_V_load_3, %mid_V_load_2

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:14  %add_ln703_3 = add i24 %mid_V_load_5, %mid_V_load_4

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:19  %add_ln703_4 = add i24 %mid_V_load_7, %mid_V_load_6

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:20  %sub_ln703 = sub i24 %mid_V_load_6, %mid_V_load_7

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:21  %sub_ln703_1 = sub i24 %mid_V_load_4, %mid_V_load_5

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:22  %sub_ln703_2 = sub i24 %mid_V_load_2, %mid_V_load_3

]]></Node>
<StgValue><ssdm name="sub_ln703_2"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:23  %sub_ln703_3 = sub i24 %mid_V_load, %mid_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:164  %mid_V_load_8 = load i24* %mid_V_addr_16, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_8"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:166  %mid_V_load_9 = load i24* %mid_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_9"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:168  %mid_V_addr_18 = getelementptr [64 x i24]* %mid_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="mid_V_addr_18"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:169  %mid_V_load_10 = load i24* %mid_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_10"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:170  %mid_V_addr_19 = getelementptr [64 x i24]* %mid_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="mid_V_addr_19"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:171  %mid_V_load_11 = load i24* %mid_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:24  %sext_ln703 = sext i24 %sub_ln703 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:25  %sext_ln703_1 = sext i24 %sub_ln703_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:26  %add_ln1192 = add nsw i25 %sext_ln703, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:29  %sext_ln703_2 = sext i24 %sub_ln703_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:30  %sext_ln703_3 = sext i24 %sub_ln703_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:31  %add_ln1192_1 = add nsw i25 %sext_ln703_2, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:34  %add_ln703_5 = add i24 %add_ln703_4, %add_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:35  %add_ln703_6 = add i24 %add_ln703_3, %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:36  %sub_ln703_4 = sub i24 %add_ln703_2, %add_ln703_3

]]></Node>
<StgValue><ssdm name="sub_ln703_4"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:37  %sub_ln703_5 = sub i24 %add_ln703_1, %add_ln703_4

]]></Node>
<StgValue><ssdm name="sub_ln703_5"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:169  %mid_V_load_10 = load i24* %mid_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_10"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:171  %mid_V_load_11 = load i24* %mid_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_11"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:173  %mid_V_addr_20 = getelementptr [64 x i24]* %mid_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="mid_V_addr_20"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:174  %mid_V_load_12 = load i24* %mid_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_12"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:175  %mid_V_addr_21 = getelementptr [64 x i24]* %mid_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="mid_V_addr_21"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:176  %mid_V_load_13 = load i24* %mid_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="557" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:27  %sext_ln1118 = sext i25 %add_ln1192 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:28  %mul_ln1118 = mul i33 602, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:32  %sext_ln1118_1 = sext i25 %add_ln1192_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:33  %mul_ln1118_1 = mul i33 710, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:58  %sext_ln703_4 = sext i24 %sub_ln703_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:59  %sext_ln703_5 = sext i24 %sub_ln703_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:60  %add_ln1192_4 = add nsw i25 %sext_ln703_5, %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:63  %add_ln703_7 = add i24 %add_ln703_5, %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:64  %sub_ln703_6 = sub i24 %add_ln703_5, %add_ln703_6

]]></Node>
<StgValue><ssdm name="sub_ln703_6"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:83  %p_Result_s = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_7, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:85  %trunc_ln851 = trunc i24 %add_ln703_7 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:86  %icmp_ln851 = icmp eq i9 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:124  %p_Result_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_6, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:126  %trunc_ln851_18 = trunc i24 %sub_ln703_6 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_18"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:127  %icmp_ln851_5 = icmp eq i9 %trunc_ln851_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_5"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:174  %mid_V_load_12 = load i24* %mid_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_12"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:176  %mid_V_load_13 = load i24* %mid_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_13"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:178  %mid_V_addr_22 = getelementptr [64 x i24]* %mid_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="mid_V_addr_22"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:179  %mid_V_load_14 = load i24* %mid_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_14"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:180  %mid_V_addr_23 = getelementptr [64 x i24]* %mid_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="mid_V_addr_23"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:181  %mid_V_load_15 = load i24* %mid_V_addr_23, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="578" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:28  %mul_ln1118 = mul i33 602, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="579" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:33  %mul_ln1118_1 = mul i33 710, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="580" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:38  %sext_ln1118_2 = sext i24 %sub_ln703_3 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="581" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:39  %mul_ln1118_2 = mul i33 -200, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="582" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:44  %sext_ln1192 = sext i24 %sub_ln703_2 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="583" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:45  %mul_ln1192 = mul i33 -569, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="584" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:50  %sext_ln1193 = sext i24 %sub_ln703_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="585" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:51  %mul_ln1193 = mul i33 -851, %sext_ln1193

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:54  %sext_ln1193_1 = sext i24 %sub_ln703 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:55  %mul_ln1193_1 = mul i33 -1004, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="mul_ln1193_1"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:61  %sext_ln1118_3 = sext i25 %add_ln1192_4 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:62  %mul_ln1118_3 = mul i33 277, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:65  %sext_ln1118_4 = sext i24 %sub_ln703_5 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:66  %sext_ln1118_5 = sext i24 %sub_ln703_5 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:67  %mul_ln1118_4 = mul i34 391, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:76  %mul_ln1118_5 = mul nsw i35 946, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:84  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_7, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:87  %add_ln700 = add i15 1, %p_Result_s

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:88  %select_ln851 = select i1 %icmp_ln851, i15 %p_Result_s, i15 %add_ln700

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:89  %select_ln850 = select i1 %tmp_24, i15 %select_ln851, i15 %p_Result_s

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:125  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_6, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:128  %add_ln700_4 = add i15 1, %p_Result_5

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:129  %select_ln851_5 = select i1 %icmp_ln851_5, i15 %p_Result_5, i15 %add_ln700_4

]]></Node>
<StgValue><ssdm name="select_ln851_5"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:130  %select_ln850_5 = select i1 %tmp_40, i15 %select_ln851_5, i15 %p_Result_5

]]></Node>
<StgValue><ssdm name="select_ln850_5"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:179  %mid_V_load_14 = load i24* %mid_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_14"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:181  %mid_V_load_15 = load i24* %mid_V_addr_23, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_15"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:326  %mid_V_addr_24 = getelementptr [64 x i24]* %mid_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="mid_V_addr_24"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:327  %mid_V_load_16 = load i24* %mid_V_addr_24, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_16"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:328  %mid_V_addr_25 = getelementptr [64 x i24]* %mid_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="mid_V_addr_25"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:329  %mid_V_load_17 = load i24* %mid_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_17"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1298  %trunc_ln281_1 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %select_ln850, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_1"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1299  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1759  %trunc_ln281_130 = trunc i5 %quant_32_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_130"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1762  %add_ln281_32 = add i4 -1, %trunc_ln281_130

]]></Node>
<StgValue><ssdm name="add_ln281_32"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="612" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:28  %mul_ln1118 = mul i33 602, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:33  %mul_ln1118_1 = mul i33 710, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:39  %mul_ln1118_2 = mul i33 -200, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:45  %mul_ln1192 = mul i33 -569, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:51  %mul_ln1193 = mul i33 -851, %sext_ln1193

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:55  %mul_ln1193_1 = mul i33 -1004, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="mul_ln1193_1"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:62  %mul_ln1118_3 = mul i33 277, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:67  %mul_ln1118_4 = mul i34 391, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:76  %mul_ln1118_5 = mul nsw i35 946, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:167  %add_ln703_10 = add i24 %mid_V_load_9, %mid_V_load_8

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:172  %add_ln703_11 = add i24 %mid_V_load_11, %mid_V_load_10

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:177  %add_ln703_12 = add i24 %mid_V_load_13, %mid_V_load_12

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:182  %add_ln703_13 = add i24 %mid_V_load_15, %mid_V_load_14

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:183  %sub_ln703_9 = sub i24 %mid_V_load_14, %mid_V_load_15

]]></Node>
<StgValue><ssdm name="sub_ln703_9"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:184  %sub_ln703_10 = sub i24 %mid_V_load_12, %mid_V_load_13

]]></Node>
<StgValue><ssdm name="sub_ln703_10"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:185  %sub_ln703_11 = sub i24 %mid_V_load_10, %mid_V_load_11

]]></Node>
<StgValue><ssdm name="sub_ln703_11"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:186  %sub_ln703_12 = sub i24 %mid_V_load_8, %mid_V_load_9

]]></Node>
<StgValue><ssdm name="sub_ln703_12"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:327  %mid_V_load_16 = load i24* %mid_V_addr_24, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_16"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:329  %mid_V_load_17 = load i24* %mid_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_17"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:331  %mid_V_addr_26 = getelementptr [64 x i24]* %mid_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="mid_V_addr_26"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:332  %mid_V_load_18 = load i24* %mid_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_18"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:333  %mid_V_addr_27 = getelementptr [64 x i24]* %mid_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="mid_V_addr_27"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:334  %mid_V_load_19 = load i24* %mid_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_19"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="9" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1300  %zext_ln281 = zext i1 %tmp_115 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="636" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1301  %sext_ln281 = sext i8 %trunc_ln281_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="637" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1302  %add_ln281 = add i9 %zext_ln281, %sext_ln281

]]></Node>
<StgValue><ssdm name="add_ln281"/></StgValue>
</operation>

<operation id="638" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1303  %fdc_data_addr = getelementptr [64 x i11]* %fdc_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fdc_data_addr"/></StgValue>
</operation>

<operation id="639" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1304  %sext_ln281_1 = sext i9 %add_ln281 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_1"/></StgValue>
</operation>

<operation id="640" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1305  store i11 %sext_ln281_1, i11* %fdc_data_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="641" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1758  %trunc_ln281_129 = trunc i15 %select_ln850_5 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_129"/></StgValue>
</operation>

<operation id="642" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1760  %zext_ln281_72 = zext i5 %quant_32_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_72"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1761  %ashr_ln281_31 = ashr i15 %select_ln850_5, %zext_ln281_72

]]></Node>
<StgValue><ssdm name="ashr_ln281_31"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1763  %zext_ln281_73 = zext i4 %add_ln281_32 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_73"/></StgValue>
</operation>

<operation id="645" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1764  %shl_ln281_31 = shl i10 1, %zext_ln281_73

]]></Node>
<StgValue><ssdm name="shl_ln281_31"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1765  %and_ln281_31 = and i10 %shl_ln281_31, %trunc_ln281_129

]]></Node>
<StgValue><ssdm name="and_ln281_31"/></StgValue>
</operation>

<operation id="647" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1766  %lshr_ln281_31 = lshr i10 %and_ln281_31, %zext_ln281_73

]]></Node>
<StgValue><ssdm name="lshr_ln281_31"/></StgValue>
</operation>

<operation id="648" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1767  %trunc_ln281_131 = trunc i15 %ashr_ln281_31 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_131"/></StgValue>
</operation>

<operation id="649" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="9" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1768  %trunc_ln281_132 = trunc i10 %lshr_ln281_31 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_132"/></StgValue>
</operation>

<operation id="650" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1769  %add_ln281_81 = add i9 %trunc_ln281_131, %trunc_ln281_132

]]></Node>
<StgValue><ssdm name="add_ln281_81"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="651" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:39  %mul_ln1118_2 = mul i33 -200, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:40  %tmp_1 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:41  %shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_1, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:42  %add_ln1192_2 = add i33 %shl_ln, %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:43  %trunc_ln708_3 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_2, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:45  %mul_ln1192 = mul i33 -569, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:46  %tmp_2 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_1, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:47  %shl_ln728_1 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_2, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:48  %add_ln1192_3 = add i33 %shl_ln728_1, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:49  %trunc_ln708_4 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_3, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:51  %mul_ln1193 = mul i33 -851, %sext_ln1193

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:52  %add_ln1193 = add i33 %shl_ln728_1, %mul_ln1193

]]></Node>
<StgValue><ssdm name="add_ln1193"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:53  %trunc_ln708_5 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="664" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:55  %mul_ln1193_1 = mul i33 -1004, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="mul_ln1193_1"/></StgValue>
</operation>

<operation id="665" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:56  %add_ln1193_1 = add i33 %shl_ln, %mul_ln1193_1

]]></Node>
<StgValue><ssdm name="add_ln1193_1"/></StgValue>
</operation>

<operation id="666" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:57  %trunc_ln708_6 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_1, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="667" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:62  %mul_ln1118_3 = mul i33 277, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:67  %mul_ln1118_4 = mul i34 391, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="669" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:73  %trunc_ln1192 = trunc i34 %mul_ln1118_4 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:76  %mul_ln1118_5 = mul nsw i35 946, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="671" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:187  %sext_ln703_8 = sext i24 %sub_ln703_9 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:188  %sext_ln703_9 = sext i24 %sub_ln703_12 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:189  %add_ln1192_9 = add nsw i25 %sext_ln703_8, %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:192  %sext_ln703_10 = sext i24 %sub_ln703_10 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:193  %sext_ln703_11 = sext i24 %sub_ln703_11 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:194  %add_ln1192_11 = add nsw i25 %sext_ln703_10, %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:197  %add_ln703_14 = add i24 %add_ln703_13, %add_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:198  %add_ln703_15 = add i24 %add_ln703_12, %add_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:199  %sub_ln703_16 = sub i24 %add_ln703_11, %add_ln703_12

]]></Node>
<StgValue><ssdm name="sub_ln703_16"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:200  %sub_ln703_17 = sub i24 %add_ln703_10, %add_ln703_13

]]></Node>
<StgValue><ssdm name="sub_ln703_17"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:332  %mid_V_load_18 = load i24* %mid_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_18"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:334  %mid_V_load_19 = load i24* %mid_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_19"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:336  %mid_V_addr_28 = getelementptr [64 x i24]* %mid_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="mid_V_addr_28"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:337  %mid_V_load_20 = load i24* %mid_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_20"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:338  %mid_V_addr_29 = getelementptr [64 x i24]* %mid_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="mid_V_addr_29"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:339  %mid_V_load_21 = load i24* %mid_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_21"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1770  %fdc_data_addr_32 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fdc_data_addr_32"/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1771  %sext_ln281_31 = sext i9 %add_ln281_81 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_31"/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1772  store i11 %sext_ln281_31, i11* %fdc_data_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:68  %sext_ln1118_6 = sext i34 %mul_ln1118_4 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="691" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:69  %tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_3, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="692" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:70  %shl_ln728_2 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_3, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:71  %sext_ln728 = sext i33 %shl_ln728_2 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="694" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:72  %zext_ln703 = zext i35 %sext_ln1118_6 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="695" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:74  %add_ln1192_5 = add nsw i36 %sext_ln728, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:77  %zext_ln703_1 = zext i35 %mul_ln1118_5 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="697" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:78  %sub_ln1193 = sub nsw i36 %sext_ln728, %zext_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="698" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:79  %add_ln703_8 = add i24 %trunc_ln708_3, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="699" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:80  %sub_ln703_7 = sub i24 %trunc_ln708_6, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="sub_ln703_7"/></StgValue>
</operation>

<operation id="700" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:81  %sub_ln703_8 = sub i24 %trunc_ln708_3, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="sub_ln703_8"/></StgValue>
</operation>

<operation id="701" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:82  %add_ln703_9 = add i24 %trunc_ln708_6, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="702" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:110  %p_Result_9 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_5, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="703" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:112  %p_Result_6 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_5, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="704" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:113  %icmp_ln851_3 = icmp eq i9 %p_Result_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_3"/></StgValue>
</operation>

<operation id="705" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:117  %p_Result_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_7, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="706" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:119  %trunc_ln851_17 = trunc i24 %sub_ln703_7 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_17"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:120  %icmp_ln851_4 = icmp eq i9 %trunc_ln851_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_4"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:131  %p_Result_8 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_8, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:133  %trunc_ln851_19 = trunc i24 %sub_ln703_8 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_19"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:134  %icmp_ln851_6 = icmp eq i9 %trunc_ln851_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_6"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:138  %p_Result_11 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:140  %p_Result_12 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:141  %icmp_ln851_7 = icmp eq i9 %p_Result_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_7"/></StgValue>
</operation>

<operation id="714" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:190  %sext_ln1118_9 = sext i25 %add_ln1192_9 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:191  %mul_ln1118_8 = mul i33 602, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="716" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:195  %sext_ln1118_10 = sext i25 %add_ln1192_11 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="717" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:196  %mul_ln1118_9 = mul i33 710, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="718" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:221  %sext_ln703_12 = sext i24 %sub_ln703_16 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:222  %sext_ln703_13 = sext i24 %sub_ln703_17 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="720" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:223  %add_ln1192_14 = add nsw i25 %sext_ln703_13, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="721" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:226  %add_ln703_16 = add i24 %add_ln703_14, %add_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="722" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:227  %sub_ln703_18 = sub i24 %add_ln703_14, %add_ln703_15

]]></Node>
<StgValue><ssdm name="sub_ln703_18"/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:246  %p_Result_s_137 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_16, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_s_137"/></StgValue>
</operation>

<operation id="724" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:248  %trunc_ln851_22 = trunc i24 %add_ln703_16 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_22"/></StgValue>
</operation>

<operation id="725" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:249  %icmp_ln851_10 = icmp eq i9 %trunc_ln851_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_10"/></StgValue>
</operation>

<operation id="726" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:287  %p_Result_15_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_18, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15_1"/></StgValue>
</operation>

<operation id="727" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:289  %trunc_ln851_26 = trunc i24 %sub_ln703_18 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_26"/></StgValue>
</operation>

<operation id="728" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:290  %icmp_ln851_15 = icmp eq i9 %trunc_ln851_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_15"/></StgValue>
</operation>

<operation id="729" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:337  %mid_V_load_20 = load i24* %mid_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_20"/></StgValue>
</operation>

<operation id="730" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:339  %mid_V_load_21 = load i24* %mid_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_21"/></StgValue>
</operation>

<operation id="731" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:341  %mid_V_addr_30 = getelementptr [64 x i24]* %mid_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="mid_V_addr_30"/></StgValue>
</operation>

<operation id="732" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:342  %mid_V_load_22 = load i24* %mid_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_22"/></StgValue>
</operation>

<operation id="733" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:343  %mid_V_addr_31 = getelementptr [64 x i24]* %mid_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="mid_V_addr_31"/></StgValue>
</operation>

<operation id="734" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:344  %mid_V_load_23 = load i24* %mid_V_addr_31, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="735" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:75  %add_ln708 = add i33 %trunc_ln1192, %shl_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln708"/></StgValue>
</operation>

<operation id="736" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:90  %sext_ln703_6 = sext i24 %add_ln703_9 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:91  %sext_ln703_7 = sext i24 %add_ln703_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:92  %add_ln1192_8 = add nsw i25 %sext_ln703_7, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:93  %p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_8, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:95  %trunc_ln851_15 = trunc i25 %add_ln1192_8 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_15"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:96  %icmp_ln851_1 = icmp eq i9 %trunc_ln851_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_1"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:111  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:114  %add_ln700_2 = add i15 1, %p_Result_9

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:115  %select_ln851_3 = select i1 %icmp_ln851_3, i15 %p_Result_9, i15 %add_ln700_2

]]></Node>
<StgValue><ssdm name="select_ln851_3"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:116  %select_ln850_3 = select i1 %tmp_38, i15 %select_ln851_3, i15 %p_Result_9

]]></Node>
<StgValue><ssdm name="select_ln850_3"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:118  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_7, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:121  %add_ln700_3 = add i15 1, %p_Result_2

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:122  %select_ln851_4 = select i1 %icmp_ln851_4, i15 %p_Result_2, i15 %add_ln700_3

]]></Node>
<StgValue><ssdm name="select_ln851_4"/></StgValue>
</operation>

<operation id="749" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:123  %select_ln850_4 = select i1 %tmp_39, i15 %select_ln851_4, i15 %p_Result_2

]]></Node>
<StgValue><ssdm name="select_ln850_4"/></StgValue>
</operation>

<operation id="750" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:132  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="751" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:135  %add_ln700_5 = add i15 1, %p_Result_8

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="752" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:136  %select_ln851_6 = select i1 %icmp_ln851_6, i15 %p_Result_8, i15 %add_ln700_5

]]></Node>
<StgValue><ssdm name="select_ln851_6"/></StgValue>
</operation>

<operation id="753" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:137  %select_ln850_6 = select i1 %tmp_41, i15 %select_ln851_6, i15 %p_Result_8

]]></Node>
<StgValue><ssdm name="select_ln850_6"/></StgValue>
</operation>

<operation id="754" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:139  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="755" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:142  %add_ln700_6 = add i15 1, %p_Result_11

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="756" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:143  %select_ln851_7 = select i1 %icmp_ln851_7, i15 %p_Result_11, i15 %add_ln700_6

]]></Node>
<StgValue><ssdm name="select_ln851_7"/></StgValue>
</operation>

<operation id="757" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:144  %select_ln850_7 = select i1 %tmp_42, i15 %select_ln851_7, i15 %p_Result_11

]]></Node>
<StgValue><ssdm name="select_ln850_7"/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:145  %sub_ln1193_1 = sub i25 %sext_ln703_6, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="sub_ln1193_1"/></StgValue>
</operation>

<operation id="759" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:146  %p_Result_14 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_1, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:148  %trunc_ln851_20 = trunc i25 %sub_ln1193_1 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_20"/></StgValue>
</operation>

<operation id="761" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:149  %icmp_ln851_8 = icmp eq i9 %trunc_ln851_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_8"/></StgValue>
</operation>

<operation id="762" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:191  %mul_ln1118_8 = mul i33 602, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="763" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:196  %mul_ln1118_9 = mul i33 710, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="764" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:201  %sext_ln1118_11 = sext i24 %sub_ln703_12 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="765" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:202  %mul_ln1118_10 = mul i33 -200, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="766" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:207  %sext_ln1192_1 = sext i24 %sub_ln703_11 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="767" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:208  %mul_ln1192_1 = mul i33 -569, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="768" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:213  %sext_ln1193_2 = sext i24 %sub_ln703_10 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_2"/></StgValue>
</operation>

<operation id="769" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:214  %mul_ln1193_2 = mul i33 -851, %sext_ln1193_2

]]></Node>
<StgValue><ssdm name="mul_ln1193_2"/></StgValue>
</operation>

<operation id="770" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:217  %sext_ln1193_3 = sext i24 %sub_ln703_9 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_3"/></StgValue>
</operation>

<operation id="771" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:218  %mul_ln1193_3 = mul i33 -1004, %sext_ln1193_3

]]></Node>
<StgValue><ssdm name="mul_ln1193_3"/></StgValue>
</operation>

<operation id="772" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:224  %sext_ln1118_12 = sext i25 %add_ln1192_14 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="773" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:225  %mul_ln1118_11 = mul i33 277, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="774" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:228  %sext_ln1118_13 = sext i24 %sub_ln703_17 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="775" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:229  %sext_ln1118_14 = sext i24 %sub_ln703_17 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="776" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:230  %mul_ln1118_12 = mul i34 391, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="777" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:239  %mul_ln1118_13 = mul nsw i35 946, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="778" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:247  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="779" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:250  %add_ln700_8 = add i15 1, %p_Result_s_137

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="780" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:251  %select_ln851_10 = select i1 %icmp_ln851_10, i15 %p_Result_s_137, i15 %add_ln700_8

]]></Node>
<StgValue><ssdm name="select_ln851_10"/></StgValue>
</operation>

<operation id="781" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:252  %select_ln850_10 = select i1 %tmp_45, i15 %select_ln851_10, i15 %p_Result_s_137

]]></Node>
<StgValue><ssdm name="select_ln850_10"/></StgValue>
</operation>

<operation id="782" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:288  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="783" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:291  %add_ln700_12 = add i15 1, %p_Result_15_1

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="784" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:292  %select_ln851_15 = select i1 %icmp_ln851_15, i15 %p_Result_15_1, i15 %add_ln700_12

]]></Node>
<StgValue><ssdm name="select_ln851_15"/></StgValue>
</operation>

<operation id="785" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:293  %select_ln850_15 = select i1 %tmp_50, i15 %select_ln851_15, i15 %p_Result_15_1

]]></Node>
<StgValue><ssdm name="select_ln850_15"/></StgValue>
</operation>

<operation id="786" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:342  %mid_V_load_22 = load i24* %mid_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_22"/></StgValue>
</operation>

<operation id="787" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:344  %mid_V_load_23 = load i24* %mid_V_addr_31, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_23"/></StgValue>
</operation>

<operation id="788" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:488  %mid_V_addr_32 = getelementptr [64 x i24]* %mid_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="mid_V_addr_32"/></StgValue>
</operation>

<operation id="789" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:489  %mid_V_load_24 = load i24* %mid_V_addr_32, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_24"/></StgValue>
</operation>

<operation id="790" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:490  %mid_V_addr_33 = getelementptr [64 x i24]* %mid_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="mid_V_addr_33"/></StgValue>
</operation>

<operation id="791" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:491  %mid_V_load_25 = load i24* %mid_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_25"/></StgValue>
</operation>

<operation id="792" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="3" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1307  %trunc_ln281_12 = trunc i4 %quant_1_read_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln281_12"/></StgValue>
</operation>

<operation id="793" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1310  %add_ln281_1 = add i3 -1, %trunc_ln281_12

]]></Node>
<StgValue><ssdm name="add_ln281_1"/></StgValue>
</operation>

<operation id="794" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1521  %trunc_ln281_57 = trunc i5 %quant_16_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_57"/></StgValue>
</operation>

<operation id="795" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1524  %add_ln281_16 = add i4 -1, %trunc_ln281_57

]]></Node>
<StgValue><ssdm name="add_ln281_16"/></StgValue>
</operation>

<operation id="796" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1640  %trunc_ln281_90 = trunc i5 %quant_24_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_90"/></StgValue>
</operation>

<operation id="797" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1643  %add_ln281_24 = add i4 -1, %trunc_ln281_90

]]></Node>
<StgValue><ssdm name="add_ln281_24"/></StgValue>
</operation>

<operation id="798" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1774  %trunc_ln281_134 = trunc i5 %quant_33_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_134"/></StgValue>
</operation>

<operation id="799" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1777  %add_ln281_33 = add i4 -1, %trunc_ln281_134

]]></Node>
<StgValue><ssdm name="add_ln281_33"/></StgValue>
</operation>

<operation id="800" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1865  %trunc_ln281_154 = trunc i5 %quant_40_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_154"/></StgValue>
</operation>

<operation id="801" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1868  %add_ln281_40 = add i4 -1, %trunc_ln281_154

]]></Node>
<StgValue><ssdm name="add_ln281_40"/></StgValue>
</operation>

<operation id="802" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1971  %trunc_ln281_178 = trunc i5 %quant_48_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_178"/></StgValue>
</operation>

<operation id="803" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1974  %add_ln281_48 = add i4 -1, %trunc_ln281_178

]]></Node>
<StgValue><ssdm name="add_ln281_48"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="804" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:94  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_8, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="805" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:97  %add_ln700_1 = add i16 1, %p_Result_3

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="806" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:98  %select_ln851_1 = select i1 %icmp_ln851_1, i16 %p_Result_3, i16 %add_ln700_1

]]></Node>
<StgValue><ssdm name="select_ln851_1"/></StgValue>
</operation>

<operation id="807" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:99  %select_ln850_1 = select i1 %tmp_36, i16 %select_ln851_1, i16 %p_Result_3

]]></Node>
<StgValue><ssdm name="select_ln850_1"/></StgValue>
</operation>

<operation id="808" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:147  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_1, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="809" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:150  %add_ln700_7 = add i16 1, %p_Result_14

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="810" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:151  %select_ln851_8 = select i1 %icmp_ln851_8, i16 %p_Result_14, i16 %add_ln700_7

]]></Node>
<StgValue><ssdm name="select_ln851_8"/></StgValue>
</operation>

<operation id="811" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:152  %select_ln850_8 = select i1 %tmp_43, i16 %select_ln851_8, i16 %p_Result_14

]]></Node>
<StgValue><ssdm name="select_ln850_8"/></StgValue>
</operation>

<operation id="812" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:191  %mul_ln1118_8 = mul i33 602, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="813" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:196  %mul_ln1118_9 = mul i33 710, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="814" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:202  %mul_ln1118_10 = mul i33 -200, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="815" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:208  %mul_ln1192_1 = mul i33 -569, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="816" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:214  %mul_ln1193_2 = mul i33 -851, %sext_ln1193_2

]]></Node>
<StgValue><ssdm name="mul_ln1193_2"/></StgValue>
</operation>

<operation id="817" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:218  %mul_ln1193_3 = mul i33 -1004, %sext_ln1193_3

]]></Node>
<StgValue><ssdm name="mul_ln1193_3"/></StgValue>
</operation>

<operation id="818" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:225  %mul_ln1118_11 = mul i33 277, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="819" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:230  %mul_ln1118_12 = mul i34 391, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="820" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:239  %mul_ln1118_13 = mul nsw i35 946, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="821" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:330  %add_ln703_19 = add i24 %mid_V_load_17, %mid_V_load_16

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="822" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:335  %add_ln703_20 = add i24 %mid_V_load_19, %mid_V_load_18

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="823" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:340  %add_ln703_21 = add i24 %mid_V_load_21, %mid_V_load_20

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="824" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:345  %add_ln703_22 = add i24 %mid_V_load_23, %mid_V_load_22

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="825" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:346  %sub_ln703_21 = sub i24 %mid_V_load_22, %mid_V_load_23

]]></Node>
<StgValue><ssdm name="sub_ln703_21"/></StgValue>
</operation>

<operation id="826" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:347  %sub_ln703_22 = sub i24 %mid_V_load_20, %mid_V_load_21

]]></Node>
<StgValue><ssdm name="sub_ln703_22"/></StgValue>
</operation>

<operation id="827" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:348  %sub_ln703_23 = sub i24 %mid_V_load_18, %mid_V_load_19

]]></Node>
<StgValue><ssdm name="sub_ln703_23"/></StgValue>
</operation>

<operation id="828" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:349  %sub_ln703_24 = sub i24 %mid_V_load_16, %mid_V_load_17

]]></Node>
<StgValue><ssdm name="sub_ln703_24"/></StgValue>
</operation>

<operation id="829" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:489  %mid_V_load_24 = load i24* %mid_V_addr_32, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_24"/></StgValue>
</operation>

<operation id="830" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:491  %mid_V_load_25 = load i24* %mid_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_25"/></StgValue>
</operation>

<operation id="831" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:493  %mid_V_addr_34 = getelementptr [64 x i24]* %mid_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="mid_V_addr_34"/></StgValue>
</operation>

<operation id="832" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:494  %mid_V_load_26 = load i24* %mid_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_26"/></StgValue>
</operation>

<operation id="833" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:495  %mid_V_addr_35 = getelementptr [64 x i24]* %mid_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="mid_V_addr_35"/></StgValue>
</operation>

<operation id="834" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:496  %mid_V_load_27 = load i24* %mid_V_addr_35, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_27"/></StgValue>
</operation>

<operation id="835" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1306  %trunc_ln281_11 = trunc i15 %select_ln850_10 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_11"/></StgValue>
</operation>

<operation id="836" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="15" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1308  %zext_ln281_1 = zext i4 %quant_1_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_1"/></StgValue>
</operation>

<operation id="837" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1309  %ashr_ln281 = ashr i15 %select_ln850_10, %zext_ln281_1

]]></Node>
<StgValue><ssdm name="ashr_ln281"/></StgValue>
</operation>

<operation id="838" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1311  %zext_ln281_2 = zext i3 %add_ln281_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_2"/></StgValue>
</operation>

<operation id="839" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1312  %shl_ln281 = shl i7 1, %zext_ln281_2

]]></Node>
<StgValue><ssdm name="shl_ln281"/></StgValue>
</operation>

<operation id="840" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1313  %and_ln281 = and i7 %shl_ln281, %trunc_ln281_11

]]></Node>
<StgValue><ssdm name="and_ln281"/></StgValue>
</operation>

<operation id="841" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1314  %lshr_ln281 = lshr i7 %and_ln281, %zext_ln281_2

]]></Node>
<StgValue><ssdm name="lshr_ln281"/></StgValue>
</operation>

<operation id="842" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1315  %trunc_ln281_13 = trunc i15 %ashr_ln281 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_13"/></StgValue>
</operation>

<operation id="843" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="10" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1316  %zext_ln281_3 = zext i7 %lshr_ln281 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_3"/></StgValue>
</operation>

<operation id="844" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1317  %add_ln281_37 = add i10 %trunc_ln281_13, %zext_ln281_3

]]></Node>
<StgValue><ssdm name="add_ln281_37"/></StgValue>
</operation>

<operation id="845" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1520  %trunc_ln281_56 = trunc i15 %select_ln850_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_56"/></StgValue>
</operation>

<operation id="846" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1522  %zext_ln281_37 = zext i5 %quant_16_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_37"/></StgValue>
</operation>

<operation id="847" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1523  %ashr_ln281_15 = ashr i15 %select_ln850_3, %zext_ln281_37

]]></Node>
<StgValue><ssdm name="ashr_ln281_15"/></StgValue>
</operation>

<operation id="848" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1525  %zext_ln281_38 = zext i4 %add_ln281_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln281_38"/></StgValue>
</operation>

<operation id="849" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1526  %shl_ln281_15 = shl i8 1, %zext_ln281_38

]]></Node>
<StgValue><ssdm name="shl_ln281_15"/></StgValue>
</operation>

<operation id="850" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1527  %and_ln281_15 = and i8 %shl_ln281_15, %trunc_ln281_56

]]></Node>
<StgValue><ssdm name="and_ln281_15"/></StgValue>
</operation>

<operation id="851" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1528  %lshr_ln281_15 = lshr i8 %and_ln281_15, %zext_ln281_38

]]></Node>
<StgValue><ssdm name="lshr_ln281_15"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1529  %zext_ln281_39 = zext i8 %lshr_ln281_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281_39"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1530  %trunc_ln281_58 = trunc i15 %ashr_ln281_15 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_58"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1531  %add_ln281_65 = add i9 %trunc_ln281_58, %zext_ln281_39

]]></Node>
<StgValue><ssdm name="add_ln281_65"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1639  %trunc_ln281_89 = trunc i15 %select_ln850_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_89"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1641  %zext_ln281_55 = zext i5 %quant_24_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_55"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1642  %ashr_ln281_23 = ashr i15 %select_ln850_4, %zext_ln281_55

]]></Node>
<StgValue><ssdm name="ashr_ln281_23"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1644  %zext_ln281_56 = zext i4 %add_ln281_24 to i8

]]></Node>
<StgValue><ssdm name="zext_ln281_56"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1645  %shl_ln281_23 = shl i8 1, %zext_ln281_56

]]></Node>
<StgValue><ssdm name="shl_ln281_23"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1646  %and_ln281_23 = and i8 %shl_ln281_23, %trunc_ln281_89

]]></Node>
<StgValue><ssdm name="and_ln281_23"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1647  %lshr_ln281_23 = lshr i8 %and_ln281_23, %zext_ln281_56

]]></Node>
<StgValue><ssdm name="lshr_ln281_23"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1648  %zext_ln281_57 = zext i8 %lshr_ln281_23 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281_57"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1649  %trunc_ln281_91 = trunc i15 %ashr_ln281_23 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_91"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1650  %add_ln281_73 = add i9 %trunc_ln281_91, %zext_ln281_57

]]></Node>
<StgValue><ssdm name="add_ln281_73"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1773  %trunc_ln281_133 = trunc i15 %select_ln850_15 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_133"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1775  %zext_ln281_74 = zext i5 %quant_33_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_74"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1776  %ashr_ln281_32 = ashr i15 %select_ln850_15, %zext_ln281_74

]]></Node>
<StgValue><ssdm name="ashr_ln281_32"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1778  %zext_ln281_75 = zext i4 %add_ln281_33 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_75"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1779  %shl_ln281_32 = shl i10 1, %zext_ln281_75

]]></Node>
<StgValue><ssdm name="shl_ln281_32"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1780  %and_ln281_32 = and i10 %shl_ln281_32, %trunc_ln281_133

]]></Node>
<StgValue><ssdm name="and_ln281_32"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1781  %lshr_ln281_32 = lshr i10 %and_ln281_32, %zext_ln281_75

]]></Node>
<StgValue><ssdm name="lshr_ln281_32"/></StgValue>
</operation>

<operation id="872" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1782  %trunc_ln281_135 = trunc i15 %ashr_ln281_32 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_135"/></StgValue>
</operation>

<operation id="873" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="9" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1783  %trunc_ln281_136 = trunc i10 %lshr_ln281_32 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_136"/></StgValue>
</operation>

<operation id="874" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1784  %add_ln281_82 = add i9 %trunc_ln281_135, %trunc_ln281_136

]]></Node>
<StgValue><ssdm name="add_ln281_82"/></StgValue>
</operation>

<operation id="875" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1864  %trunc_ln281_153 = trunc i15 %select_ln850_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_153"/></StgValue>
</operation>

<operation id="876" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1866  %zext_ln281_86 = zext i5 %quant_40_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_86"/></StgValue>
</operation>

<operation id="877" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1867  %ashr_ln281_37 = ashr i15 %select_ln850_6, %zext_ln281_86

]]></Node>
<StgValue><ssdm name="ashr_ln281_37"/></StgValue>
</operation>

<operation id="878" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1869  %zext_ln281_87 = zext i4 %add_ln281_40 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_87"/></StgValue>
</operation>

<operation id="879" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1870  %shl_ln281_37 = shl i10 1, %zext_ln281_87

]]></Node>
<StgValue><ssdm name="shl_ln281_37"/></StgValue>
</operation>

<operation id="880" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1871  %and_ln281_37 = and i10 %shl_ln281_37, %trunc_ln281_153

]]></Node>
<StgValue><ssdm name="and_ln281_37"/></StgValue>
</operation>

<operation id="881" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1872  %lshr_ln281_37 = lshr i10 %and_ln281_37, %zext_ln281_87

]]></Node>
<StgValue><ssdm name="lshr_ln281_37"/></StgValue>
</operation>

<operation id="882" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1873  %trunc_ln281_155 = trunc i15 %ashr_ln281_37 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_155"/></StgValue>
</operation>

<operation id="883" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="9" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1874  %trunc_ln281_156 = trunc i10 %lshr_ln281_37 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_156"/></StgValue>
</operation>

<operation id="884" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1875  %add_ln281_89 = add i9 %trunc_ln281_155, %trunc_ln281_156

]]></Node>
<StgValue><ssdm name="add_ln281_89"/></StgValue>
</operation>

<operation id="885" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1970  %trunc_ln281_177 = trunc i15 %select_ln850_7 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_177"/></StgValue>
</operation>

<operation id="886" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1972  %zext_ln281_100 = zext i5 %quant_48_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_100"/></StgValue>
</operation>

<operation id="887" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1973  %ashr_ln281_43 = ashr i15 %select_ln850_7, %zext_ln281_100

]]></Node>
<StgValue><ssdm name="ashr_ln281_43"/></StgValue>
</operation>

<operation id="888" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1975  %zext_ln281_101 = zext i4 %add_ln281_48 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_101"/></StgValue>
</operation>

<operation id="889" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1976  %shl_ln281_43 = shl i10 1, %zext_ln281_101

]]></Node>
<StgValue><ssdm name="shl_ln281_43"/></StgValue>
</operation>

<operation id="890" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1977  %and_ln281_43 = and i10 %shl_ln281_43, %trunc_ln281_177

]]></Node>
<StgValue><ssdm name="and_ln281_43"/></StgValue>
</operation>

<operation id="891" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1978  %lshr_ln281_43 = lshr i10 %and_ln281_43, %zext_ln281_101

]]></Node>
<StgValue><ssdm name="lshr_ln281_43"/></StgValue>
</operation>

<operation id="892" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1979  %trunc_ln281_179 = trunc i15 %ashr_ln281_43 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_179"/></StgValue>
</operation>

<operation id="893" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1980  %trunc_ln281_180 = trunc i10 %lshr_ln281_43 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_180"/></StgValue>
</operation>

<operation id="894" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1981  %add_ln281_97 = add i7 %trunc_ln281_179, %trunc_ln281_180

]]></Node>
<StgValue><ssdm name="add_ln281_97"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="895" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:100  %sext_ln1118_7 = sext i16 %select_ln850_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="896" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:101  %mul_ln1118_6 = mul i26 362, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="897" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:153  %sext_ln1118_8 = sext i16 %select_ln850_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="898" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:154  %mul_ln1118_7 = mul i26 362, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="899" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:202  %mul_ln1118_10 = mul i33 -200, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="900" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:203  %tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_8, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="901" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:204  %shl_ln728_3 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_4, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="902" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:205  %add_ln1192_12 = add i33 %shl_ln728_3, %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="903" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:206  %trunc_ln708_s = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_12, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="904" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:208  %mul_ln1192_1 = mul i33 -569, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="905" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:209  %tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_9, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="906" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:210  %shl_ln728_4 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_5, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="907" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:211  %add_ln1192_13 = add i33 %shl_ln728_4, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="908" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:212  %trunc_ln708_1 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_13, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="909" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:214  %mul_ln1193_2 = mul i33 -851, %sext_ln1193_2

]]></Node>
<StgValue><ssdm name="mul_ln1193_2"/></StgValue>
</operation>

<operation id="910" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:215  %add_ln1193_2 = add i33 %shl_ln728_4, %mul_ln1193_2

]]></Node>
<StgValue><ssdm name="add_ln1193_2"/></StgValue>
</operation>

<operation id="911" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:216  %trunc_ln708_2 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_2, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="912" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:218  %mul_ln1193_3 = mul i33 -1004, %sext_ln1193_3

]]></Node>
<StgValue><ssdm name="mul_ln1193_3"/></StgValue>
</operation>

<operation id="913" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:219  %add_ln1193_3 = add i33 %shl_ln728_3, %mul_ln1193_3

]]></Node>
<StgValue><ssdm name="add_ln1193_3"/></StgValue>
</operation>

<operation id="914" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:220  %trunc_ln708_7 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_3, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="915" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:225  %mul_ln1118_11 = mul i33 277, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="916" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:230  %mul_ln1118_12 = mul i34 391, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="917" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:236  %trunc_ln1192_1 = trunc i34 %mul_ln1118_12 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192_1"/></StgValue>
</operation>

<operation id="918" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:239  %mul_ln1118_13 = mul nsw i35 946, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="919" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:350  %sext_ln703_16 = sext i24 %sub_ln703_21 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="920" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:351  %sext_ln703_17 = sext i24 %sub_ln703_24 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="921" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:352  %add_ln1192_17 = add nsw i25 %sext_ln703_16, %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="922" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:355  %sext_ln703_18 = sext i24 %sub_ln703_22 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="923" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:356  %sext_ln703_19 = sext i24 %sub_ln703_23 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="924" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:357  %add_ln1192_18 = add nsw i25 %sext_ln703_18, %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="925" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:360  %add_ln703_23 = add i24 %add_ln703_22, %add_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="926" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:361  %add_ln703_24 = add i24 %add_ln703_21, %add_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="927" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:362  %sub_ln703_25 = sub i24 %add_ln703_20, %add_ln703_21

]]></Node>
<StgValue><ssdm name="sub_ln703_25"/></StgValue>
</operation>

<operation id="928" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:363  %sub_ln703_26 = sub i24 %add_ln703_19, %add_ln703_22

]]></Node>
<StgValue><ssdm name="sub_ln703_26"/></StgValue>
</operation>

<operation id="929" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:492  %add_ln703_28 = add i24 %mid_V_load_25, %mid_V_load_24

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="930" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:494  %mid_V_load_26 = load i24* %mid_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_26"/></StgValue>
</operation>

<operation id="931" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:496  %mid_V_load_27 = load i24* %mid_V_addr_35, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_27"/></StgValue>
</operation>

<operation id="932" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:498  %mid_V_addr_36 = getelementptr [64 x i24]* %mid_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="mid_V_addr_36"/></StgValue>
</operation>

<operation id="933" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:499  %mid_V_load_28 = load i24* %mid_V_addr_36, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_28"/></StgValue>
</operation>

<operation id="934" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:500  %mid_V_addr_37 = getelementptr [64 x i24]* %mid_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="mid_V_addr_37"/></StgValue>
</operation>

<operation id="935" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:501  %mid_V_load_29 = load i24* %mid_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_29"/></StgValue>
</operation>

<operation id="936" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:511  %sub_ln703_33 = sub i24 %mid_V_load_24, %mid_V_load_25

]]></Node>
<StgValue><ssdm name="sub_ln703_33"/></StgValue>
</operation>

<operation id="937" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1532  %fdc_data_addr_16 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fdc_data_addr_16"/></StgValue>
</operation>

<operation id="938" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1533  %sext_ln281_15 = sext i9 %add_ln281_65 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_15"/></StgValue>
</operation>

<operation id="939" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1534  store i11 %sext_ln281_15, i11* %fdc_data_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="940" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1651  %fdc_data_addr_24 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fdc_data_addr_24"/></StgValue>
</operation>

<operation id="941" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1652  %sext_ln281_23 = sext i9 %add_ln281_73 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_23"/></StgValue>
</operation>

<operation id="942" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1653  store i11 %sext_ln281_23, i11* %fdc_data_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="943" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:101  %mul_ln1118_6 = mul i26 362, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="944" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:154  %mul_ln1118_7 = mul i26 362, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="945" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:231  %sext_ln1118_15 = sext i34 %mul_ln1118_12 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="946" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:232  %tmp_6 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_11, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="947" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:233  %shl_ln728_5 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_6, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="948" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:234  %sext_ln728_1 = sext i33 %shl_ln728_5 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="949" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:235  %zext_ln703_2 = zext i35 %sext_ln1118_15 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="950" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:237  %add_ln1192_15 = add nsw i36 %sext_ln728_1, %zext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="951" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:240  %zext_ln703_3 = zext i35 %mul_ln1118_13 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="952" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:241  %sub_ln1193_2 = sub nsw i36 %sext_ln728_1, %zext_ln703_3

]]></Node>
<StgValue><ssdm name="sub_ln1193_2"/></StgValue>
</operation>

<operation id="953" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:242  %add_ln703_17 = add i24 %trunc_ln708_s, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="954" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:243  %sub_ln703_19 = sub i24 %trunc_ln708_7, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="sub_ln703_19"/></StgValue>
</operation>

<operation id="955" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:244  %sub_ln703_20 = sub i24 %trunc_ln708_s, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="sub_ln703_20"/></StgValue>
</operation>

<operation id="956" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:245  %add_ln703_18 = add i24 %trunc_ln708_7, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="957" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:273  %p_Result_9_1 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_15, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9_1"/></StgValue>
</operation>

<operation id="958" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:275  %p_Result_11_1 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_15, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11_1"/></StgValue>
</operation>

<operation id="959" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:276  %icmp_ln851_13 = icmp eq i9 %p_Result_11_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_13"/></StgValue>
</operation>

<operation id="960" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:280  %p_Result_12_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_19, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_12_1"/></StgValue>
</operation>

<operation id="961" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:282  %trunc_ln851_25 = trunc i24 %sub_ln703_19 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_25"/></StgValue>
</operation>

<operation id="962" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:283  %icmp_ln851_14 = icmp eq i9 %trunc_ln851_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_14"/></StgValue>
</operation>

<operation id="963" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:294  %p_Result_18_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_20, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_18_1"/></StgValue>
</operation>

<operation id="964" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:296  %trunc_ln851_27 = trunc i24 %sub_ln703_20 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_27"/></StgValue>
</operation>

<operation id="965" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:297  %icmp_ln851_16 = icmp eq i9 %trunc_ln851_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_16"/></StgValue>
</operation>

<operation id="966" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:301  %p_Result_21_1 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_2, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_21_1"/></StgValue>
</operation>

<operation id="967" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:303  %p_Result_23_1 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_2, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23_1"/></StgValue>
</operation>

<operation id="968" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:304  %icmp_ln851_17 = icmp eq i9 %p_Result_23_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_17"/></StgValue>
</operation>

<operation id="969" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:353  %sext_ln1118_18 = sext i25 %add_ln1192_17 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="970" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:354  %mul_ln1118_16 = mul i33 602, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="971" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:358  %sext_ln1118_20 = sext i25 %add_ln1192_18 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="972" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:359  %mul_ln1118_17 = mul i33 710, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="973" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:384  %sext_ln703_20 = sext i24 %sub_ln703_25 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="974" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:385  %sext_ln703_21 = sext i24 %sub_ln703_26 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="975" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:386  %add_ln1192_21 = add nsw i25 %sext_ln703_21, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="976" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:389  %add_ln703_25 = add i24 %add_ln703_23, %add_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="977" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:390  %sub_ln703_27 = sub i24 %add_ln703_23, %add_ln703_24

]]></Node>
<StgValue><ssdm name="sub_ln703_27"/></StgValue>
</operation>

<operation id="978" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:409  %p_Result_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_25, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="979" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:411  %trunc_ln851_30 = trunc i24 %add_ln703_25 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_30"/></StgValue>
</operation>

<operation id="980" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:412  %icmp_ln851_20 = icmp eq i9 %trunc_ln851_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_20"/></StgValue>
</operation>

<operation id="981" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:450  %p_Result_15_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_27, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15_2"/></StgValue>
</operation>

<operation id="982" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:452  %trunc_ln851_34 = trunc i24 %sub_ln703_27 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_34"/></StgValue>
</operation>

<operation id="983" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:453  %icmp_ln851_25 = icmp eq i9 %trunc_ln851_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_25"/></StgValue>
</operation>

<operation id="984" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:499  %mid_V_load_28 = load i24* %mid_V_addr_36, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_28"/></StgValue>
</operation>

<operation id="985" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:501  %mid_V_load_29 = load i24* %mid_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_29"/></StgValue>
</operation>

<operation id="986" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:503  %mid_V_addr_38 = getelementptr [64 x i24]* %mid_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="mid_V_addr_38"/></StgValue>
</operation>

<operation id="987" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:504  %mid_V_load_30 = load i24* %mid_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_30"/></StgValue>
</operation>

<operation id="988" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:505  %mid_V_addr_39 = getelementptr [64 x i24]* %mid_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="mid_V_addr_39"/></StgValue>
</operation>

<operation id="989" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:506  %mid_V_load_31 = load i24* %mid_V_addr_39, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_31"/></StgValue>
</operation>

<operation id="990" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1876  %fdc_data_addr_40 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="fdc_data_addr_40"/></StgValue>
</operation>

<operation id="991" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1877  %sext_ln281_41 = sext i9 %add_ln281_89 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_41"/></StgValue>
</operation>

<operation id="992" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1878  store i11 %sext_ln281_41, i11* %fdc_data_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="993" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1982  %fdc_data_addr_48 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="fdc_data_addr_48"/></StgValue>
</operation>

<operation id="994" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1983  %sext_ln281_51 = sext i7 %add_ln281_97 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_51"/></StgValue>
</operation>

<operation id="995" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1984  store i11 %sext_ln281_51, i11* %fdc_data_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="996" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:101  %mul_ln1118_6 = mul i26 362, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="997" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:103  %trunc_ln851_16 = trunc i26 %mul_ln1118_6 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_16"/></StgValue>
</operation>

<operation id="998" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:154  %mul_ln1118_7 = mul i26 362, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="999" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:156  %trunc_ln851_21 = trunc i26 %mul_ln1118_7 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_21"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:238  %add_ln708_1 = add i33 %trunc_ln1192_1, %shl_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln708_1"/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:253  %sext_ln703_14 = sext i24 %add_ln703_18 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="1002" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:254  %sext_ln703_15 = sext i24 %add_ln703_17 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="1003" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:255  %add_ln1192_16 = add nsw i25 %sext_ln703_15, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1004" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:256  %p_Result_3_1 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_16, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="1005" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:258  %trunc_ln851_23 = trunc i25 %add_ln1192_16 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_23"/></StgValue>
</operation>

<operation id="1006" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:259  %icmp_ln851_11 = icmp eq i9 %trunc_ln851_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_11"/></StgValue>
</operation>

<operation id="1007" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:274  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1008" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:277  %add_ln700_10 = add i15 1, %p_Result_9_1

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="1009" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:278  %select_ln851_13 = select i1 %icmp_ln851_13, i15 %p_Result_9_1, i15 %add_ln700_10

]]></Node>
<StgValue><ssdm name="select_ln851_13"/></StgValue>
</operation>

<operation id="1010" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:279  %select_ln850_13 = select i1 %tmp_48, i15 %select_ln851_13, i15 %p_Result_9_1

]]></Node>
<StgValue><ssdm name="select_ln850_13"/></StgValue>
</operation>

<operation id="1011" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:281  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_19, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1012" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:284  %add_ln700_11 = add i15 1, %p_Result_12_1

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="1013" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:285  %select_ln851_14 = select i1 %icmp_ln851_14, i15 %p_Result_12_1, i15 %add_ln700_11

]]></Node>
<StgValue><ssdm name="select_ln851_14"/></StgValue>
</operation>

<operation id="1014" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:286  %select_ln850_14 = select i1 %tmp_49, i15 %select_ln851_14, i15 %p_Result_12_1

]]></Node>
<StgValue><ssdm name="select_ln850_14"/></StgValue>
</operation>

<operation id="1015" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:295  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1016" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:298  %add_ln700_13 = add i15 1, %p_Result_18_1

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="1017" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:299  %select_ln851_16 = select i1 %icmp_ln851_16, i15 %p_Result_18_1, i15 %add_ln700_13

]]></Node>
<StgValue><ssdm name="select_ln851_16"/></StgValue>
</operation>

<operation id="1018" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:300  %select_ln850_16 = select i1 %tmp_51, i15 %select_ln851_16, i15 %p_Result_18_1

]]></Node>
<StgValue><ssdm name="select_ln850_16"/></StgValue>
</operation>

<operation id="1019" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:302  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1020" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:305  %add_ln700_14 = add i15 1, %p_Result_21_1

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="1021" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:306  %select_ln851_17 = select i1 %icmp_ln851_17, i15 %p_Result_21_1, i15 %add_ln700_14

]]></Node>
<StgValue><ssdm name="select_ln851_17"/></StgValue>
</operation>

<operation id="1022" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:307  %select_ln850_17 = select i1 %tmp_52, i15 %select_ln851_17, i15 %p_Result_21_1

]]></Node>
<StgValue><ssdm name="select_ln850_17"/></StgValue>
</operation>

<operation id="1023" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:308  %sub_ln1193_3 = sub i25 %sext_ln703_14, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="sub_ln1193_3"/></StgValue>
</operation>

<operation id="1024" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:309  %p_Result_24_1 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_3, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_24_1"/></StgValue>
</operation>

<operation id="1025" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:311  %trunc_ln851_28 = trunc i25 %sub_ln1193_3 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_28"/></StgValue>
</operation>

<operation id="1026" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:312  %icmp_ln851_18 = icmp eq i9 %trunc_ln851_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_18"/></StgValue>
</operation>

<operation id="1027" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:354  %mul_ln1118_16 = mul i33 602, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1028" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:359  %mul_ln1118_17 = mul i33 710, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="1029" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:364  %sext_ln1118_21 = sext i24 %sub_ln703_24 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="1030" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:365  %mul_ln1118_18 = mul i33 -200, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1031" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:370  %sext_ln1192_2 = sext i24 %sub_ln703_23 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="1032" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:371  %mul_ln1192_2 = mul i33 -569, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1033" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:376  %sext_ln1193_4 = sext i24 %sub_ln703_22 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_4"/></StgValue>
</operation>

<operation id="1034" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:377  %mul_ln1193_4 = mul i33 -851, %sext_ln1193_4

]]></Node>
<StgValue><ssdm name="mul_ln1193_4"/></StgValue>
</operation>

<operation id="1035" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:380  %sext_ln1193_5 = sext i24 %sub_ln703_21 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_5"/></StgValue>
</operation>

<operation id="1036" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:381  %mul_ln1193_5 = mul i33 -1004, %sext_ln1193_5

]]></Node>
<StgValue><ssdm name="mul_ln1193_5"/></StgValue>
</operation>

<operation id="1037" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:387  %sext_ln1118_22 = sext i25 %add_ln1192_21 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="1038" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:388  %mul_ln1118_19 = mul i33 277, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:391  %sext_ln1118_19 = sext i24 %sub_ln703_26 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:392  %sext_ln1118_23 = sext i24 %sub_ln703_26 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="1041" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:393  %mul_ln1118_20 = mul i34 391, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1042" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:402  %mul_ln1118_21 = mul nsw i35 946, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1043" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:410  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_25, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1044" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:413  %add_ln700_16 = add i15 1, %p_Result_1

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="1045" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:414  %select_ln851_20 = select i1 %icmp_ln851_20, i15 %p_Result_1, i15 %add_ln700_16

]]></Node>
<StgValue><ssdm name="select_ln851_20"/></StgValue>
</operation>

<operation id="1046" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:415  %select_ln850_20 = select i1 %tmp_55, i15 %select_ln851_20, i15 %p_Result_1

]]></Node>
<StgValue><ssdm name="select_ln850_20"/></StgValue>
</operation>

<operation id="1047" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:451  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_27, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1048" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:454  %add_ln700_20 = add i15 1, %p_Result_15_2

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="1049" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:455  %select_ln851_25 = select i1 %icmp_ln851_25, i15 %p_Result_15_2, i15 %add_ln700_20

]]></Node>
<StgValue><ssdm name="select_ln851_25"/></StgValue>
</operation>

<operation id="1050" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:456  %select_ln850_25 = select i1 %tmp_60, i15 %select_ln851_25, i15 %p_Result_15_2

]]></Node>
<StgValue><ssdm name="select_ln850_25"/></StgValue>
</operation>

<operation id="1051" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:504  %mid_V_load_30 = load i24* %mid_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_30"/></StgValue>
</operation>

<operation id="1052" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:506  %mid_V_load_31 = load i24* %mid_V_addr_39, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_31"/></StgValue>
</operation>

<operation id="1053" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:650  %mid_V_addr_40 = getelementptr [64 x i24]* %mid_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="mid_V_addr_40"/></StgValue>
</operation>

<operation id="1054" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:651  %mid_V_load_32 = load i24* %mid_V_addr_40, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_32"/></StgValue>
</operation>

<operation id="1055" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:652  %mid_V_addr_41 = getelementptr [64 x i24]* %mid_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="mid_V_addr_41"/></StgValue>
</operation>

<operation id="1056" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:653  %mid_V_load_33 = load i24* %mid_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_33"/></StgValue>
</operation>

<operation id="1057" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1318  %fdc_data_addr_1 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fdc_data_addr_1"/></StgValue>
</operation>

<operation id="1058" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1319  %sext_ln281_2 = sext i10 %add_ln281_37 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_2"/></StgValue>
</operation>

<operation id="1059" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1320  store i11 %sext_ln281_2, i11* %fdc_data_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1060" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1322  %trunc_ln281_15 = trunc i5 %quant_2_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_15"/></StgValue>
</operation>

<operation id="1061" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1325  %add_ln281_2 = add i4 -1, %trunc_ln281_15

]]></Node>
<StgValue><ssdm name="add_ln281_2"/></StgValue>
</operation>

<operation id="1062" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1536  %trunc_ln281_60 = trunc i5 %quant_17_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_60"/></StgValue>
</operation>

<operation id="1063" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1539  %add_ln281_17 = add i4 -1, %trunc_ln281_60

]]></Node>
<StgValue><ssdm name="add_ln281_17"/></StgValue>
</operation>

<operation id="1064" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1655  %trunc_ln281_93 = trunc i5 %quant_25_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_93"/></StgValue>
</operation>

<operation id="1065" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1658  %add_ln281_25 = add i4 -1, %trunc_ln281_93

]]></Node>
<StgValue><ssdm name="add_ln281_25"/></StgValue>
</operation>

<operation id="1066" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1785  %fdc_data_addr_33 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="fdc_data_addr_33"/></StgValue>
</operation>

<operation id="1067" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1786  %sext_ln281_32 = sext i9 %add_ln281_82 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_32"/></StgValue>
</operation>

<operation id="1068" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1787  store i11 %sext_ln281_32, i11* %fdc_data_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1069" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1789  %trunc_ln281_138 = trunc i5 %quant_34_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_138"/></StgValue>
</operation>

<operation id="1070" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1792  %add_ln281_34 = add i4 -1, %trunc_ln281_138

]]></Node>
<StgValue><ssdm name="add_ln281_34"/></StgValue>
</operation>

<operation id="1071" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1880  %trunc_ln281_158 = trunc i5 %quant_41_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_158"/></StgValue>
</operation>

<operation id="1072" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1883  %add_ln281_41 = add i4 -1, %trunc_ln281_158

]]></Node>
<StgValue><ssdm name="add_ln281_41"/></StgValue>
</operation>

<operation id="1073" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1986  %trunc_ln281_182 = trunc i5 %quant_49_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_182"/></StgValue>
</operation>

<operation id="1074" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1989  %add_ln281_49 = add i4 -1, %trunc_ln281_182

]]></Node>
<StgValue><ssdm name="add_ln281_49"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1075" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:102  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1076" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:104  %icmp_ln851_2 = icmp eq i9 %trunc_ln851_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_2"/></StgValue>
</operation>

<operation id="1077" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:105  %trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_6, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="1078" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:106  %add_ln851 = add i16 1, %trunc_ln5

]]></Node>
<StgValue><ssdm name="add_ln851"/></StgValue>
</operation>

<operation id="1079" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:107  %select_ln851_2 = select i1 %icmp_ln851_2, i16 %trunc_ln5, i16 %add_ln851

]]></Node>
<StgValue><ssdm name="select_ln851_2"/></StgValue>
</operation>

<operation id="1080" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:108  %select_ln850_2 = select i1 %tmp_37, i16 %select_ln851_2, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="select_ln850_2"/></StgValue>
</operation>

<operation id="1081" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:155  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_7, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1082" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:157  %icmp_ln851_9 = icmp eq i9 %trunc_ln851_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_9"/></StgValue>
</operation>

<operation id="1083" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:158  %trunc_ln851_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_7, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_1"/></StgValue>
</operation>

<operation id="1084" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:159  %add_ln851_1 = add i16 1, %trunc_ln851_1

]]></Node>
<StgValue><ssdm name="add_ln851_1"/></StgValue>
</operation>

<operation id="1085" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:160  %select_ln851_9 = select i1 %icmp_ln851_9, i16 %trunc_ln851_1, i16 %add_ln851_1

]]></Node>
<StgValue><ssdm name="select_ln851_9"/></StgValue>
</operation>

<operation id="1086" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:161  %select_ln850_9 = select i1 %tmp_44, i16 %select_ln851_9, i16 %trunc_ln851_1

]]></Node>
<StgValue><ssdm name="select_ln850_9"/></StgValue>
</operation>

<operation id="1087" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:257  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_16, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1088" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:260  %add_ln700_9 = add i16 1, %p_Result_3_1

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="1089" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:261  %select_ln851_11 = select i1 %icmp_ln851_11, i16 %p_Result_3_1, i16 %add_ln700_9

]]></Node>
<StgValue><ssdm name="select_ln851_11"/></StgValue>
</operation>

<operation id="1090" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:262  %select_ln850_11 = select i1 %tmp_46, i16 %select_ln851_11, i16 %p_Result_3_1

]]></Node>
<StgValue><ssdm name="select_ln850_11"/></StgValue>
</operation>

<operation id="1091" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:310  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_3, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1092" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:313  %add_ln700_15 = add i16 1, %p_Result_24_1

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="1093" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:314  %select_ln851_18 = select i1 %icmp_ln851_18, i16 %p_Result_24_1, i16 %add_ln700_15

]]></Node>
<StgValue><ssdm name="select_ln851_18"/></StgValue>
</operation>

<operation id="1094" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:315  %select_ln850_18 = select i1 %tmp_53, i16 %select_ln851_18, i16 %p_Result_24_1

]]></Node>
<StgValue><ssdm name="select_ln850_18"/></StgValue>
</operation>

<operation id="1095" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:354  %mul_ln1118_16 = mul i33 602, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1096" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:359  %mul_ln1118_17 = mul i33 710, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="1097" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:365  %mul_ln1118_18 = mul i33 -200, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1098" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:371  %mul_ln1192_2 = mul i33 -569, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1099" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:377  %mul_ln1193_4 = mul i33 -851, %sext_ln1193_4

]]></Node>
<StgValue><ssdm name="mul_ln1193_4"/></StgValue>
</operation>

<operation id="1100" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:381  %mul_ln1193_5 = mul i33 -1004, %sext_ln1193_5

]]></Node>
<StgValue><ssdm name="mul_ln1193_5"/></StgValue>
</operation>

<operation id="1101" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:388  %mul_ln1118_19 = mul i33 277, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1102" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:393  %mul_ln1118_20 = mul i34 391, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1103" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:402  %mul_ln1118_21 = mul nsw i35 946, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1104" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:497  %add_ln703_29 = add i24 %mid_V_load_27, %mid_V_load_26

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="1105" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:502  %add_ln703_30 = add i24 %mid_V_load_29, %mid_V_load_28

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="1106" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:507  %add_ln703_31 = add i24 %mid_V_load_31, %mid_V_load_30

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="1107" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:508  %sub_ln703_30 = sub i24 %mid_V_load_30, %mid_V_load_31

]]></Node>
<StgValue><ssdm name="sub_ln703_30"/></StgValue>
</operation>

<operation id="1108" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:509  %sub_ln703_31 = sub i24 %mid_V_load_28, %mid_V_load_29

]]></Node>
<StgValue><ssdm name="sub_ln703_31"/></StgValue>
</operation>

<operation id="1109" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:510  %sub_ln703_32 = sub i24 %mid_V_load_26, %mid_V_load_27

]]></Node>
<StgValue><ssdm name="sub_ln703_32"/></StgValue>
</operation>

<operation id="1110" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:651  %mid_V_load_32 = load i24* %mid_V_addr_40, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_32"/></StgValue>
</operation>

<operation id="1111" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:653  %mid_V_load_33 = load i24* %mid_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_33"/></StgValue>
</operation>

<operation id="1112" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:655  %mid_V_addr_42 = getelementptr [64 x i24]* %mid_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="mid_V_addr_42"/></StgValue>
</operation>

<operation id="1113" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:656  %mid_V_load_34 = load i24* %mid_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_34"/></StgValue>
</operation>

<operation id="1114" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:657  %mid_V_addr_43 = getelementptr [64 x i24]* %mid_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="mid_V_addr_43"/></StgValue>
</operation>

<operation id="1115" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:658  %mid_V_load_35 = load i24* %mid_V_addr_43, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_35"/></StgValue>
</operation>

<operation id="1116" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1321  %trunc_ln281_14 = trunc i15 %select_ln850_20 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_14"/></StgValue>
</operation>

<operation id="1117" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1323  %zext_ln281_4 = zext i5 %quant_2_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_4"/></StgValue>
</operation>

<operation id="1118" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1324  %ashr_ln281_1 = ashr i15 %select_ln850_20, %zext_ln281_4

]]></Node>
<StgValue><ssdm name="ashr_ln281_1"/></StgValue>
</operation>

<operation id="1119" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1326  %zext_ln281_5 = zext i4 %add_ln281_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln281_5"/></StgValue>
</operation>

<operation id="1120" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1327  %shl_ln281_1 = shl i8 1, %zext_ln281_5

]]></Node>
<StgValue><ssdm name="shl_ln281_1"/></StgValue>
</operation>

<operation id="1121" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1328  %and_ln281_1 = and i8 %shl_ln281_1, %trunc_ln281_14

]]></Node>
<StgValue><ssdm name="and_ln281_1"/></StgValue>
</operation>

<operation id="1122" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1329  %lshr_ln281_1 = lshr i8 %and_ln281_1, %zext_ln281_5

]]></Node>
<StgValue><ssdm name="lshr_ln281_1"/></StgValue>
</operation>

<operation id="1123" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1330  %trunc_ln281_16 = trunc i15 %ashr_ln281_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_16"/></StgValue>
</operation>

<operation id="1124" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1331  %zext_ln281_6 = zext i8 %lshr_ln281_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_6"/></StgValue>
</operation>

<operation id="1125" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1332  %add_ln281_38 = add i10 %trunc_ln281_16, %zext_ln281_6

]]></Node>
<StgValue><ssdm name="add_ln281_38"/></StgValue>
</operation>

<operation id="1126" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="3" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1410  %trunc_ln281_36 = trunc i4 %quant_8_read_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln281_36"/></StgValue>
</operation>

<operation id="1127" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1413  %add_ln281_8 = add i3 -1, %trunc_ln281_36

]]></Node>
<StgValue><ssdm name="add_ln281_8"/></StgValue>
</operation>

<operation id="1128" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1535  %trunc_ln281_59 = trunc i15 %select_ln850_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_59"/></StgValue>
</operation>

<operation id="1129" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1537  %zext_ln281_40 = zext i5 %quant_17_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_40"/></StgValue>
</operation>

<operation id="1130" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1538  %ashr_ln281_16 = ashr i15 %select_ln850_13, %zext_ln281_40

]]></Node>
<StgValue><ssdm name="ashr_ln281_16"/></StgValue>
</operation>

<operation id="1131" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1540  %zext_ln281_41 = zext i4 %add_ln281_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln281_41"/></StgValue>
</operation>

<operation id="1132" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1541  %shl_ln281_16 = shl i8 1, %zext_ln281_41

]]></Node>
<StgValue><ssdm name="shl_ln281_16"/></StgValue>
</operation>

<operation id="1133" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1542  %and_ln281_16 = and i8 %shl_ln281_16, %trunc_ln281_59

]]></Node>
<StgValue><ssdm name="and_ln281_16"/></StgValue>
</operation>

<operation id="1134" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1543  %lshr_ln281_16 = lshr i8 %and_ln281_16, %zext_ln281_41

]]></Node>
<StgValue><ssdm name="lshr_ln281_16"/></StgValue>
</operation>

<operation id="1135" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1544  %zext_ln281_42 = zext i8 %lshr_ln281_16 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281_42"/></StgValue>
</operation>

<operation id="1136" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1545  %trunc_ln281_61 = trunc i15 %ashr_ln281_16 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_61"/></StgValue>
</operation>

<operation id="1137" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1546  %add_ln281_66 = add i9 %trunc_ln281_61, %zext_ln281_42

]]></Node>
<StgValue><ssdm name="add_ln281_66"/></StgValue>
</operation>

<operation id="1138" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1654  %trunc_ln281_92 = trunc i15 %select_ln850_14 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_92"/></StgValue>
</operation>

<operation id="1139" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1656  %zext_ln281_58 = zext i5 %quant_25_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_58"/></StgValue>
</operation>

<operation id="1140" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1657  %ashr_ln281_24 = ashr i15 %select_ln850_14, %zext_ln281_58

]]></Node>
<StgValue><ssdm name="ashr_ln281_24"/></StgValue>
</operation>

<operation id="1141" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="9" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1659  %zext_ln281_59 = zext i4 %add_ln281_25 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281_59"/></StgValue>
</operation>

<operation id="1142" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1660  %shl_ln281_24 = shl i9 1, %zext_ln281_59

]]></Node>
<StgValue><ssdm name="shl_ln281_24"/></StgValue>
</operation>

<operation id="1143" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1661  %and_ln281_24 = and i9 %shl_ln281_24, %trunc_ln281_92

]]></Node>
<StgValue><ssdm name="and_ln281_24"/></StgValue>
</operation>

<operation id="1144" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1662  %lshr_ln281_24 = lshr i9 %and_ln281_24, %zext_ln281_59

]]></Node>
<StgValue><ssdm name="lshr_ln281_24"/></StgValue>
</operation>

<operation id="1145" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1663  %trunc_ln281_94 = trunc i15 %ashr_ln281_24 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_94"/></StgValue>
</operation>

<operation id="1146" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1664  %add_ln281_74 = add i9 %trunc_ln281_94, %lshr_ln281_24

]]></Node>
<StgValue><ssdm name="add_ln281_74"/></StgValue>
</operation>

<operation id="1147" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1788  %trunc_ln281_137 = trunc i15 %select_ln850_25 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_137"/></StgValue>
</operation>

<operation id="1148" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1790  %zext_ln281_76 = zext i5 %quant_34_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_76"/></StgValue>
</operation>

<operation id="1149" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1791  %ashr_ln281_33 = ashr i15 %select_ln850_25, %zext_ln281_76

]]></Node>
<StgValue><ssdm name="ashr_ln281_33"/></StgValue>
</operation>

<operation id="1150" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1793  %zext_ln281_77 = zext i4 %add_ln281_34 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_77"/></StgValue>
</operation>

<operation id="1151" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1794  %shl_ln281_33 = shl i10 1, %zext_ln281_77

]]></Node>
<StgValue><ssdm name="shl_ln281_33"/></StgValue>
</operation>

<operation id="1152" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1795  %and_ln281_33 = and i10 %shl_ln281_33, %trunc_ln281_137

]]></Node>
<StgValue><ssdm name="and_ln281_33"/></StgValue>
</operation>

<operation id="1153" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1796  %lshr_ln281_33 = lshr i10 %and_ln281_33, %zext_ln281_77

]]></Node>
<StgValue><ssdm name="lshr_ln281_33"/></StgValue>
</operation>

<operation id="1154" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1797  %trunc_ln281_139 = trunc i15 %ashr_ln281_33 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_139"/></StgValue>
</operation>

<operation id="1155" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1798  %trunc_ln281_140 = trunc i10 %lshr_ln281_33 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_140"/></StgValue>
</operation>

<operation id="1156" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1799  %add_ln281_83 = add i8 %trunc_ln281_139, %trunc_ln281_140

]]></Node>
<StgValue><ssdm name="add_ln281_83"/></StgValue>
</operation>

<operation id="1157" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1879  %trunc_ln281_157 = trunc i15 %select_ln850_16 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_157"/></StgValue>
</operation>

<operation id="1158" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1881  %zext_ln281_88 = zext i5 %quant_41_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_88"/></StgValue>
</operation>

<operation id="1159" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1882  %ashr_ln281_38 = ashr i15 %select_ln850_16, %zext_ln281_88

]]></Node>
<StgValue><ssdm name="ashr_ln281_38"/></StgValue>
</operation>

<operation id="1160" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1884  %zext_ln281_89 = zext i4 %add_ln281_41 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_89"/></StgValue>
</operation>

<operation id="1161" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1885  %shl_ln281_38 = shl i10 1, %zext_ln281_89

]]></Node>
<StgValue><ssdm name="shl_ln281_38"/></StgValue>
</operation>

<operation id="1162" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1886  %and_ln281_38 = and i10 %shl_ln281_38, %trunc_ln281_157

]]></Node>
<StgValue><ssdm name="and_ln281_38"/></StgValue>
</operation>

<operation id="1163" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1887  %lshr_ln281_38 = lshr i10 %and_ln281_38, %zext_ln281_89

]]></Node>
<StgValue><ssdm name="lshr_ln281_38"/></StgValue>
</operation>

<operation id="1164" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1888  %trunc_ln281_159 = trunc i15 %ashr_ln281_38 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_159"/></StgValue>
</operation>

<operation id="1165" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1889  %trunc_ln281_160 = trunc i10 %lshr_ln281_38 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_160"/></StgValue>
</operation>

<operation id="1166" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1890  %add_ln281_90 = add i8 %trunc_ln281_159, %trunc_ln281_160

]]></Node>
<StgValue><ssdm name="add_ln281_90"/></StgValue>
</operation>

<operation id="1167" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1985  %trunc_ln281_181 = trunc i15 %select_ln850_17 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_181"/></StgValue>
</operation>

<operation id="1168" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1987  %zext_ln281_102 = zext i5 %quant_49_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_102"/></StgValue>
</operation>

<operation id="1169" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1988  %ashr_ln281_44 = ashr i15 %select_ln850_17, %zext_ln281_102

]]></Node>
<StgValue><ssdm name="ashr_ln281_44"/></StgValue>
</operation>

<operation id="1170" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1990  %zext_ln281_103 = zext i4 %add_ln281_49 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_103"/></StgValue>
</operation>

<operation id="1171" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1991  %shl_ln281_44 = shl i10 1, %zext_ln281_103

]]></Node>
<StgValue><ssdm name="shl_ln281_44"/></StgValue>
</operation>

<operation id="1172" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1992  %and_ln281_44 = and i10 %shl_ln281_44, %trunc_ln281_181

]]></Node>
<StgValue><ssdm name="and_ln281_44"/></StgValue>
</operation>

<operation id="1173" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1993  %lshr_ln281_44 = lshr i10 %and_ln281_44, %zext_ln281_103

]]></Node>
<StgValue><ssdm name="lshr_ln281_44"/></StgValue>
</operation>

<operation id="1174" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1994  %trunc_ln281_183 = trunc i15 %ashr_ln281_44 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_183"/></StgValue>
</operation>

<operation id="1175" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1995  %trunc_ln281_184 = trunc i10 %lshr_ln281_44 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_184"/></StgValue>
</operation>

<operation id="1176" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1996  %add_ln281_98 = add i7 %trunc_ln281_183, %trunc_ln281_184

]]></Node>
<StgValue><ssdm name="add_ln281_98"/></StgValue>
</operation>

<operation id="1177" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2062  %trunc_ln281_193 = trunc i5 %quant_56_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_193"/></StgValue>
</operation>

<operation id="1178" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2065  %add_ln281_56 = add i4 -1, %trunc_ln281_193

]]></Node>
<StgValue><ssdm name="add_ln281_56"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:109  %trunc_ln281 = trunc i16 %select_ln850_2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281"/></StgValue>
</operation>

<operation id="1180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:162  %trunc_ln281_2 = trunc i16 %select_ln850_9 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_2"/></StgValue>
</operation>

<operation id="1181" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:263  %sext_ln1118_16 = sext i16 %select_ln850_11 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="1182" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:264  %mul_ln1118_14 = mul i26 362, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1183" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:316  %sext_ln1118_17 = sext i16 %select_ln850_18 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="1184" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:317  %mul_ln1118_15 = mul i26 362, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1185" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:365  %mul_ln1118_18 = mul i33 -200, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1186" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:366  %tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_16, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1187" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:367  %shl_ln728_6 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_7, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="1188" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:368  %add_ln1192_19 = add i33 %shl_ln728_6, %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1189" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:369  %trunc_ln708_8 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_19, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="1190" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:371  %mul_ln1192_2 = mul i33 -569, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1191" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:372  %tmp_8 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_17, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1192" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:373  %shl_ln728_7 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_8, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="1193" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:374  %add_ln1192_20 = add i33 %shl_ln728_7, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1194" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:375  %trunc_ln708_9 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_20, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="1195" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:377  %mul_ln1193_4 = mul i33 -851, %sext_ln1193_4

]]></Node>
<StgValue><ssdm name="mul_ln1193_4"/></StgValue>
</operation>

<operation id="1196" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:378  %add_ln1193_4 = add i33 %shl_ln728_7, %mul_ln1193_4

]]></Node>
<StgValue><ssdm name="add_ln1193_4"/></StgValue>
</operation>

<operation id="1197" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:379  %trunc_ln708_10 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_4, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="1198" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:381  %mul_ln1193_5 = mul i33 -1004, %sext_ln1193_5

]]></Node>
<StgValue><ssdm name="mul_ln1193_5"/></StgValue>
</operation>

<operation id="1199" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:382  %add_ln1193_5 = add i33 %shl_ln728_6, %mul_ln1193_5

]]></Node>
<StgValue><ssdm name="add_ln1193_5"/></StgValue>
</operation>

<operation id="1200" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:383  %trunc_ln708_14 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_5, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="1201" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:388  %mul_ln1118_19 = mul i33 277, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1202" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:393  %mul_ln1118_20 = mul i34 391, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1203" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:399  %trunc_ln1192_2 = trunc i34 %mul_ln1118_20 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192_2"/></StgValue>
</operation>

<operation id="1204" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:402  %mul_ln1118_21 = mul nsw i35 946, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1205" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:512  %sext_ln703_24 = sext i24 %sub_ln703_30 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="1206" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:513  %sext_ln703_25 = sext i24 %sub_ln703_33 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="1207" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:514  %add_ln1192_24 = add nsw i25 %sext_ln703_24, %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1208" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:517  %sext_ln703_26 = sext i24 %sub_ln703_31 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="1209" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:518  %sext_ln703_27 = sext i24 %sub_ln703_32 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="1210" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:519  %add_ln1192_25 = add nsw i25 %sext_ln703_26, %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1211" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:522  %add_ln703_32 = add i24 %add_ln703_31, %add_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="1212" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:523  %add_ln703_33 = add i24 %add_ln703_30, %add_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="1213" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:524  %sub_ln703_34 = sub i24 %add_ln703_29, %add_ln703_30

]]></Node>
<StgValue><ssdm name="sub_ln703_34"/></StgValue>
</operation>

<operation id="1214" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:525  %sub_ln703_35 = sub i24 %add_ln703_28, %add_ln703_31

]]></Node>
<StgValue><ssdm name="sub_ln703_35"/></StgValue>
</operation>

<operation id="1215" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:656  %mid_V_load_34 = load i24* %mid_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_34"/></StgValue>
</operation>

<operation id="1216" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:658  %mid_V_load_35 = load i24* %mid_V_addr_43, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_35"/></StgValue>
</operation>

<operation id="1217" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:660  %mid_V_addr_44 = getelementptr [64 x i24]* %mid_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="mid_V_addr_44"/></StgValue>
</operation>

<operation id="1218" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:661  %mid_V_load_36 = load i24* %mid_V_addr_44, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_36"/></StgValue>
</operation>

<operation id="1219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:662  %mid_V_addr_45 = getelementptr [64 x i24]* %mid_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="mid_V_addr_45"/></StgValue>
</operation>

<operation id="1220" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:663  %mid_V_load_37 = load i24* %mid_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_37"/></StgValue>
</operation>

<operation id="1221" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1411  %zext_ln281_17 = zext i4 %quant_8_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_17"/></StgValue>
</operation>

<operation id="1222" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1412  %ashr_ln281_7 = ashr i16 %select_ln850_2, %zext_ln281_17

]]></Node>
<StgValue><ssdm name="ashr_ln281_7"/></StgValue>
</operation>

<operation id="1223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1414  %zext_ln281_18 = zext i3 %add_ln281_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_18"/></StgValue>
</operation>

<operation id="1224" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1415  %shl_ln281_7 = shl i7 1, %zext_ln281_18

]]></Node>
<StgValue><ssdm name="shl_ln281_7"/></StgValue>
</operation>

<operation id="1225" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1416  %and_ln281_7 = and i7 %shl_ln281_7, %trunc_ln281

]]></Node>
<StgValue><ssdm name="and_ln281_7"/></StgValue>
</operation>

<operation id="1226" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1417  %lshr_ln281_7 = lshr i7 %and_ln281_7, %zext_ln281_18

]]></Node>
<StgValue><ssdm name="lshr_ln281_7"/></StgValue>
</operation>

<operation id="1227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="11" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1418  %trunc_ln281_37 = trunc i16 %ashr_ln281_7 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln281_37"/></StgValue>
</operation>

<operation id="1228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1419  %zext_ln281_19 = zext i7 %lshr_ln281_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln281_19"/></StgValue>
</operation>

<operation id="1229" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1420  %add_ln281_55 = add i11 %trunc_ln281_37, %zext_ln281_19

]]></Node>
<StgValue><ssdm name="add_ln281_55"/></StgValue>
</operation>

<operation id="1230" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2063  %zext_ln281_112 = zext i5 %quant_56_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_112"/></StgValue>
</operation>

<operation id="1231" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2064  %ashr_ln281_47 = ashr i16 %select_ln850_9, %zext_ln281_112

]]></Node>
<StgValue><ssdm name="ashr_ln281_47"/></StgValue>
</operation>

<operation id="1232" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2066  %zext_ln281_113 = zext i4 %add_ln281_56 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_113"/></StgValue>
</operation>

<operation id="1233" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2067  %shl_ln281_47 = shl i10 1, %zext_ln281_113

]]></Node>
<StgValue><ssdm name="shl_ln281_47"/></StgValue>
</operation>

<operation id="1234" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2068  %and_ln281_47 = and i10 %shl_ln281_47, %trunc_ln281_2

]]></Node>
<StgValue><ssdm name="and_ln281_47"/></StgValue>
</operation>

<operation id="1235" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2069  %lshr_ln281_47 = lshr i10 %and_ln281_47, %zext_ln281_113

]]></Node>
<StgValue><ssdm name="lshr_ln281_47"/></StgValue>
</operation>

<operation id="1236" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2070  %trunc_ln281_194 = trunc i16 %ashr_ln281_47 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_194"/></StgValue>
</operation>

<operation id="1237" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2071  %trunc_ln281_195 = trunc i10 %lshr_ln281_47 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_195"/></StgValue>
</operation>

<operation id="1238" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2072  %add_ln281_105 = add i8 %trunc_ln281_194, %trunc_ln281_195

]]></Node>
<StgValue><ssdm name="add_ln281_105"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1239" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:264  %mul_ln1118_14 = mul i26 362, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1240" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:317  %mul_ln1118_15 = mul i26 362, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1241" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:394  %sext_ln1118_25 = sext i34 %mul_ln1118_20 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="1242" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:395  %tmp_9 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_19, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1243" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:396  %shl_ln728_8 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_9, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="1244" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:397  %sext_ln728_2 = sext i33 %shl_ln728_8 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="1245" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:398  %zext_ln703_4 = zext i35 %sext_ln1118_25 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="1246" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:400  %add_ln1192_22 = add nsw i36 %sext_ln728_2, %zext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1247" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:403  %zext_ln703_5 = zext i35 %mul_ln1118_21 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="1248" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:404  %sub_ln1193_4 = sub nsw i36 %sext_ln728_2, %zext_ln703_5

]]></Node>
<StgValue><ssdm name="sub_ln1193_4"/></StgValue>
</operation>

<operation id="1249" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:405  %add_ln703_26 = add i24 %trunc_ln708_8, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="1250" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:406  %sub_ln703_28 = sub i24 %trunc_ln708_14, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="sub_ln703_28"/></StgValue>
</operation>

<operation id="1251" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:407  %sub_ln703_29 = sub i24 %trunc_ln708_8, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="sub_ln703_29"/></StgValue>
</operation>

<operation id="1252" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:408  %add_ln703_27 = add i24 %trunc_ln708_14, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="1253" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:436  %p_Result_9_2 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_22, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9_2"/></StgValue>
</operation>

<operation id="1254" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:438  %p_Result_11_2 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_22, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11_2"/></StgValue>
</operation>

<operation id="1255" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:439  %icmp_ln851_23 = icmp eq i9 %p_Result_11_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_23"/></StgValue>
</operation>

<operation id="1256" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:443  %p_Result_12_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_28, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_12_2"/></StgValue>
</operation>

<operation id="1257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:445  %trunc_ln851_33 = trunc i24 %sub_ln703_28 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_33"/></StgValue>
</operation>

<operation id="1258" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:446  %icmp_ln851_24 = icmp eq i9 %trunc_ln851_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_24"/></StgValue>
</operation>

<operation id="1259" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:457  %p_Result_18_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_29, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_18_2"/></StgValue>
</operation>

<operation id="1260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:459  %trunc_ln851_35 = trunc i24 %sub_ln703_29 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_35"/></StgValue>
</operation>

<operation id="1261" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:460  %icmp_ln851_26 = icmp eq i9 %trunc_ln851_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_26"/></StgValue>
</operation>

<operation id="1262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:464  %p_Result_21_2 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_4, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_21_2"/></StgValue>
</operation>

<operation id="1263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:466  %p_Result_23_2 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_4, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23_2"/></StgValue>
</operation>

<operation id="1264" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:467  %icmp_ln851_27 = icmp eq i9 %p_Result_23_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_27"/></StgValue>
</operation>

<operation id="1265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:515  %sext_ln1118_28 = sext i25 %add_ln1192_24 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1266" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:516  %mul_ln1118_24 = mul i33 602, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1267" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:520  %sext_ln1118_30 = sext i25 %add_ln1192_25 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1268" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:521  %mul_ln1118_25 = mul i33 710, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1269" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:546  %sext_ln703_28 = sext i24 %sub_ln703_34 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="1270" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:547  %sext_ln703_29 = sext i24 %sub_ln703_35 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="1271" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:548  %add_ln1192_28 = add nsw i25 %sext_ln703_29, %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1272" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:551  %add_ln703_34 = add i24 %add_ln703_32, %add_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="1273" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:552  %sub_ln703_36 = sub i24 %add_ln703_32, %add_ln703_33

]]></Node>
<StgValue><ssdm name="sub_ln703_36"/></StgValue>
</operation>

<operation id="1274" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:571  %p_Result_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_34, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1275" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:573  %trunc_ln851_38 = trunc i24 %add_ln703_34 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_38"/></StgValue>
</operation>

<operation id="1276" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:574  %icmp_ln851_30 = icmp eq i9 %trunc_ln851_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_30"/></StgValue>
</operation>

<operation id="1277" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:612  %p_Result_15_3 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_36, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15_3"/></StgValue>
</operation>

<operation id="1278" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:614  %trunc_ln851_42 = trunc i24 %sub_ln703_36 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_42"/></StgValue>
</operation>

<operation id="1279" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:615  %icmp_ln851_35 = icmp eq i9 %trunc_ln851_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_35"/></StgValue>
</operation>

<operation id="1280" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:659  %add_ln703_38 = add i24 %mid_V_load_35, %mid_V_load_34

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="1281" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:661  %mid_V_load_36 = load i24* %mid_V_addr_44, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_36"/></StgValue>
</operation>

<operation id="1282" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:663  %mid_V_load_37 = load i24* %mid_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_37"/></StgValue>
</operation>

<operation id="1283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:665  %mid_V_addr_46 = getelementptr [64 x i24]* %mid_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="mid_V_addr_46"/></StgValue>
</operation>

<operation id="1284" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:666  %mid_V_load_38 = load i24* %mid_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_38"/></StgValue>
</operation>

<operation id="1285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:667  %mid_V_addr_47 = getelementptr [64 x i24]* %mid_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="mid_V_addr_47"/></StgValue>
</operation>

<operation id="1286" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:668  %mid_V_load_39 = load i24* %mid_V_addr_47, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_39"/></StgValue>
</operation>

<operation id="1287" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:672  %sub_ln703_41 = sub i24 %mid_V_load_34, %mid_V_load_35

]]></Node>
<StgValue><ssdm name="sub_ln703_41"/></StgValue>
</operation>

<operation id="1288" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1421  %fdc_data_addr_8 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fdc_data_addr_8"/></StgValue>
</operation>

<operation id="1289" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1422  store i11 %add_ln281_55, i11* %fdc_data_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2073  %fdc_data_addr_56 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="fdc_data_addr_56"/></StgValue>
</operation>

<operation id="1291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2074  %sext_ln281_63 = sext i8 %add_ln281_105 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_63"/></StgValue>
</operation>

<operation id="1292" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2075  store i11 %sext_ln281_63, i11* %fdc_data_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1293" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:264  %mul_ln1118_14 = mul i26 362, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1294" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:266  %trunc_ln851_24 = trunc i26 %mul_ln1118_14 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_24"/></StgValue>
</operation>

<operation id="1295" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:317  %mul_ln1118_15 = mul i26 362, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1296" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:319  %trunc_ln851_29 = trunc i26 %mul_ln1118_15 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_29"/></StgValue>
</operation>

<operation id="1297" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:401  %add_ln708_2 = add i33 %trunc_ln1192_2, %shl_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln708_2"/></StgValue>
</operation>

<operation id="1298" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:416  %sext_ln703_22 = sext i24 %add_ln703_27 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="1299" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:417  %sext_ln703_23 = sext i24 %add_ln703_26 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="1300" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:418  %add_ln1192_23 = add nsw i25 %sext_ln703_23, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1301" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:419  %p_Result_3_2 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_23, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="1302" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:421  %trunc_ln851_31 = trunc i25 %add_ln1192_23 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_31"/></StgValue>
</operation>

<operation id="1303" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:422  %icmp_ln851_21 = icmp eq i9 %trunc_ln851_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_21"/></StgValue>
</operation>

<operation id="1304" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:437  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1305" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:440  %add_ln700_18 = add i15 1, %p_Result_9_2

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="1306" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:441  %select_ln851_23 = select i1 %icmp_ln851_23, i15 %p_Result_9_2, i15 %add_ln700_18

]]></Node>
<StgValue><ssdm name="select_ln851_23"/></StgValue>
</operation>

<operation id="1307" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:442  %select_ln850_23 = select i1 %tmp_58, i15 %select_ln851_23, i15 %p_Result_9_2

]]></Node>
<StgValue><ssdm name="select_ln850_23"/></StgValue>
</operation>

<operation id="1308" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:444  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_28, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1309" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:447  %add_ln700_19 = add i15 1, %p_Result_12_2

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="1310" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:448  %select_ln851_24 = select i1 %icmp_ln851_24, i15 %p_Result_12_2, i15 %add_ln700_19

]]></Node>
<StgValue><ssdm name="select_ln851_24"/></StgValue>
</operation>

<operation id="1311" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:449  %select_ln850_24 = select i1 %tmp_59, i15 %select_ln851_24, i15 %p_Result_12_2

]]></Node>
<StgValue><ssdm name="select_ln850_24"/></StgValue>
</operation>

<operation id="1312" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:458  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_29, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1313" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:461  %add_ln700_21 = add i15 1, %p_Result_18_2

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="1314" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:462  %select_ln851_26 = select i1 %icmp_ln851_26, i15 %p_Result_18_2, i15 %add_ln700_21

]]></Node>
<StgValue><ssdm name="select_ln851_26"/></StgValue>
</operation>

<operation id="1315" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:463  %select_ln850_26 = select i1 %tmp_61, i15 %select_ln851_26, i15 %p_Result_18_2

]]></Node>
<StgValue><ssdm name="select_ln850_26"/></StgValue>
</operation>

<operation id="1316" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:465  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1317" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:468  %add_ln700_22 = add i15 1, %p_Result_21_2

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="1318" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:469  %select_ln851_27 = select i1 %icmp_ln851_27, i15 %p_Result_21_2, i15 %add_ln700_22

]]></Node>
<StgValue><ssdm name="select_ln851_27"/></StgValue>
</operation>

<operation id="1319" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:470  %select_ln850_27 = select i1 %tmp_62, i15 %select_ln851_27, i15 %p_Result_21_2

]]></Node>
<StgValue><ssdm name="select_ln850_27"/></StgValue>
</operation>

<operation id="1320" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:471  %sub_ln1193_5 = sub i25 %sext_ln703_22, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="sub_ln1193_5"/></StgValue>
</operation>

<operation id="1321" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:472  %p_Result_24_2 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_5, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_24_2"/></StgValue>
</operation>

<operation id="1322" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:474  %trunc_ln851_36 = trunc i25 %sub_ln1193_5 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_36"/></StgValue>
</operation>

<operation id="1323" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:475  %icmp_ln851_28 = icmp eq i9 %trunc_ln851_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_28"/></StgValue>
</operation>

<operation id="1324" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:516  %mul_ln1118_24 = mul i33 602, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1325" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:521  %mul_ln1118_25 = mul i33 710, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1326" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:526  %sext_ln1118_31 = sext i24 %sub_ln703_33 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1327" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:527  %mul_ln1118_26 = mul i33 -200, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1328" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:532  %sext_ln1192_3 = sext i24 %sub_ln703_32 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="1329" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:533  %mul_ln1192_3 = mul i33 -569, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1330" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:538  %sext_ln1193_6 = sext i24 %sub_ln703_31 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_6"/></StgValue>
</operation>

<operation id="1331" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:539  %mul_ln1193_6 = mul i33 -851, %sext_ln1193_6

]]></Node>
<StgValue><ssdm name="mul_ln1193_6"/></StgValue>
</operation>

<operation id="1332" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:542  %sext_ln1193_7 = sext i24 %sub_ln703_30 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_7"/></StgValue>
</operation>

<operation id="1333" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:543  %mul_ln1193_7 = mul i33 -1004, %sext_ln1193_7

]]></Node>
<StgValue><ssdm name="mul_ln1193_7"/></StgValue>
</operation>

<operation id="1334" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:549  %sext_ln1118_32 = sext i25 %add_ln1192_28 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1335" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:550  %mul_ln1118_27 = mul i33 277, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1336" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:553  %sext_ln1118_24 = sext i24 %sub_ln703_35 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="1337" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:554  %sext_ln1118_33 = sext i24 %sub_ln703_35 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1338" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:555  %mul_ln1118_28 = mul i34 391, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1339" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:564  %mul_ln1118_29 = mul nsw i35 946, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1340" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:572  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_34, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1341" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:575  %add_ln700_24 = add i15 1, %p_Result_4

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="1342" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:576  %select_ln851_30 = select i1 %icmp_ln851_30, i15 %p_Result_4, i15 %add_ln700_24

]]></Node>
<StgValue><ssdm name="select_ln851_30"/></StgValue>
</operation>

<operation id="1343" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:577  %select_ln850_30 = select i1 %tmp_65, i15 %select_ln851_30, i15 %p_Result_4

]]></Node>
<StgValue><ssdm name="select_ln850_30"/></StgValue>
</operation>

<operation id="1344" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:613  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_36, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1345" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:616  %add_ln700_28 = add i15 1, %p_Result_15_3

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="1346" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:617  %select_ln851_35 = select i1 %icmp_ln851_35, i15 %p_Result_15_3, i15 %add_ln700_28

]]></Node>
<StgValue><ssdm name="select_ln851_35"/></StgValue>
</operation>

<operation id="1347" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:618  %select_ln850_35 = select i1 %tmp_70, i15 %select_ln851_35, i15 %p_Result_15_3

]]></Node>
<StgValue><ssdm name="select_ln850_35"/></StgValue>
</operation>

<operation id="1348" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:664  %add_ln703_39 = add i24 %mid_V_load_37, %mid_V_load_36

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="1349" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:666  %mid_V_load_38 = load i24* %mid_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_38"/></StgValue>
</operation>

<operation id="1350" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:668  %mid_V_load_39 = load i24* %mid_V_addr_47, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_39"/></StgValue>
</operation>

<operation id="1351" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:671  %sub_ln703_40 = sub i24 %mid_V_load_36, %mid_V_load_37

]]></Node>
<StgValue><ssdm name="sub_ln703_40"/></StgValue>
</operation>

<operation id="1352" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:812  %mid_V_addr_48 = getelementptr [64 x i24]* %mid_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="mid_V_addr_48"/></StgValue>
</operation>

<operation id="1353" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:813  %mid_V_load_40 = load i24* %mid_V_addr_48, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_40"/></StgValue>
</operation>

<operation id="1354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:814  %mid_V_addr_49 = getelementptr [64 x i24]* %mid_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="mid_V_addr_49"/></StgValue>
</operation>

<operation id="1355" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:815  %mid_V_load_41 = load i24* %mid_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_41"/></StgValue>
</operation>

<operation id="1356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1337  %trunc_ln281_18 = trunc i5 %quant_3_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_18"/></StgValue>
</operation>

<operation id="1357" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1340  %add_ln281_3 = add i4 -1, %trunc_ln281_18

]]></Node>
<StgValue><ssdm name="add_ln281_3"/></StgValue>
</operation>

<operation id="1358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1547  %fdc_data_addr_17 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fdc_data_addr_17"/></StgValue>
</operation>

<operation id="1359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1548  %sext_ln281_16 = sext i9 %add_ln281_66 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_16"/></StgValue>
</operation>

<operation id="1360" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1549  store i11 %sext_ln281_16, i11* %fdc_data_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1361" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1551  %trunc_ln281_63 = trunc i5 %quant_18_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_63"/></StgValue>
</operation>

<operation id="1362" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1554  %add_ln281_18 = add i4 -1, %trunc_ln281_63

]]></Node>
<StgValue><ssdm name="add_ln281_18"/></StgValue>
</operation>

<operation id="1363" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1665  %fdc_data_addr_25 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fdc_data_addr_25"/></StgValue>
</operation>

<operation id="1364" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1666  %sext_ln281_24 = sext i9 %add_ln281_74 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_24"/></StgValue>
</operation>

<operation id="1365" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1667  store i11 %sext_ln281_24, i11* %fdc_data_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1669  %trunc_ln281_96 = trunc i5 %quant_26_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_96"/></StgValue>
</operation>

<operation id="1367" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1672  %add_ln281_26 = add i4 -1, %trunc_ln281_96

]]></Node>
<StgValue><ssdm name="add_ln281_26"/></StgValue>
</operation>

<operation id="1368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1804  %trunc_ln281_142 = trunc i5 %quant_35_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_142"/></StgValue>
</operation>

<operation id="1369" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1807  %add_ln281_35 = add i4 -1, %trunc_ln281_142

]]></Node>
<StgValue><ssdm name="add_ln281_35"/></StgValue>
</operation>

<operation id="1370" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1895  %trunc_ln281_162 = trunc i5 %quant_42_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_162"/></StgValue>
</operation>

<operation id="1371" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1898  %add_ln281_42 = add i4 -1, %trunc_ln281_162

]]></Node>
<StgValue><ssdm name="add_ln281_42"/></StgValue>
</operation>

<operation id="1372" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2001  %trunc_ln281_186 = trunc i5 %quant_50_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_186"/></StgValue>
</operation>

<operation id="1373" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2004  %add_ln281_50 = add i4 -1, %trunc_ln281_186

]]></Node>
<StgValue><ssdm name="add_ln281_50"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1374" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:265  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_14, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1375" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:267  %icmp_ln851_12 = icmp eq i9 %trunc_ln851_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_12"/></StgValue>
</operation>

<operation id="1376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:268  %trunc_ln851_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_14, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_2"/></StgValue>
</operation>

<operation id="1377" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:269  %add_ln851_2 = add i16 1, %trunc_ln851_2

]]></Node>
<StgValue><ssdm name="add_ln851_2"/></StgValue>
</operation>

<operation id="1378" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:270  %select_ln851_12 = select i1 %icmp_ln851_12, i16 %trunc_ln851_2, i16 %add_ln851_2

]]></Node>
<StgValue><ssdm name="select_ln851_12"/></StgValue>
</operation>

<operation id="1379" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:271  %select_ln850_12 = select i1 %tmp_47, i16 %select_ln851_12, i16 %trunc_ln851_2

]]></Node>
<StgValue><ssdm name="select_ln850_12"/></StgValue>
</operation>

<operation id="1380" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:318  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_15, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1381" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:320  %icmp_ln851_19 = icmp eq i9 %trunc_ln851_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_19"/></StgValue>
</operation>

<operation id="1382" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:321  %trunc_ln851_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_15, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_3"/></StgValue>
</operation>

<operation id="1383" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:322  %add_ln851_3 = add i16 1, %trunc_ln851_3

]]></Node>
<StgValue><ssdm name="add_ln851_3"/></StgValue>
</operation>

<operation id="1384" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:323  %select_ln851_19 = select i1 %icmp_ln851_19, i16 %trunc_ln851_3, i16 %add_ln851_3

]]></Node>
<StgValue><ssdm name="select_ln851_19"/></StgValue>
</operation>

<operation id="1385" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:324  %select_ln850_19 = select i1 %tmp_54, i16 %select_ln851_19, i16 %trunc_ln851_3

]]></Node>
<StgValue><ssdm name="select_ln850_19"/></StgValue>
</operation>

<operation id="1386" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:420  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_23, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1387" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:423  %add_ln700_17 = add i16 1, %p_Result_3_2

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="1388" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:424  %select_ln851_21 = select i1 %icmp_ln851_21, i16 %p_Result_3_2, i16 %add_ln700_17

]]></Node>
<StgValue><ssdm name="select_ln851_21"/></StgValue>
</operation>

<operation id="1389" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:425  %select_ln850_21 = select i1 %tmp_56, i16 %select_ln851_21, i16 %p_Result_3_2

]]></Node>
<StgValue><ssdm name="select_ln850_21"/></StgValue>
</operation>

<operation id="1390" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:473  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_5, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1391" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:476  %add_ln700_23 = add i16 1, %p_Result_24_2

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="1392" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:477  %select_ln851_28 = select i1 %icmp_ln851_28, i16 %p_Result_24_2, i16 %add_ln700_23

]]></Node>
<StgValue><ssdm name="select_ln851_28"/></StgValue>
</operation>

<operation id="1393" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:478  %select_ln850_28 = select i1 %tmp_63, i16 %select_ln851_28, i16 %p_Result_24_2

]]></Node>
<StgValue><ssdm name="select_ln850_28"/></StgValue>
</operation>

<operation id="1394" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:516  %mul_ln1118_24 = mul i33 602, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1395" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:521  %mul_ln1118_25 = mul i33 710, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1396" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:527  %mul_ln1118_26 = mul i33 -200, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1397" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:533  %mul_ln1192_3 = mul i33 -569, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1398" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:539  %mul_ln1193_6 = mul i33 -851, %sext_ln1193_6

]]></Node>
<StgValue><ssdm name="mul_ln1193_6"/></StgValue>
</operation>

<operation id="1399" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:543  %mul_ln1193_7 = mul i33 -1004, %sext_ln1193_7

]]></Node>
<StgValue><ssdm name="mul_ln1193_7"/></StgValue>
</operation>

<operation id="1400" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:550  %mul_ln1118_27 = mul i33 277, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1401" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:555  %mul_ln1118_28 = mul i34 391, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1402" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:564  %mul_ln1118_29 = mul nsw i35 946, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1403" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:654  %add_ln703_37 = add i24 %mid_V_load_33, %mid_V_load_32

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="1404" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:669  %add_ln703_40 = add i24 %mid_V_load_39, %mid_V_load_38

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="1405" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:670  %sub_ln703_39 = sub i24 %mid_V_load_38, %mid_V_load_39

]]></Node>
<StgValue><ssdm name="sub_ln703_39"/></StgValue>
</operation>

<operation id="1406" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:673  %sub_ln703_42 = sub i24 %mid_V_load_32, %mid_V_load_33

]]></Node>
<StgValue><ssdm name="sub_ln703_42"/></StgValue>
</operation>

<operation id="1407" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:813  %mid_V_load_40 = load i24* %mid_V_addr_48, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_40"/></StgValue>
</operation>

<operation id="1408" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:815  %mid_V_load_41 = load i24* %mid_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_41"/></StgValue>
</operation>

<operation id="1409" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:817  %mid_V_addr_50 = getelementptr [64 x i24]* %mid_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="mid_V_addr_50"/></StgValue>
</operation>

<operation id="1410" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:818  %mid_V_load_42 = load i24* %mid_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_42"/></StgValue>
</operation>

<operation id="1411" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:819  %mid_V_addr_51 = getelementptr [64 x i24]* %mid_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="mid_V_addr_51"/></StgValue>
</operation>

<operation id="1412" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:820  %mid_V_load_43 = load i24* %mid_V_addr_51, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_43"/></StgValue>
</operation>

<operation id="1413" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1336  %trunc_ln281_17 = trunc i15 %select_ln850_30 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_17"/></StgValue>
</operation>

<operation id="1414" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1338  %zext_ln281_7 = zext i5 %quant_3_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_7"/></StgValue>
</operation>

<operation id="1415" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1339  %ashr_ln281_2 = ashr i15 %select_ln850_30, %zext_ln281_7

]]></Node>
<StgValue><ssdm name="ashr_ln281_2"/></StgValue>
</operation>

<operation id="1416" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="9" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1341  %zext_ln281_8 = zext i4 %add_ln281_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281_8"/></StgValue>
</operation>

<operation id="1417" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1342  %shl_ln281_2 = shl i9 1, %zext_ln281_8

]]></Node>
<StgValue><ssdm name="shl_ln281_2"/></StgValue>
</operation>

<operation id="1418" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1343  %and_ln281_2 = and i9 %shl_ln281_2, %trunc_ln281_17

]]></Node>
<StgValue><ssdm name="and_ln281_2"/></StgValue>
</operation>

<operation id="1419" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1344  %lshr_ln281_2 = lshr i9 %and_ln281_2, %zext_ln281_8

]]></Node>
<StgValue><ssdm name="lshr_ln281_2"/></StgValue>
</operation>

<operation id="1420" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1345  %trunc_ln281_19 = trunc i15 %ashr_ln281_2 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_19"/></StgValue>
</operation>

<operation id="1421" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1346  %add_ln281_45 = add i9 %trunc_ln281_19, %lshr_ln281_2

]]></Node>
<StgValue><ssdm name="add_ln281_45"/></StgValue>
</operation>

<operation id="1422" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="3" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1423  %trunc_ln281_38 = trunc i4 %quant_9_read_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln281_38"/></StgValue>
</operation>

<operation id="1423" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1426  %add_ln281_9 = add i3 -1, %trunc_ln281_38

]]></Node>
<StgValue><ssdm name="add_ln281_9"/></StgValue>
</operation>

<operation id="1424" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1550  %trunc_ln281_62 = trunc i15 %select_ln850_23 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_62"/></StgValue>
</operation>

<operation id="1425" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1552  %zext_ln281_43 = zext i5 %quant_18_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_43"/></StgValue>
</operation>

<operation id="1426" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1553  %ashr_ln281_17 = ashr i15 %select_ln850_23, %zext_ln281_43

]]></Node>
<StgValue><ssdm name="ashr_ln281_17"/></StgValue>
</operation>

<operation id="1427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="9" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1555  %zext_ln281_44 = zext i4 %add_ln281_18 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281_44"/></StgValue>
</operation>

<operation id="1428" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1556  %shl_ln281_17 = shl i9 1, %zext_ln281_44

]]></Node>
<StgValue><ssdm name="shl_ln281_17"/></StgValue>
</operation>

<operation id="1429" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1557  %and_ln281_17 = and i9 %shl_ln281_17, %trunc_ln281_62

]]></Node>
<StgValue><ssdm name="and_ln281_17"/></StgValue>
</operation>

<operation id="1430" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1558  %lshr_ln281_17 = lshr i9 %and_ln281_17, %zext_ln281_44

]]></Node>
<StgValue><ssdm name="lshr_ln281_17"/></StgValue>
</operation>

<operation id="1431" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1559  %trunc_ln281_64 = trunc i15 %ashr_ln281_17 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_64"/></StgValue>
</operation>

<operation id="1432" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1560  %add_ln281_67 = add i9 %trunc_ln281_64, %lshr_ln281_17

]]></Node>
<StgValue><ssdm name="add_ln281_67"/></StgValue>
</operation>

<operation id="1433" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1668  %trunc_ln281_95 = trunc i15 %select_ln850_24 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_95"/></StgValue>
</operation>

<operation id="1434" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1670  %zext_ln281_60 = zext i5 %quant_26_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_60"/></StgValue>
</operation>

<operation id="1435" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1671  %ashr_ln281_25 = ashr i15 %select_ln850_24, %zext_ln281_60

]]></Node>
<StgValue><ssdm name="ashr_ln281_25"/></StgValue>
</operation>

<operation id="1436" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1673  %zext_ln281_61 = zext i4 %add_ln281_26 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_61"/></StgValue>
</operation>

<operation id="1437" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1674  %shl_ln281_25 = shl i10 1, %zext_ln281_61

]]></Node>
<StgValue><ssdm name="shl_ln281_25"/></StgValue>
</operation>

<operation id="1438" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1675  %and_ln281_25 = and i10 %shl_ln281_25, %trunc_ln281_95

]]></Node>
<StgValue><ssdm name="and_ln281_25"/></StgValue>
</operation>

<operation id="1439" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1676  %lshr_ln281_25 = lshr i10 %and_ln281_25, %zext_ln281_61

]]></Node>
<StgValue><ssdm name="lshr_ln281_25"/></StgValue>
</operation>

<operation id="1440" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1677  %trunc_ln281_97 = trunc i15 %ashr_ln281_25 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_97"/></StgValue>
</operation>

<operation id="1441" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="9" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1678  %trunc_ln281_98 = trunc i10 %lshr_ln281_25 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_98"/></StgValue>
</operation>

<operation id="1442" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1679  %add_ln281_75 = add i9 %trunc_ln281_97, %trunc_ln281_98

]]></Node>
<StgValue><ssdm name="add_ln281_75"/></StgValue>
</operation>

<operation id="1443" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1803  %trunc_ln281_141 = trunc i15 %select_ln850_35 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_141"/></StgValue>
</operation>

<operation id="1444" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1805  %zext_ln281_78 = zext i5 %quant_35_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_78"/></StgValue>
</operation>

<operation id="1445" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1806  %ashr_ln281_34 = ashr i15 %select_ln850_35, %zext_ln281_78

]]></Node>
<StgValue><ssdm name="ashr_ln281_34"/></StgValue>
</operation>

<operation id="1446" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1808  %zext_ln281_79 = zext i4 %add_ln281_35 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_79"/></StgValue>
</operation>

<operation id="1447" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1809  %shl_ln281_34 = shl i10 1, %zext_ln281_79

]]></Node>
<StgValue><ssdm name="shl_ln281_34"/></StgValue>
</operation>

<operation id="1448" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1810  %and_ln281_34 = and i10 %shl_ln281_34, %trunc_ln281_141

]]></Node>
<StgValue><ssdm name="and_ln281_34"/></StgValue>
</operation>

<operation id="1449" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1811  %lshr_ln281_34 = lshr i10 %and_ln281_34, %zext_ln281_79

]]></Node>
<StgValue><ssdm name="lshr_ln281_34"/></StgValue>
</operation>

<operation id="1450" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1812  %trunc_ln281_143 = trunc i15 %ashr_ln281_34 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_143"/></StgValue>
</operation>

<operation id="1451" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1813  %trunc_ln281_144 = trunc i10 %lshr_ln281_34 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_144"/></StgValue>
</operation>

<operation id="1452" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1814  %add_ln281_84 = add i7 %trunc_ln281_143, %trunc_ln281_144

]]></Node>
<StgValue><ssdm name="add_ln281_84"/></StgValue>
</operation>

<operation id="1453" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1891  %fdc_data_addr_41 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="fdc_data_addr_41"/></StgValue>
</operation>

<operation id="1454" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1892  %sext_ln281_42 = sext i8 %add_ln281_90 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_42"/></StgValue>
</operation>

<operation id="1455" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1893  store i11 %sext_ln281_42, i11* %fdc_data_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1456" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1894  %trunc_ln281_161 = trunc i15 %select_ln850_26 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_161"/></StgValue>
</operation>

<operation id="1457" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1896  %zext_ln281_90 = zext i5 %quant_42_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_90"/></StgValue>
</operation>

<operation id="1458" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1897  %ashr_ln281_39 = ashr i15 %select_ln850_26, %zext_ln281_90

]]></Node>
<StgValue><ssdm name="ashr_ln281_39"/></StgValue>
</operation>

<operation id="1459" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1899  %zext_ln281_91 = zext i4 %add_ln281_42 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_91"/></StgValue>
</operation>

<operation id="1460" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1900  %shl_ln281_39 = shl i10 1, %zext_ln281_91

]]></Node>
<StgValue><ssdm name="shl_ln281_39"/></StgValue>
</operation>

<operation id="1461" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1901  %and_ln281_39 = and i10 %shl_ln281_39, %trunc_ln281_161

]]></Node>
<StgValue><ssdm name="and_ln281_39"/></StgValue>
</operation>

<operation id="1462" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1902  %lshr_ln281_39 = lshr i10 %and_ln281_39, %zext_ln281_91

]]></Node>
<StgValue><ssdm name="lshr_ln281_39"/></StgValue>
</operation>

<operation id="1463" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1903  %trunc_ln281_163 = trunc i15 %ashr_ln281_39 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_163"/></StgValue>
</operation>

<operation id="1464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1904  %trunc_ln281_164 = trunc i10 %lshr_ln281_39 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_164"/></StgValue>
</operation>

<operation id="1465" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1905  %add_ln281_91 = add i7 %trunc_ln281_163, %trunc_ln281_164

]]></Node>
<StgValue><ssdm name="add_ln281_91"/></StgValue>
</operation>

<operation id="1466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1997  %fdc_data_addr_49 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="fdc_data_addr_49"/></StgValue>
</operation>

<operation id="1467" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1998  %sext_ln281_52 = sext i7 %add_ln281_98 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_52"/></StgValue>
</operation>

<operation id="1468" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1999  store i11 %sext_ln281_52, i11* %fdc_data_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1469" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2000  %trunc_ln281_185 = trunc i15 %select_ln850_27 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_185"/></StgValue>
</operation>

<operation id="1470" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2002  %zext_ln281_104 = zext i5 %quant_50_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_104"/></StgValue>
</operation>

<operation id="1471" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2003  %ashr_ln281_45 = ashr i15 %select_ln850_27, %zext_ln281_104

]]></Node>
<StgValue><ssdm name="ashr_ln281_45"/></StgValue>
</operation>

<operation id="1472" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2005  %zext_ln281_105 = zext i4 %add_ln281_50 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_105"/></StgValue>
</operation>

<operation id="1473" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2006  %shl_ln281_45 = shl i10 1, %zext_ln281_105

]]></Node>
<StgValue><ssdm name="shl_ln281_45"/></StgValue>
</operation>

<operation id="1474" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2007  %and_ln281_45 = and i10 %shl_ln281_45, %trunc_ln281_185

]]></Node>
<StgValue><ssdm name="and_ln281_45"/></StgValue>
</operation>

<operation id="1475" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2008  %lshr_ln281_45 = lshr i10 %and_ln281_45, %zext_ln281_105

]]></Node>
<StgValue><ssdm name="lshr_ln281_45"/></StgValue>
</operation>

<operation id="1476" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2009  %trunc_ln281_187 = trunc i15 %ashr_ln281_45 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_187"/></StgValue>
</operation>

<operation id="1477" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2010  %trunc_ln281_188 = trunc i10 %lshr_ln281_45 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_188"/></StgValue>
</operation>

<operation id="1478" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2011  %add_ln281_99 = add i7 %trunc_ln281_187, %trunc_ln281_188

]]></Node>
<StgValue><ssdm name="add_ln281_99"/></StgValue>
</operation>

<operation id="1479" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2076  %trunc_ln281_196 = trunc i5 %quant_57_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_196"/></StgValue>
</operation>

<operation id="1480" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2079  %add_ln281_57 = add i4 -1, %trunc_ln281_196

]]></Node>
<StgValue><ssdm name="add_ln281_57"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1481" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="7" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:272  %trunc_ln281_3 = trunc i16 %select_ln850_12 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_3"/></StgValue>
</operation>

<operation id="1482" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:325  %trunc_ln281_4 = trunc i16 %select_ln850_19 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_4"/></StgValue>
</operation>

<operation id="1483" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:426  %sext_ln1118_26 = sext i16 %select_ln850_21 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="1484" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:427  %mul_ln1118_22 = mul i26 362, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1485" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:479  %sext_ln1118_27 = sext i16 %select_ln850_28 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="1486" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:480  %mul_ln1118_23 = mul i26 362, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1487" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:527  %mul_ln1118_26 = mul i33 -200, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1488" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:528  %tmp_10 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_24, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1489" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:529  %shl_ln728_9 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_10, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="1490" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:530  %add_ln1192_26 = add i33 %shl_ln728_9, %mul_ln1118_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1491" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:531  %trunc_ln708_15 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_26, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="1492" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:533  %mul_ln1192_3 = mul i33 -569, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1493" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:534  %tmp_11 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_25, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1494" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:535  %shl_ln728_s = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_11, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="1495" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:536  %add_ln1192_27 = add i33 %shl_ln728_s, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1496" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:537  %trunc_ln708_16 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_27, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="1497" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:539  %mul_ln1193_6 = mul i33 -851, %sext_ln1193_6

]]></Node>
<StgValue><ssdm name="mul_ln1193_6"/></StgValue>
</operation>

<operation id="1498" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:540  %add_ln1193_6 = add i33 %shl_ln728_s, %mul_ln1193_6

]]></Node>
<StgValue><ssdm name="add_ln1193_6"/></StgValue>
</operation>

<operation id="1499" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:541  %trunc_ln708_17 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_6, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="1500" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:543  %mul_ln1193_7 = mul i33 -1004, %sext_ln1193_7

]]></Node>
<StgValue><ssdm name="mul_ln1193_7"/></StgValue>
</operation>

<operation id="1501" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:544  %add_ln1193_7 = add i33 %shl_ln728_9, %mul_ln1193_7

]]></Node>
<StgValue><ssdm name="add_ln1193_7"/></StgValue>
</operation>

<operation id="1502" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:545  %trunc_ln708_18 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_7, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="1503" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:550  %mul_ln1118_27 = mul i33 277, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1504" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:555  %mul_ln1118_28 = mul i34 391, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1505" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:561  %trunc_ln1192_3 = trunc i34 %mul_ln1118_28 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192_3"/></StgValue>
</operation>

<operation id="1506" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:564  %mul_ln1118_29 = mul nsw i35 946, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1507" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:674  %sext_ln703_32 = sext i24 %sub_ln703_39 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="1508" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:675  %sext_ln703_33 = sext i24 %sub_ln703_42 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="1509" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:676  %add_ln1192_31 = add nsw i25 %sext_ln703_32, %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1510" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:679  %sext_ln703_34 = sext i24 %sub_ln703_40 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="1511" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:680  %sext_ln703_35 = sext i24 %sub_ln703_41 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="1512" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:681  %add_ln1192_32 = add nsw i25 %sext_ln703_34, %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1513" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:684  %add_ln703_41 = add i24 %add_ln703_40, %add_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="1514" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:685  %add_ln703_42 = add i24 %add_ln703_39, %add_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="1515" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:686  %sub_ln703_43 = sub i24 %add_ln703_38, %add_ln703_39

]]></Node>
<StgValue><ssdm name="sub_ln703_43"/></StgValue>
</operation>

<operation id="1516" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:687  %sub_ln703_44 = sub i24 %add_ln703_37, %add_ln703_40

]]></Node>
<StgValue><ssdm name="sub_ln703_44"/></StgValue>
</operation>

<operation id="1517" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:816  %add_ln703_46 = add i24 %mid_V_load_41, %mid_V_load_40

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="1518" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:818  %mid_V_load_42 = load i24* %mid_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_42"/></StgValue>
</operation>

<operation id="1519" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:820  %mid_V_load_43 = load i24* %mid_V_addr_51, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_43"/></StgValue>
</operation>

<operation id="1520" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:822  %mid_V_addr_52 = getelementptr [64 x i24]* %mid_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="mid_V_addr_52"/></StgValue>
</operation>

<operation id="1521" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:823  %mid_V_load_44 = load i24* %mid_V_addr_52, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_44"/></StgValue>
</operation>

<operation id="1522" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:824  %mid_V_addr_53 = getelementptr [64 x i24]* %mid_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="mid_V_addr_53"/></StgValue>
</operation>

<operation id="1523" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:825  %mid_V_load_45 = load i24* %mid_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_45"/></StgValue>
</operation>

<operation id="1524" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:835  %sub_ln703_51 = sub i24 %mid_V_load_40, %mid_V_load_41

]]></Node>
<StgValue><ssdm name="sub_ln703_51"/></StgValue>
</operation>

<operation id="1525" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1333  %fdc_data_addr_2 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fdc_data_addr_2"/></StgValue>
</operation>

<operation id="1526" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1334  %sext_ln281_3 = sext i10 %add_ln281_38 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_3"/></StgValue>
</operation>

<operation id="1527" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1335  store i11 %sext_ln281_3, i11* %fdc_data_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1528" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1424  %zext_ln281_20 = zext i4 %quant_9_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_20"/></StgValue>
</operation>

<operation id="1529" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1425  %ashr_ln281_8 = ashr i16 %select_ln850_12, %zext_ln281_20

]]></Node>
<StgValue><ssdm name="ashr_ln281_8"/></StgValue>
</operation>

<operation id="1530" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1427  %zext_ln281_21 = zext i3 %add_ln281_9 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_21"/></StgValue>
</operation>

<operation id="1531" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1428  %shl_ln281_8 = shl i7 1, %zext_ln281_21

]]></Node>
<StgValue><ssdm name="shl_ln281_8"/></StgValue>
</operation>

<operation id="1532" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1429  %and_ln281_8 = and i7 %shl_ln281_8, %trunc_ln281_3

]]></Node>
<StgValue><ssdm name="and_ln281_8"/></StgValue>
</operation>

<operation id="1533" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1430  %lshr_ln281_8 = lshr i7 %and_ln281_8, %zext_ln281_21

]]></Node>
<StgValue><ssdm name="lshr_ln281_8"/></StgValue>
</operation>

<operation id="1534" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="11" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1431  %trunc_ln281_39 = trunc i16 %ashr_ln281_8 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln281_39"/></StgValue>
</operation>

<operation id="1535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1432  %zext_ln281_22 = zext i7 %lshr_ln281_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln281_22"/></StgValue>
</operation>

<operation id="1536" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1433  %add_ln281_58 = add i11 %trunc_ln281_39, %zext_ln281_22

]]></Node>
<StgValue><ssdm name="add_ln281_58"/></StgValue>
</operation>

<operation id="1537" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1800  %fdc_data_addr_34 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="fdc_data_addr_34"/></StgValue>
</operation>

<operation id="1538" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1801  %sext_ln281_33 = sext i8 %add_ln281_83 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_33"/></StgValue>
</operation>

<operation id="1539" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1802  store i11 %sext_ln281_33, i11* %fdc_data_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1540" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2077  %zext_ln281_114 = zext i5 %quant_57_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_114"/></StgValue>
</operation>

<operation id="1541" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2078  %ashr_ln281_48 = ashr i16 %select_ln850_19, %zext_ln281_114

]]></Node>
<StgValue><ssdm name="ashr_ln281_48"/></StgValue>
</operation>

<operation id="1542" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2080  %zext_ln281_115 = zext i4 %add_ln281_57 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_115"/></StgValue>
</operation>

<operation id="1543" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2081  %shl_ln281_48 = shl i10 1, %zext_ln281_115

]]></Node>
<StgValue><ssdm name="shl_ln281_48"/></StgValue>
</operation>

<operation id="1544" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2082  %and_ln281_48 = and i10 %shl_ln281_48, %trunc_ln281_4

]]></Node>
<StgValue><ssdm name="and_ln281_48"/></StgValue>
</operation>

<operation id="1545" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2083  %lshr_ln281_48 = lshr i10 %and_ln281_48, %zext_ln281_115

]]></Node>
<StgValue><ssdm name="lshr_ln281_48"/></StgValue>
</operation>

<operation id="1546" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2084  %trunc_ln281_197 = trunc i16 %ashr_ln281_48 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_197"/></StgValue>
</operation>

<operation id="1547" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2085  %trunc_ln281_198 = trunc i10 %lshr_ln281_48 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_198"/></StgValue>
</operation>

<operation id="1548" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2086  %add_ln281_106 = add i8 %trunc_ln281_197, %trunc_ln281_198

]]></Node>
<StgValue><ssdm name="add_ln281_106"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1549" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:427  %mul_ln1118_22 = mul i26 362, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1550" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:480  %mul_ln1118_23 = mul i26 362, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1551" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:556  %sext_ln1118_35 = sext i34 %mul_ln1118_28 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="1552" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:557  %tmp_12 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_27, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1553" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:558  %shl_ln728_10 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_12, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="1554" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:559  %sext_ln728_3 = sext i33 %shl_ln728_10 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="1555" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:560  %zext_ln703_6 = zext i35 %sext_ln1118_35 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="1556" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:562  %add_ln1192_29 = add nsw i36 %sext_ln728_3, %zext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1557" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:565  %zext_ln703_7 = zext i35 %mul_ln1118_29 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="1558" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:566  %sub_ln1193_6 = sub nsw i36 %sext_ln728_3, %zext_ln703_7

]]></Node>
<StgValue><ssdm name="sub_ln1193_6"/></StgValue>
</operation>

<operation id="1559" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:567  %add_ln703_35 = add i24 %trunc_ln708_15, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="1560" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:568  %sub_ln703_37 = sub i24 %trunc_ln708_18, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="sub_ln703_37"/></StgValue>
</operation>

<operation id="1561" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:569  %sub_ln703_38 = sub i24 %trunc_ln708_15, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="sub_ln703_38"/></StgValue>
</operation>

<operation id="1562" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:570  %add_ln703_36 = add i24 %trunc_ln708_18, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="1563" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:598  %p_Result_9_3 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_29, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9_3"/></StgValue>
</operation>

<operation id="1564" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:600  %p_Result_11_3 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_29, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11_3"/></StgValue>
</operation>

<operation id="1565" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:601  %icmp_ln851_33 = icmp eq i9 %p_Result_11_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_33"/></StgValue>
</operation>

<operation id="1566" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:605  %p_Result_12_3 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_37, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_12_3"/></StgValue>
</operation>

<operation id="1567" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:607  %trunc_ln851_41 = trunc i24 %sub_ln703_37 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_41"/></StgValue>
</operation>

<operation id="1568" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:608  %icmp_ln851_34 = icmp eq i9 %trunc_ln851_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_34"/></StgValue>
</operation>

<operation id="1569" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:619  %p_Result_18_3 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_38, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_18_3"/></StgValue>
</operation>

<operation id="1570" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:621  %trunc_ln851_43 = trunc i24 %sub_ln703_38 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_43"/></StgValue>
</operation>

<operation id="1571" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:622  %icmp_ln851_36 = icmp eq i9 %trunc_ln851_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_36"/></StgValue>
</operation>

<operation id="1572" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:626  %p_Result_21_3 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_6, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_21_3"/></StgValue>
</operation>

<operation id="1573" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:628  %p_Result_23_3 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_6, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23_3"/></StgValue>
</operation>

<operation id="1574" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:629  %icmp_ln851_37 = icmp eq i9 %p_Result_23_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_37"/></StgValue>
</operation>

<operation id="1575" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:677  %sext_ln1118_38 = sext i25 %add_ln1192_31 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="1576" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:678  %mul_ln1118_32 = mul i33 602, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1577" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:682  %sext_ln1118_40 = sext i25 %add_ln1192_32 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1578" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:683  %mul_ln1118_33 = mul i33 710, %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1579" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:708  %sext_ln703_36 = sext i24 %sub_ln703_43 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="1580" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:709  %sext_ln703_37 = sext i24 %sub_ln703_44 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="1581" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:710  %add_ln1192_35 = add nsw i25 %sext_ln703_37, %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1582" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:713  %add_ln703_43 = add i24 %add_ln703_41, %add_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="1583" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:714  %sub_ln703_45 = sub i24 %add_ln703_41, %add_ln703_42

]]></Node>
<StgValue><ssdm name="sub_ln703_45"/></StgValue>
</operation>

<operation id="1584" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:733  %p_Result_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_43, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="1585" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:735  %trunc_ln851_46 = trunc i24 %add_ln703_43 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_46"/></StgValue>
</operation>

<operation id="1586" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:736  %icmp_ln851_40 = icmp eq i9 %trunc_ln851_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_40"/></StgValue>
</operation>

<operation id="1587" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:774  %p_Result_15_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_45, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15_4"/></StgValue>
</operation>

<operation id="1588" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:776  %trunc_ln851_50 = trunc i24 %sub_ln703_45 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_50"/></StgValue>
</operation>

<operation id="1589" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:777  %icmp_ln851_45 = icmp eq i9 %trunc_ln851_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_45"/></StgValue>
</operation>

<operation id="1590" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:823  %mid_V_load_44 = load i24* %mid_V_addr_52, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_44"/></StgValue>
</operation>

<operation id="1591" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:825  %mid_V_load_45 = load i24* %mid_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_45"/></StgValue>
</operation>

<operation id="1592" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:827  %mid_V_addr_54 = getelementptr [64 x i24]* %mid_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="mid_V_addr_54"/></StgValue>
</operation>

<operation id="1593" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:828  %mid_V_load_46 = load i24* %mid_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_46"/></StgValue>
</operation>

<operation id="1594" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:829  %mid_V_addr_55 = getelementptr [64 x i24]* %mid_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="mid_V_addr_55"/></StgValue>
</operation>

<operation id="1595" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:830  %mid_V_load_47 = load i24* %mid_V_addr_55, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_47"/></StgValue>
</operation>

<operation id="1596" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1434  %fdc_data_addr_9 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fdc_data_addr_9"/></StgValue>
</operation>

<operation id="1597" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1435  store i11 %add_ln281_58, i11* %fdc_data_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1598" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2087  %fdc_data_addr_57 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="fdc_data_addr_57"/></StgValue>
</operation>

<operation id="1599" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2088  %sext_ln281_64 = sext i8 %add_ln281_106 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_64"/></StgValue>
</operation>

<operation id="1600" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2089  store i11 %sext_ln281_64, i11* %fdc_data_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1601" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:427  %mul_ln1118_22 = mul i26 362, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1602" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:429  %trunc_ln851_32 = trunc i26 %mul_ln1118_22 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_32"/></StgValue>
</operation>

<operation id="1603" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:480  %mul_ln1118_23 = mul i26 362, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1604" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:482  %trunc_ln851_37 = trunc i26 %mul_ln1118_23 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_37"/></StgValue>
</operation>

<operation id="1605" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:563  %add_ln708_3 = add i33 %trunc_ln1192_3, %shl_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln708_3"/></StgValue>
</operation>

<operation id="1606" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:578  %sext_ln703_30 = sext i24 %add_ln703_36 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="1607" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:579  %sext_ln703_31 = sext i24 %add_ln703_35 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="1608" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:580  %add_ln1192_30 = add nsw i25 %sext_ln703_31, %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1609" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:581  %p_Result_3_3 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_30, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>

<operation id="1610" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:583  %trunc_ln851_39 = trunc i25 %add_ln1192_30 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_39"/></StgValue>
</operation>

<operation id="1611" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:584  %icmp_ln851_31 = icmp eq i9 %trunc_ln851_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_31"/></StgValue>
</operation>

<operation id="1612" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:599  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1613" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:602  %add_ln700_26 = add i15 1, %p_Result_9_3

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="1614" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:603  %select_ln851_33 = select i1 %icmp_ln851_33, i15 %p_Result_9_3, i15 %add_ln700_26

]]></Node>
<StgValue><ssdm name="select_ln851_33"/></StgValue>
</operation>

<operation id="1615" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:604  %select_ln850_33 = select i1 %tmp_68, i15 %select_ln851_33, i15 %p_Result_9_3

]]></Node>
<StgValue><ssdm name="select_ln850_33"/></StgValue>
</operation>

<operation id="1616" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:606  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_37, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1617" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:609  %add_ln700_27 = add i15 1, %p_Result_12_3

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="1618" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:610  %select_ln851_34 = select i1 %icmp_ln851_34, i15 %p_Result_12_3, i15 %add_ln700_27

]]></Node>
<StgValue><ssdm name="select_ln851_34"/></StgValue>
</operation>

<operation id="1619" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:611  %select_ln850_34 = select i1 %tmp_69, i15 %select_ln851_34, i15 %p_Result_12_3

]]></Node>
<StgValue><ssdm name="select_ln850_34"/></StgValue>
</operation>

<operation id="1620" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:620  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_38, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1621" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:623  %add_ln700_29 = add i15 1, %p_Result_18_3

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="1622" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:624  %select_ln851_36 = select i1 %icmp_ln851_36, i15 %p_Result_18_3, i15 %add_ln700_29

]]></Node>
<StgValue><ssdm name="select_ln851_36"/></StgValue>
</operation>

<operation id="1623" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:625  %select_ln850_36 = select i1 %tmp_71, i15 %select_ln851_36, i15 %p_Result_18_3

]]></Node>
<StgValue><ssdm name="select_ln850_36"/></StgValue>
</operation>

<operation id="1624" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:627  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1625" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:630  %add_ln700_30 = add i15 1, %p_Result_21_3

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="1626" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:631  %select_ln851_37 = select i1 %icmp_ln851_37, i15 %p_Result_21_3, i15 %add_ln700_30

]]></Node>
<StgValue><ssdm name="select_ln851_37"/></StgValue>
</operation>

<operation id="1627" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:632  %select_ln850_37 = select i1 %tmp_72, i15 %select_ln851_37, i15 %p_Result_21_3

]]></Node>
<StgValue><ssdm name="select_ln850_37"/></StgValue>
</operation>

<operation id="1628" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:633  %sub_ln1193_7 = sub i25 %sext_ln703_30, %sext_ln703_31

]]></Node>
<StgValue><ssdm name="sub_ln1193_7"/></StgValue>
</operation>

<operation id="1629" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:634  %p_Result_24_3 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_7, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_24_3"/></StgValue>
</operation>

<operation id="1630" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:636  %trunc_ln851_44 = trunc i25 %sub_ln1193_7 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_44"/></StgValue>
</operation>

<operation id="1631" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:637  %icmp_ln851_38 = icmp eq i9 %trunc_ln851_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_38"/></StgValue>
</operation>

<operation id="1632" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:678  %mul_ln1118_32 = mul i33 602, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1633" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:683  %mul_ln1118_33 = mul i33 710, %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1634" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:688  %sext_ln1118_41 = sext i24 %sub_ln703_42 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="1635" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:689  %mul_ln1118_34 = mul i33 -200, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1636" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:694  %sext_ln1192_4 = sext i24 %sub_ln703_41 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="1637" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:695  %mul_ln1192_4 = mul i33 -569, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="1638" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:700  %sext_ln1193_8 = sext i24 %sub_ln703_40 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_8"/></StgValue>
</operation>

<operation id="1639" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:701  %mul_ln1193_8 = mul i33 -851, %sext_ln1193_8

]]></Node>
<StgValue><ssdm name="mul_ln1193_8"/></StgValue>
</operation>

<operation id="1640" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:704  %sext_ln1193_9 = sext i24 %sub_ln703_39 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_9"/></StgValue>
</operation>

<operation id="1641" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:705  %mul_ln1193_9 = mul i33 -1004, %sext_ln1193_9

]]></Node>
<StgValue><ssdm name="mul_ln1193_9"/></StgValue>
</operation>

<operation id="1642" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:711  %sext_ln1118_42 = sext i25 %add_ln1192_35 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="1643" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:712  %mul_ln1118_35 = mul i33 277, %sext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1644" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:715  %sext_ln1118_29 = sext i24 %sub_ln703_44 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1645" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:716  %sext_ln1118_43 = sext i24 %sub_ln703_44 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1646" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:717  %mul_ln1118_36 = mul i34 391, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1647" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:726  %mul_ln1118_37 = mul nsw i35 946, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1648" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:734  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_43, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1649" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:737  %add_ln700_32 = add i15 1, %p_Result_7

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="1650" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:738  %select_ln851_40 = select i1 %icmp_ln851_40, i15 %p_Result_7, i15 %add_ln700_32

]]></Node>
<StgValue><ssdm name="select_ln851_40"/></StgValue>
</operation>

<operation id="1651" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:739  %select_ln850_40 = select i1 %tmp_75, i15 %select_ln851_40, i15 %p_Result_7

]]></Node>
<StgValue><ssdm name="select_ln850_40"/></StgValue>
</operation>

<operation id="1652" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:775  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_45, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1653" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:778  %add_ln700_36 = add i15 1, %p_Result_15_4

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="1654" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:779  %select_ln851_45 = select i1 %icmp_ln851_45, i15 %p_Result_15_4, i15 %add_ln700_36

]]></Node>
<StgValue><ssdm name="select_ln851_45"/></StgValue>
</operation>

<operation id="1655" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:780  %select_ln850_45 = select i1 %tmp_80, i15 %select_ln851_45, i15 %p_Result_15_4

]]></Node>
<StgValue><ssdm name="select_ln850_45"/></StgValue>
</operation>

<operation id="1656" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:828  %mid_V_load_46 = load i24* %mid_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_46"/></StgValue>
</operation>

<operation id="1657" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:830  %mid_V_load_47 = load i24* %mid_V_addr_55, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_47"/></StgValue>
</operation>

<operation id="1658" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:974  %mid_V_addr_56 = getelementptr [64 x i24]* %mid_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="mid_V_addr_56"/></StgValue>
</operation>

<operation id="1659" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:975  %mid_V_load_48 = load i24* %mid_V_addr_56, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_48"/></StgValue>
</operation>

<operation id="1660" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:976  %mid_V_addr_57 = getelementptr [64 x i24]* %mid_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="mid_V_addr_57"/></StgValue>
</operation>

<operation id="1661" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:977  %mid_V_load_49 = load i24* %mid_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_49"/></StgValue>
</operation>

<operation id="1662" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1351  %trunc_ln281_21 = trunc i5 %quant_4_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_21"/></StgValue>
</operation>

<operation id="1663" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1354  %add_ln281_4 = add i4 -1, %trunc_ln281_21

]]></Node>
<StgValue><ssdm name="add_ln281_4"/></StgValue>
</operation>

<operation id="1664" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1561  %fdc_data_addr_18 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fdc_data_addr_18"/></StgValue>
</operation>

<operation id="1665" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1562  %sext_ln281_17 = sext i9 %add_ln281_67 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_17"/></StgValue>
</operation>

<operation id="1666" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1563  store i11 %sext_ln281_17, i11* %fdc_data_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1667" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1565  %trunc_ln281_66 = trunc i5 %quant_19_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_66"/></StgValue>
</operation>

<operation id="1668" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1568  %add_ln281_19 = add i4 -1, %trunc_ln281_66

]]></Node>
<StgValue><ssdm name="add_ln281_19"/></StgValue>
</operation>

<operation id="1669" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1680  %fdc_data_addr_26 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="fdc_data_addr_26"/></StgValue>
</operation>

<operation id="1670" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1681  %sext_ln281_25 = sext i9 %add_ln281_75 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_25"/></StgValue>
</operation>

<operation id="1671" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1682  store i11 %sext_ln281_25, i11* %fdc_data_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1672" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1684  %trunc_ln281_104 = trunc i5 %quant_27_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_104"/></StgValue>
</operation>

<operation id="1673" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1687  %add_ln281_27 = add i4 -1, %trunc_ln281_104

]]></Node>
<StgValue><ssdm name="add_ln281_27"/></StgValue>
</operation>

<operation id="1674" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1819  %trunc_ln281_146 = trunc i5 %quant_36_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_146"/></StgValue>
</operation>

<operation id="1675" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1822  %add_ln281_36 = add i4 -1, %trunc_ln281_146

]]></Node>
<StgValue><ssdm name="add_ln281_36"/></StgValue>
</operation>

<operation id="1676" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1910  %trunc_ln281_166 = trunc i5 %quant_43_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_166"/></StgValue>
</operation>

<operation id="1677" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1913  %add_ln281_43 = add i4 -1, %trunc_ln281_166

]]></Node>
<StgValue><ssdm name="add_ln281_43"/></StgValue>
</operation>

<operation id="1678" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2016  %trunc_ln281_190 = trunc i5 %quant_51_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_190"/></StgValue>
</operation>

<operation id="1679" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2019  %add_ln281_51 = add i4 -1, %trunc_ln281_190

]]></Node>
<StgValue><ssdm name="add_ln281_51"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1680" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:428  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_22, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1681" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:430  %icmp_ln851_22 = icmp eq i9 %trunc_ln851_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_22"/></StgValue>
</operation>

<operation id="1682" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:431  %trunc_ln851_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_22, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_4"/></StgValue>
</operation>

<operation id="1683" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:432  %add_ln851_4 = add i16 1, %trunc_ln851_4

]]></Node>
<StgValue><ssdm name="add_ln851_4"/></StgValue>
</operation>

<operation id="1684" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:433  %select_ln851_22 = select i1 %icmp_ln851_22, i16 %trunc_ln851_4, i16 %add_ln851_4

]]></Node>
<StgValue><ssdm name="select_ln851_22"/></StgValue>
</operation>

<operation id="1685" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:434  %select_ln850_22 = select i1 %tmp_57, i16 %select_ln851_22, i16 %trunc_ln851_4

]]></Node>
<StgValue><ssdm name="select_ln850_22"/></StgValue>
</operation>

<operation id="1686" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:481  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_23, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1687" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:483  %icmp_ln851_29 = icmp eq i9 %trunc_ln851_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_29"/></StgValue>
</operation>

<operation id="1688" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:484  %trunc_ln851_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_23, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_5"/></StgValue>
</operation>

<operation id="1689" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:485  %add_ln851_5 = add i16 1, %trunc_ln851_5

]]></Node>
<StgValue><ssdm name="add_ln851_5"/></StgValue>
</operation>

<operation id="1690" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:486  %select_ln851_29 = select i1 %icmp_ln851_29, i16 %trunc_ln851_5, i16 %add_ln851_5

]]></Node>
<StgValue><ssdm name="select_ln851_29"/></StgValue>
</operation>

<operation id="1691" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:487  %select_ln850_29 = select i1 %tmp_64, i16 %select_ln851_29, i16 %trunc_ln851_5

]]></Node>
<StgValue><ssdm name="select_ln850_29"/></StgValue>
</operation>

<operation id="1692" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:582  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_30, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1693" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:585  %add_ln700_25 = add i16 1, %p_Result_3_3

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="1694" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:586  %select_ln851_31 = select i1 %icmp_ln851_31, i16 %p_Result_3_3, i16 %add_ln700_25

]]></Node>
<StgValue><ssdm name="select_ln851_31"/></StgValue>
</operation>

<operation id="1695" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:587  %select_ln850_31 = select i1 %tmp_66, i16 %select_ln851_31, i16 %p_Result_3_3

]]></Node>
<StgValue><ssdm name="select_ln850_31"/></StgValue>
</operation>

<operation id="1696" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:635  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_7, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1697" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:638  %add_ln700_31 = add i16 1, %p_Result_24_3

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="1698" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:639  %select_ln851_38 = select i1 %icmp_ln851_38, i16 %p_Result_24_3, i16 %add_ln700_31

]]></Node>
<StgValue><ssdm name="select_ln851_38"/></StgValue>
</operation>

<operation id="1699" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:640  %select_ln850_38 = select i1 %tmp_73, i16 %select_ln851_38, i16 %p_Result_24_3

]]></Node>
<StgValue><ssdm name="select_ln850_38"/></StgValue>
</operation>

<operation id="1700" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:678  %mul_ln1118_32 = mul i33 602, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1701" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:683  %mul_ln1118_33 = mul i33 710, %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1702" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:689  %mul_ln1118_34 = mul i33 -200, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1703" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:695  %mul_ln1192_4 = mul i33 -569, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="1704" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:701  %mul_ln1193_8 = mul i33 -851, %sext_ln1193_8

]]></Node>
<StgValue><ssdm name="mul_ln1193_8"/></StgValue>
</operation>

<operation id="1705" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:705  %mul_ln1193_9 = mul i33 -1004, %sext_ln1193_9

]]></Node>
<StgValue><ssdm name="mul_ln1193_9"/></StgValue>
</operation>

<operation id="1706" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:712  %mul_ln1118_35 = mul i33 277, %sext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1707" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:717  %mul_ln1118_36 = mul i34 391, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1708" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:726  %mul_ln1118_37 = mul nsw i35 946, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1709" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:821  %add_ln703_47 = add i24 %mid_V_load_43, %mid_V_load_42

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="1710" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:826  %add_ln703_48 = add i24 %mid_V_load_45, %mid_V_load_44

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="1711" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:831  %add_ln703_49 = add i24 %mid_V_load_47, %mid_V_load_46

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="1712" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:832  %sub_ln703_48 = sub i24 %mid_V_load_46, %mid_V_load_47

]]></Node>
<StgValue><ssdm name="sub_ln703_48"/></StgValue>
</operation>

<operation id="1713" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:833  %sub_ln703_49 = sub i24 %mid_V_load_44, %mid_V_load_45

]]></Node>
<StgValue><ssdm name="sub_ln703_49"/></StgValue>
</operation>

<operation id="1714" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:834  %sub_ln703_50 = sub i24 %mid_V_load_42, %mid_V_load_43

]]></Node>
<StgValue><ssdm name="sub_ln703_50"/></StgValue>
</operation>

<operation id="1715" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:975  %mid_V_load_48 = load i24* %mid_V_addr_56, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_48"/></StgValue>
</operation>

<operation id="1716" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:977  %mid_V_load_49 = load i24* %mid_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_49"/></StgValue>
</operation>

<operation id="1717" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:979  %mid_V_addr_58 = getelementptr [64 x i24]* %mid_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="mid_V_addr_58"/></StgValue>
</operation>

<operation id="1718" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:980  %mid_V_load_50 = load i24* %mid_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_50"/></StgValue>
</operation>

<operation id="1719" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:981  %mid_V_addr_59 = getelementptr [64 x i24]* %mid_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="mid_V_addr_59"/></StgValue>
</operation>

<operation id="1720" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:982  %mid_V_load_51 = load i24* %mid_V_addr_59, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_51"/></StgValue>
</operation>

<operation id="1721" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1350  %trunc_ln281_20 = trunc i15 %select_ln850_40 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_20"/></StgValue>
</operation>

<operation id="1722" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1352  %zext_ln281_9 = zext i5 %quant_4_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_9"/></StgValue>
</operation>

<operation id="1723" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1353  %ashr_ln281_3 = ashr i15 %select_ln850_40, %zext_ln281_9

]]></Node>
<StgValue><ssdm name="ashr_ln281_3"/></StgValue>
</operation>

<operation id="1724" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1355  %zext_ln281_10 = zext i4 %add_ln281_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_10"/></StgValue>
</operation>

<operation id="1725" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1356  %shl_ln281_3 = shl i10 1, %zext_ln281_10

]]></Node>
<StgValue><ssdm name="shl_ln281_3"/></StgValue>
</operation>

<operation id="1726" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1357  %and_ln281_3 = and i10 %shl_ln281_3, %trunc_ln281_20

]]></Node>
<StgValue><ssdm name="and_ln281_3"/></StgValue>
</operation>

<operation id="1727" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1358  %lshr_ln281_3 = lshr i10 %and_ln281_3, %zext_ln281_10

]]></Node>
<StgValue><ssdm name="lshr_ln281_3"/></StgValue>
</operation>

<operation id="1728" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1359  %trunc_ln281_22 = trunc i15 %ashr_ln281_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_22"/></StgValue>
</operation>

<operation id="1729" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1360  %trunc_ln281_23 = trunc i10 %lshr_ln281_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_23"/></StgValue>
</operation>

<operation id="1730" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1361  %add_ln281_46 = add i8 %trunc_ln281_22, %trunc_ln281_23

]]></Node>
<StgValue><ssdm name="add_ln281_46"/></StgValue>
</operation>

<operation id="1731" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1436  %trunc_ln281_40 = trunc i5 %quant_10_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_40"/></StgValue>
</operation>

<operation id="1732" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1439  %add_ln281_10 = add i4 -1, %trunc_ln281_40

]]></Node>
<StgValue><ssdm name="add_ln281_10"/></StgValue>
</operation>

<operation id="1733" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1564  %trunc_ln281_65 = trunc i15 %select_ln850_33 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_65"/></StgValue>
</operation>

<operation id="1734" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1566  %zext_ln281_45 = zext i5 %quant_19_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_45"/></StgValue>
</operation>

<operation id="1735" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1567  %ashr_ln281_18 = ashr i15 %select_ln850_33, %zext_ln281_45

]]></Node>
<StgValue><ssdm name="ashr_ln281_18"/></StgValue>
</operation>

<operation id="1736" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1569  %zext_ln281_46 = zext i4 %add_ln281_19 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_46"/></StgValue>
</operation>

<operation id="1737" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1570  %shl_ln281_18 = shl i10 1, %zext_ln281_46

]]></Node>
<StgValue><ssdm name="shl_ln281_18"/></StgValue>
</operation>

<operation id="1738" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1571  %and_ln281_18 = and i10 %shl_ln281_18, %trunc_ln281_65

]]></Node>
<StgValue><ssdm name="and_ln281_18"/></StgValue>
</operation>

<operation id="1739" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1572  %lshr_ln281_18 = lshr i10 %and_ln281_18, %zext_ln281_46

]]></Node>
<StgValue><ssdm name="lshr_ln281_18"/></StgValue>
</operation>

<operation id="1740" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1573  %trunc_ln281_67 = trunc i15 %ashr_ln281_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_67"/></StgValue>
</operation>

<operation id="1741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1574  %trunc_ln281_68 = trunc i10 %lshr_ln281_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_68"/></StgValue>
</operation>

<operation id="1742" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1575  %add_ln281_68 = add i8 %trunc_ln281_67, %trunc_ln281_68

]]></Node>
<StgValue><ssdm name="add_ln281_68"/></StgValue>
</operation>

<operation id="1743" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1683  %trunc_ln281_103 = trunc i15 %select_ln850_34 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_103"/></StgValue>
</operation>

<operation id="1744" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1685  %zext_ln281_62 = zext i5 %quant_27_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_62"/></StgValue>
</operation>

<operation id="1745" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1686  %ashr_ln281_26 = ashr i15 %select_ln850_34, %zext_ln281_62

]]></Node>
<StgValue><ssdm name="ashr_ln281_26"/></StgValue>
</operation>

<operation id="1746" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1688  %zext_ln281_63 = zext i4 %add_ln281_27 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_63"/></StgValue>
</operation>

<operation id="1747" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1689  %shl_ln281_26 = shl i10 1, %zext_ln281_63

]]></Node>
<StgValue><ssdm name="shl_ln281_26"/></StgValue>
</operation>

<operation id="1748" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1690  %and_ln281_26 = and i10 %shl_ln281_26, %trunc_ln281_103

]]></Node>
<StgValue><ssdm name="and_ln281_26"/></StgValue>
</operation>

<operation id="1749" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1691  %lshr_ln281_26 = lshr i10 %and_ln281_26, %zext_ln281_63

]]></Node>
<StgValue><ssdm name="lshr_ln281_26"/></StgValue>
</operation>

<operation id="1750" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1692  %trunc_ln281_105 = trunc i15 %ashr_ln281_26 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_105"/></StgValue>
</operation>

<operation id="1751" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1693  %trunc_ln281_106 = trunc i10 %lshr_ln281_26 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_106"/></StgValue>
</operation>

<operation id="1752" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1694  %add_ln281_76 = add i8 %trunc_ln281_105, %trunc_ln281_106

]]></Node>
<StgValue><ssdm name="add_ln281_76"/></StgValue>
</operation>

<operation id="1753" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1818  %trunc_ln281_145 = trunc i15 %select_ln850_45 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_145"/></StgValue>
</operation>

<operation id="1754" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1820  %zext_ln281_80 = zext i5 %quant_36_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_80"/></StgValue>
</operation>

<operation id="1755" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1821  %ashr_ln281_35 = ashr i15 %select_ln850_45, %zext_ln281_80

]]></Node>
<StgValue><ssdm name="ashr_ln281_35"/></StgValue>
</operation>

<operation id="1756" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1823  %zext_ln281_81 = zext i4 %add_ln281_36 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_81"/></StgValue>
</operation>

<operation id="1757" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1824  %shl_ln281_35 = shl i10 1, %zext_ln281_81

]]></Node>
<StgValue><ssdm name="shl_ln281_35"/></StgValue>
</operation>

<operation id="1758" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1825  %and_ln281_35 = and i10 %shl_ln281_35, %trunc_ln281_145

]]></Node>
<StgValue><ssdm name="and_ln281_35"/></StgValue>
</operation>

<operation id="1759" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1826  %lshr_ln281_35 = lshr i10 %and_ln281_35, %zext_ln281_81

]]></Node>
<StgValue><ssdm name="lshr_ln281_35"/></StgValue>
</operation>

<operation id="1760" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1827  %trunc_ln281_147 = trunc i15 %ashr_ln281_35 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_147"/></StgValue>
</operation>

<operation id="1761" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1828  %trunc_ln281_148 = trunc i10 %lshr_ln281_35 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_148"/></StgValue>
</operation>

<operation id="1762" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1829  %add_ln281_85 = add i7 %trunc_ln281_147, %trunc_ln281_148

]]></Node>
<StgValue><ssdm name="add_ln281_85"/></StgValue>
</operation>

<operation id="1763" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1906  %fdc_data_addr_42 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="fdc_data_addr_42"/></StgValue>
</operation>

<operation id="1764" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1907  %sext_ln281_43 = sext i7 %add_ln281_91 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_43"/></StgValue>
</operation>

<operation id="1765" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1908  store i11 %sext_ln281_43, i11* %fdc_data_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1766" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1909  %trunc_ln281_165 = trunc i15 %select_ln850_36 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_165"/></StgValue>
</operation>

<operation id="1767" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1911  %zext_ln281_92 = zext i5 %quant_43_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_92"/></StgValue>
</operation>

<operation id="1768" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1912  %ashr_ln281_40 = ashr i15 %select_ln850_36, %zext_ln281_92

]]></Node>
<StgValue><ssdm name="ashr_ln281_40"/></StgValue>
</operation>

<operation id="1769" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1914  %zext_ln281_93 = zext i4 %add_ln281_43 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_93"/></StgValue>
</operation>

<operation id="1770" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1915  %shl_ln281_40 = shl i10 1, %zext_ln281_93

]]></Node>
<StgValue><ssdm name="shl_ln281_40"/></StgValue>
</operation>

<operation id="1771" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1916  %and_ln281_40 = and i10 %shl_ln281_40, %trunc_ln281_165

]]></Node>
<StgValue><ssdm name="and_ln281_40"/></StgValue>
</operation>

<operation id="1772" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1917  %lshr_ln281_40 = lshr i10 %and_ln281_40, %zext_ln281_93

]]></Node>
<StgValue><ssdm name="lshr_ln281_40"/></StgValue>
</operation>

<operation id="1773" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1918  %trunc_ln281_167 = trunc i15 %ashr_ln281_40 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_167"/></StgValue>
</operation>

<operation id="1774" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1919  %trunc_ln281_168 = trunc i10 %lshr_ln281_40 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_168"/></StgValue>
</operation>

<operation id="1775" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1920  %add_ln281_92 = add i7 %trunc_ln281_167, %trunc_ln281_168

]]></Node>
<StgValue><ssdm name="add_ln281_92"/></StgValue>
</operation>

<operation id="1776" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2012  %fdc_data_addr_50 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="fdc_data_addr_50"/></StgValue>
</operation>

<operation id="1777" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2013  %sext_ln281_53 = sext i7 %add_ln281_99 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_53"/></StgValue>
</operation>

<operation id="1778" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2014  store i11 %sext_ln281_53, i11* %fdc_data_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1779" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2015  %trunc_ln281_189 = trunc i15 %select_ln850_37 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_189"/></StgValue>
</operation>

<operation id="1780" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2017  %zext_ln281_106 = zext i5 %quant_51_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_106"/></StgValue>
</operation>

<operation id="1781" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2018  %ashr_ln281_46 = ashr i15 %select_ln850_37, %zext_ln281_106

]]></Node>
<StgValue><ssdm name="ashr_ln281_46"/></StgValue>
</operation>

<operation id="1782" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2020  %zext_ln281_107 = zext i4 %add_ln281_51 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_107"/></StgValue>
</operation>

<operation id="1783" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2021  %shl_ln281_46 = shl i10 1, %zext_ln281_107

]]></Node>
<StgValue><ssdm name="shl_ln281_46"/></StgValue>
</operation>

<operation id="1784" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2022  %and_ln281_46 = and i10 %shl_ln281_46, %trunc_ln281_189

]]></Node>
<StgValue><ssdm name="and_ln281_46"/></StgValue>
</operation>

<operation id="1785" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2023  %lshr_ln281_46 = lshr i10 %and_ln281_46, %zext_ln281_107

]]></Node>
<StgValue><ssdm name="lshr_ln281_46"/></StgValue>
</operation>

<operation id="1786" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2024  %trunc_ln281_191 = trunc i15 %ashr_ln281_46 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_191"/></StgValue>
</operation>

<operation id="1787" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2025  %trunc_ln281_192 = trunc i10 %lshr_ln281_46 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_192"/></StgValue>
</operation>

<operation id="1788" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2026  %add_ln281_100 = add i7 %trunc_ln281_191, %trunc_ln281_192

]]></Node>
<StgValue><ssdm name="add_ln281_100"/></StgValue>
</operation>

<operation id="1789" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2090  %trunc_ln281_102 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_29, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln281_102"/></StgValue>
</operation>

<operation id="1790" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2091  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_29, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1791" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:435  %trunc_ln281_5 = trunc i16 %select_ln850_22 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_5"/></StgValue>
</operation>

<operation id="1792" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:588  %sext_ln1118_36 = sext i16 %select_ln850_31 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="1793" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:589  %mul_ln1118_30 = mul i26 362, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1794" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:641  %sext_ln1118_37 = sext i16 %select_ln850_38 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1795" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:642  %mul_ln1118_31 = mul i26 362, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1796" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:689  %mul_ln1118_34 = mul i33 -200, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1797" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:690  %tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_32, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1798" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:691  %shl_ln728_11 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_13, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="1799" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:692  %add_ln1192_33 = add i33 %shl_ln728_11, %mul_ln1118_34

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1800" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:693  %trunc_ln708_19 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_33, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="1801" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:695  %mul_ln1192_4 = mul i33 -569, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="1802" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:696  %tmp_14 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_33, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1803" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:697  %shl_ln728_12 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_14, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="1804" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:698  %add_ln1192_34 = add i33 %shl_ln728_12, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1805" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:699  %trunc_ln708_20 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_34, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="1806" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:701  %mul_ln1193_8 = mul i33 -851, %sext_ln1193_8

]]></Node>
<StgValue><ssdm name="mul_ln1193_8"/></StgValue>
</operation>

<operation id="1807" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:702  %add_ln1193_8 = add i33 %shl_ln728_12, %mul_ln1193_8

]]></Node>
<StgValue><ssdm name="add_ln1193_8"/></StgValue>
</operation>

<operation id="1808" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:703  %trunc_ln708_21 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_8, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1809" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:705  %mul_ln1193_9 = mul i33 -1004, %sext_ln1193_9

]]></Node>
<StgValue><ssdm name="mul_ln1193_9"/></StgValue>
</operation>

<operation id="1810" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:706  %add_ln1193_9 = add i33 %shl_ln728_11, %mul_ln1193_9

]]></Node>
<StgValue><ssdm name="add_ln1193_9"/></StgValue>
</operation>

<operation id="1811" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:707  %trunc_ln708_22 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_9, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="1812" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:712  %mul_ln1118_35 = mul i33 277, %sext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1813" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:717  %mul_ln1118_36 = mul i34 391, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1814" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:723  %trunc_ln1192_4 = trunc i34 %mul_ln1118_36 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192_4"/></StgValue>
</operation>

<operation id="1815" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:726  %mul_ln1118_37 = mul nsw i35 946, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1816" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:836  %sext_ln703_40 = sext i24 %sub_ln703_48 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="1817" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:837  %sext_ln703_41 = sext i24 %sub_ln703_51 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="1818" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:838  %add_ln1192_38 = add nsw i25 %sext_ln703_40, %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1819" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:841  %sext_ln703_42 = sext i24 %sub_ln703_49 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="1820" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:842  %sext_ln703_43 = sext i24 %sub_ln703_50 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="1821" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:843  %add_ln1192_39 = add nsw i25 %sext_ln703_42, %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1822" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:846  %add_ln703_50 = add i24 %add_ln703_49, %add_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="1823" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:847  %add_ln703_51 = add i24 %add_ln703_48, %add_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="1824" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:848  %sub_ln703_52 = sub i24 %add_ln703_47, %add_ln703_48

]]></Node>
<StgValue><ssdm name="sub_ln703_52"/></StgValue>
</operation>

<operation id="1825" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:849  %sub_ln703_53 = sub i24 %add_ln703_46, %add_ln703_49

]]></Node>
<StgValue><ssdm name="sub_ln703_53"/></StgValue>
</operation>

<operation id="1826" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:980  %mid_V_load_50 = load i24* %mid_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_50"/></StgValue>
</operation>

<operation id="1827" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:982  %mid_V_load_51 = load i24* %mid_V_addr_59, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_51"/></StgValue>
</operation>

<operation id="1828" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:984  %mid_V_addr_60 = getelementptr [64 x i24]* %mid_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="mid_V_addr_60"/></StgValue>
</operation>

<operation id="1829" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:985  %mid_V_load_52 = load i24* %mid_V_addr_60, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_52"/></StgValue>
</operation>

<operation id="1830" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:986  %mid_V_addr_61 = getelementptr [64 x i24]* %mid_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="mid_V_addr_61"/></StgValue>
</operation>

<operation id="1831" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:987  %mid_V_load_53 = load i24* %mid_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_53"/></StgValue>
</operation>

<operation id="1832" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1347  %fdc_data_addr_3 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fdc_data_addr_3"/></StgValue>
</operation>

<operation id="1833" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1348  %sext_ln281_4 = sext i9 %add_ln281_45 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_4"/></StgValue>
</operation>

<operation id="1834" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1349  store i11 %sext_ln281_4, i11* %fdc_data_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1835" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1437  %zext_ln281_23 = zext i5 %quant_10_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_23"/></StgValue>
</operation>

<operation id="1836" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1438  %ashr_ln281_9 = ashr i16 %select_ln850_22, %zext_ln281_23

]]></Node>
<StgValue><ssdm name="ashr_ln281_9"/></StgValue>
</operation>

<operation id="1837" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1440  %zext_ln281_24 = zext i4 %add_ln281_10 to i8

]]></Node>
<StgValue><ssdm name="zext_ln281_24"/></StgValue>
</operation>

<operation id="1838" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1441  %shl_ln281_9 = shl i8 1, %zext_ln281_24

]]></Node>
<StgValue><ssdm name="shl_ln281_9"/></StgValue>
</operation>

<operation id="1839" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1442  %and_ln281_9 = and i8 %shl_ln281_9, %trunc_ln281_5

]]></Node>
<StgValue><ssdm name="and_ln281_9"/></StgValue>
</operation>

<operation id="1840" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1443  %lshr_ln281_9 = lshr i8 %and_ln281_9, %zext_ln281_24

]]></Node>
<StgValue><ssdm name="lshr_ln281_9"/></StgValue>
</operation>

<operation id="1841" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1444  %trunc_ln281_41 = trunc i16 %ashr_ln281_9 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_41"/></StgValue>
</operation>

<operation id="1842" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1445  %zext_ln281_25 = zext i8 %lshr_ln281_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_25"/></StgValue>
</operation>

<operation id="1843" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1446  %add_ln281_59 = add i10 %trunc_ln281_41, %zext_ln281_25

]]></Node>
<StgValue><ssdm name="add_ln281_59"/></StgValue>
</operation>

<operation id="1844" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1815  %fdc_data_addr_35 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="fdc_data_addr_35"/></StgValue>
</operation>

<operation id="1845" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1816  %sext_ln281_34 = sext i7 %add_ln281_84 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_34"/></StgValue>
</operation>

<operation id="1846" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1817  store i11 %sext_ln281_34, i11* %fdc_data_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1847" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:589  %mul_ln1118_30 = mul i26 362, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1848" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:642  %mul_ln1118_31 = mul i26 362, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1849" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:718  %sext_ln1118_45 = sext i34 %mul_ln1118_36 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="1850" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:719  %tmp_15 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_35, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1851" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:720  %shl_ln728_13 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_15, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="1852" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:721  %sext_ln728_4 = sext i33 %shl_ln728_13 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="1853" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:722  %zext_ln703_8 = zext i35 %sext_ln1118_45 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="1854" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:724  %add_ln1192_36 = add nsw i36 %sext_ln728_4, %zext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1855" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:727  %zext_ln703_9 = zext i35 %mul_ln1118_37 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_9"/></StgValue>
</operation>

<operation id="1856" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:728  %sub_ln1193_8 = sub nsw i36 %sext_ln728_4, %zext_ln703_9

]]></Node>
<StgValue><ssdm name="sub_ln1193_8"/></StgValue>
</operation>

<operation id="1857" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:729  %add_ln703_44 = add i24 %trunc_ln708_19, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="1858" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:730  %sub_ln703_46 = sub i24 %trunc_ln708_22, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="sub_ln703_46"/></StgValue>
</operation>

<operation id="1859" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:731  %sub_ln703_47 = sub i24 %trunc_ln708_19, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="sub_ln703_47"/></StgValue>
</operation>

<operation id="1860" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:732  %add_ln703_45 = add i24 %trunc_ln708_22, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="1861" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:760  %p_Result_9_4 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_36, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9_4"/></StgValue>
</operation>

<operation id="1862" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:762  %p_Result_11_4 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_36, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11_4"/></StgValue>
</operation>

<operation id="1863" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:763  %icmp_ln851_43 = icmp eq i9 %p_Result_11_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_43"/></StgValue>
</operation>

<operation id="1864" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:767  %p_Result_12_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_46, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_12_4"/></StgValue>
</operation>

<operation id="1865" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:769  %trunc_ln851_49 = trunc i24 %sub_ln703_46 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_49"/></StgValue>
</operation>

<operation id="1866" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:770  %icmp_ln851_44 = icmp eq i9 %trunc_ln851_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_44"/></StgValue>
</operation>

<operation id="1867" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:781  %p_Result_18_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_47, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_18_4"/></StgValue>
</operation>

<operation id="1868" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:783  %trunc_ln851_51 = trunc i24 %sub_ln703_47 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_51"/></StgValue>
</operation>

<operation id="1869" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:784  %icmp_ln851_46 = icmp eq i9 %trunc_ln851_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_46"/></StgValue>
</operation>

<operation id="1870" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:788  %p_Result_21_4 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_8, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_21_4"/></StgValue>
</operation>

<operation id="1871" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:790  %p_Result_23_4 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_8, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23_4"/></StgValue>
</operation>

<operation id="1872" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:791  %icmp_ln851_47 = icmp eq i9 %p_Result_23_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_47"/></StgValue>
</operation>

<operation id="1873" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:839  %sext_ln1118_48 = sext i25 %add_ln1192_38 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="1874" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:840  %mul_ln1118_40 = mul i33 602, %sext_ln1118_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1875" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:844  %sext_ln1118_49 = sext i25 %add_ln1192_39 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="1876" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:845  %mul_ln1118_41 = mul i33 710, %sext_ln1118_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="1877" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:870  %sext_ln703_44 = sext i24 %sub_ln703_52 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="1878" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:871  %sext_ln703_45 = sext i24 %sub_ln703_53 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="1879" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:872  %add_ln1192_42 = add nsw i25 %sext_ln703_45, %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1880" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:875  %add_ln703_52 = add i24 %add_ln703_50, %add_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="1881" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:876  %sub_ln703_54 = sub i24 %add_ln703_50, %add_ln703_51

]]></Node>
<StgValue><ssdm name="sub_ln703_54"/></StgValue>
</operation>

<operation id="1882" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:895  %p_Result_10 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_52, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1883" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:897  %trunc_ln851_54 = trunc i24 %add_ln703_52 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_54"/></StgValue>
</operation>

<operation id="1884" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:898  %icmp_ln851_50 = icmp eq i9 %trunc_ln851_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_50"/></StgValue>
</operation>

<operation id="1885" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:936  %p_Result_15_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_54, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15_5"/></StgValue>
</operation>

<operation id="1886" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:938  %trunc_ln851_58 = trunc i24 %sub_ln703_54 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_58"/></StgValue>
</operation>

<operation id="1887" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:939  %icmp_ln851_55 = icmp eq i9 %trunc_ln851_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_55"/></StgValue>
</operation>

<operation id="1888" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:985  %mid_V_load_52 = load i24* %mid_V_addr_60, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_52"/></StgValue>
</operation>

<operation id="1889" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:987  %mid_V_load_53 = load i24* %mid_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_53"/></StgValue>
</operation>

<operation id="1890" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:989  %mid_V_addr_62 = getelementptr [64 x i24]* %mid_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="mid_V_addr_62"/></StgValue>
</operation>

<operation id="1891" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:990  %mid_V_load_54 = load i24* %mid_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_54"/></StgValue>
</operation>

<operation id="1892" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:991  %mid_V_addr_63 = getelementptr [64 x i24]* %mid_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="mid_V_addr_63"/></StgValue>
</operation>

<operation id="1893" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:992  %mid_V_load_55 = load i24* %mid_V_addr_63, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_55"/></StgValue>
</operation>

<operation id="1894" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1447  %fdc_data_addr_10 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fdc_data_addr_10"/></StgValue>
</operation>

<operation id="1895" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1448  %sext_ln281_9 = sext i10 %add_ln281_59 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_9"/></StgValue>
</operation>

<operation id="1896" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1449  store i11 %sext_ln281_9, i11* %fdc_data_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1897" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="7" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2092  %zext_ln281_116 = zext i1 %tmp_124 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_116"/></StgValue>
</operation>

<operation id="1898" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2093  %sext_ln281_65 = sext i6 %trunc_ln281_102 to i7

]]></Node>
<StgValue><ssdm name="sext_ln281_65"/></StgValue>
</operation>

<operation id="1899" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2094  %add_ln281_107 = add i7 %zext_ln281_116, %sext_ln281_65

]]></Node>
<StgValue><ssdm name="add_ln281_107"/></StgValue>
</operation>

<operation id="1900" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2095  %fdc_data_addr_58 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="fdc_data_addr_58"/></StgValue>
</operation>

<operation id="1901" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2096  %sext_ln281_66 = sext i7 %add_ln281_107 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_66"/></StgValue>
</operation>

<operation id="1902" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2097  store i11 %sext_ln281_66, i11* %fdc_data_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1903" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:589  %mul_ln1118_30 = mul i26 362, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1904" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:591  %trunc_ln851_40 = trunc i26 %mul_ln1118_30 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_40"/></StgValue>
</operation>

<operation id="1905" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:642  %mul_ln1118_31 = mul i26 362, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1906" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:644  %trunc_ln851_45 = trunc i26 %mul_ln1118_31 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_45"/></StgValue>
</operation>

<operation id="1907" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:725  %add_ln708_4 = add i33 %trunc_ln1192_4, %shl_ln728_13

]]></Node>
<StgValue><ssdm name="add_ln708_4"/></StgValue>
</operation>

<operation id="1908" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:740  %sext_ln703_38 = sext i24 %add_ln703_45 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="1909" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:741  %sext_ln703_39 = sext i24 %add_ln703_44 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="1910" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:742  %add_ln1192_37 = add nsw i25 %sext_ln703_39, %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1911" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:743  %p_Result_3_4 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_37, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3_4"/></StgValue>
</operation>

<operation id="1912" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:745  %trunc_ln851_47 = trunc i25 %add_ln1192_37 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_47"/></StgValue>
</operation>

<operation id="1913" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:746  %icmp_ln851_41 = icmp eq i9 %trunc_ln851_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_41"/></StgValue>
</operation>

<operation id="1914" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:761  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1915" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:764  %add_ln700_34 = add i15 1, %p_Result_9_4

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="1916" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:765  %select_ln851_43 = select i1 %icmp_ln851_43, i15 %p_Result_9_4, i15 %add_ln700_34

]]></Node>
<StgValue><ssdm name="select_ln851_43"/></StgValue>
</operation>

<operation id="1917" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:766  %select_ln850_43 = select i1 %tmp_78, i15 %select_ln851_43, i15 %p_Result_9_4

]]></Node>
<StgValue><ssdm name="select_ln850_43"/></StgValue>
</operation>

<operation id="1918" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:768  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_46, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1919" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:771  %add_ln700_35 = add i15 1, %p_Result_12_4

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="1920" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:772  %select_ln851_44 = select i1 %icmp_ln851_44, i15 %p_Result_12_4, i15 %add_ln700_35

]]></Node>
<StgValue><ssdm name="select_ln851_44"/></StgValue>
</operation>

<operation id="1921" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:773  %select_ln850_44 = select i1 %tmp_79, i15 %select_ln851_44, i15 %p_Result_12_4

]]></Node>
<StgValue><ssdm name="select_ln850_44"/></StgValue>
</operation>

<operation id="1922" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:782  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_47, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1923" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:785  %add_ln700_37 = add i15 1, %p_Result_18_4

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="1924" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:786  %select_ln851_46 = select i1 %icmp_ln851_46, i15 %p_Result_18_4, i15 %add_ln700_37

]]></Node>
<StgValue><ssdm name="select_ln851_46"/></StgValue>
</operation>

<operation id="1925" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:787  %select_ln850_46 = select i1 %tmp_81, i15 %select_ln851_46, i15 %p_Result_18_4

]]></Node>
<StgValue><ssdm name="select_ln850_46"/></StgValue>
</operation>

<operation id="1926" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:789  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_8, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1927" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:792  %add_ln700_38 = add i15 1, %p_Result_21_4

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="1928" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:793  %select_ln851_47 = select i1 %icmp_ln851_47, i15 %p_Result_21_4, i15 %add_ln700_38

]]></Node>
<StgValue><ssdm name="select_ln851_47"/></StgValue>
</operation>

<operation id="1929" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:794  %select_ln850_47 = select i1 %tmp_82, i15 %select_ln851_47, i15 %p_Result_21_4

]]></Node>
<StgValue><ssdm name="select_ln850_47"/></StgValue>
</operation>

<operation id="1930" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:795  %sub_ln1193_9 = sub i25 %sext_ln703_38, %sext_ln703_39

]]></Node>
<StgValue><ssdm name="sub_ln1193_9"/></StgValue>
</operation>

<operation id="1931" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:796  %p_Result_24_4 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_9, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_24_4"/></StgValue>
</operation>

<operation id="1932" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:798  %trunc_ln851_52 = trunc i25 %sub_ln1193_9 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_52"/></StgValue>
</operation>

<operation id="1933" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:799  %icmp_ln851_48 = icmp eq i9 %trunc_ln851_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_48"/></StgValue>
</operation>

<operation id="1934" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:840  %mul_ln1118_40 = mul i33 602, %sext_ln1118_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1935" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:845  %mul_ln1118_41 = mul i33 710, %sext_ln1118_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="1936" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:850  %sext_ln1118_50 = sext i24 %sub_ln703_51 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="1937" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:851  %mul_ln1118_42 = mul i33 -200, %sext_ln1118_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="1938" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:856  %sext_ln1192_5 = sext i24 %sub_ln703_50 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="1939" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:857  %mul_ln1192_5 = mul i33 -569, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="1940" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:862  %sext_ln1193_10 = sext i24 %sub_ln703_49 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_10"/></StgValue>
</operation>

<operation id="1941" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:863  %mul_ln1193_10 = mul i33 -851, %sext_ln1193_10

]]></Node>
<StgValue><ssdm name="mul_ln1193_10"/></StgValue>
</operation>

<operation id="1942" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:866  %sext_ln1193_11 = sext i24 %sub_ln703_48 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_11"/></StgValue>
</operation>

<operation id="1943" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:867  %mul_ln1193_11 = mul i33 -1004, %sext_ln1193_11

]]></Node>
<StgValue><ssdm name="mul_ln1193_11"/></StgValue>
</operation>

<operation id="1944" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:873  %sext_ln1118_51 = sext i25 %add_ln1192_42 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="1945" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:874  %mul_ln1118_43 = mul i33 277, %sext_ln1118_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1946" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:877  %sext_ln1118_34 = sext i24 %sub_ln703_53 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1947" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:878  %sext_ln1118_52 = sext i24 %sub_ln703_53 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="1948" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:879  %mul_ln1118_44 = mul i34 391, %sext_ln1118_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="1949" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:888  %mul_ln1118_45 = mul nsw i35 946, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="1950" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:896  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_52, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1951" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:899  %add_ln700_40 = add i15 1, %p_Result_10

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="1952" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:900  %select_ln851_50 = select i1 %icmp_ln851_50, i15 %p_Result_10, i15 %add_ln700_40

]]></Node>
<StgValue><ssdm name="select_ln851_50"/></StgValue>
</operation>

<operation id="1953" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:901  %select_ln850_50 = select i1 %tmp_85, i15 %select_ln851_50, i15 %p_Result_10

]]></Node>
<StgValue><ssdm name="select_ln850_50"/></StgValue>
</operation>

<operation id="1954" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:937  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_54, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1955" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:940  %add_ln700_44 = add i15 1, %p_Result_15_5

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="1956" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:941  %select_ln851_55 = select i1 %icmp_ln851_55, i15 %p_Result_15_5, i15 %add_ln700_44

]]></Node>
<StgValue><ssdm name="select_ln851_55"/></StgValue>
</operation>

<operation id="1957" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:942  %select_ln850_55 = select i1 %tmp_90, i15 %select_ln851_55, i15 %p_Result_15_5

]]></Node>
<StgValue><ssdm name="select_ln850_55"/></StgValue>
</operation>

<operation id="1958" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:990  %mid_V_load_54 = load i24* %mid_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_54"/></StgValue>
</operation>

<operation id="1959" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:992  %mid_V_load_55 = load i24* %mid_V_addr_63, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_55"/></StgValue>
</operation>

<operation id="1960" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1136  %mid_V_addr_64 = getelementptr [64 x i24]* %mid_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="mid_V_addr_64"/></StgValue>
</operation>

<operation id="1961" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1137  %mid_V_load_56 = load i24* %mid_V_addr_64, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_56"/></StgValue>
</operation>

<operation id="1962" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1138  %mid_V_addr_65 = getelementptr [64 x i24]* %mid_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="mid_V_addr_65"/></StgValue>
</operation>

<operation id="1963" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1139  %mid_V_load_57 = load i24* %mid_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_57"/></StgValue>
</operation>

<operation id="1964" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1366  %trunc_ln281_25 = trunc i5 %quant_5_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_25"/></StgValue>
</operation>

<operation id="1965" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1369  %add_ln281_5 = add i4 -1, %trunc_ln281_25

]]></Node>
<StgValue><ssdm name="add_ln281_5"/></StgValue>
</operation>

<operation id="1966" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1576  %fdc_data_addr_19 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="fdc_data_addr_19"/></StgValue>
</operation>

<operation id="1967" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1577  %sext_ln281_18 = sext i8 %add_ln281_68 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_18"/></StgValue>
</operation>

<operation id="1968" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1578  store i11 %sext_ln281_18, i11* %fdc_data_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1969" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1580  %trunc_ln281_70 = trunc i5 %quant_20_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_70"/></StgValue>
</operation>

<operation id="1970" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1583  %add_ln281_20 = add i4 -1, %trunc_ln281_70

]]></Node>
<StgValue><ssdm name="add_ln281_20"/></StgValue>
</operation>

<operation id="1971" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1695  %fdc_data_addr_27 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="fdc_data_addr_27"/></StgValue>
</operation>

<operation id="1972" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1696  %sext_ln281_26 = sext i8 %add_ln281_76 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_26"/></StgValue>
</operation>

<operation id="1973" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1697  store i11 %sext_ln281_26, i11* %fdc_data_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1974" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1699  %trunc_ln281_114 = trunc i5 %quant_28_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_114"/></StgValue>
</operation>

<operation id="1975" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1702  %add_ln281_28 = add i4 -1, %trunc_ln281_114

]]></Node>
<StgValue><ssdm name="add_ln281_28"/></StgValue>
</operation>

<operation id="1976" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1833  %trunc_ln281_s = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_55, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_s"/></StgValue>
</operation>

<operation id="1977" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1834  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_55, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1978" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1925  %trunc_ln281_170 = trunc i5 %quant_44_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_170"/></StgValue>
</operation>

<operation id="1979" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1928  %add_ln281_44 = add i4 -1, %trunc_ln281_170

]]></Node>
<StgValue><ssdm name="add_ln281_44"/></StgValue>
</operation>

<operation id="1980" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2030  %trunc_ln281_88 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_47, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_88"/></StgValue>
</operation>

<operation id="1981" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2031  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_47, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1982" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:590  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_30, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1983" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:592  %icmp_ln851_32 = icmp eq i9 %trunc_ln851_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_32"/></StgValue>
</operation>

<operation id="1984" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:593  %trunc_ln851_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_30, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_6"/></StgValue>
</operation>

<operation id="1985" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:594  %add_ln851_6 = add i16 1, %trunc_ln851_6

]]></Node>
<StgValue><ssdm name="add_ln851_6"/></StgValue>
</operation>

<operation id="1986" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:595  %select_ln851_32 = select i1 %icmp_ln851_32, i16 %trunc_ln851_6, i16 %add_ln851_6

]]></Node>
<StgValue><ssdm name="select_ln851_32"/></StgValue>
</operation>

<operation id="1987" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:596  %select_ln850_32 = select i1 %tmp_67, i16 %select_ln851_32, i16 %trunc_ln851_6

]]></Node>
<StgValue><ssdm name="select_ln850_32"/></StgValue>
</operation>

<operation id="1988" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:643  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_31, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1989" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:645  %icmp_ln851_39 = icmp eq i9 %trunc_ln851_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_39"/></StgValue>
</operation>

<operation id="1990" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:646  %trunc_ln851_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_31, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_7"/></StgValue>
</operation>

<operation id="1991" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:647  %add_ln851_7 = add i16 1, %trunc_ln851_7

]]></Node>
<StgValue><ssdm name="add_ln851_7"/></StgValue>
</operation>

<operation id="1992" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:648  %select_ln851_39 = select i1 %icmp_ln851_39, i16 %trunc_ln851_7, i16 %add_ln851_7

]]></Node>
<StgValue><ssdm name="select_ln851_39"/></StgValue>
</operation>

<operation id="1993" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:649  %select_ln850_39 = select i1 %tmp_74, i16 %select_ln851_39, i16 %trunc_ln851_7

]]></Node>
<StgValue><ssdm name="select_ln850_39"/></StgValue>
</operation>

<operation id="1994" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:744  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_37, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1995" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:747  %add_ln700_33 = add i16 1, %p_Result_3_4

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="1996" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:748  %select_ln851_41 = select i1 %icmp_ln851_41, i16 %p_Result_3_4, i16 %add_ln700_33

]]></Node>
<StgValue><ssdm name="select_ln851_41"/></StgValue>
</operation>

<operation id="1997" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:749  %select_ln850_41 = select i1 %tmp_76, i16 %select_ln851_41, i16 %p_Result_3_4

]]></Node>
<StgValue><ssdm name="select_ln850_41"/></StgValue>
</operation>

<operation id="1998" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:797  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_9, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1999" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:800  %add_ln700_39 = add i16 1, %p_Result_24_4

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="2000" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:801  %select_ln851_48 = select i1 %icmp_ln851_48, i16 %p_Result_24_4, i16 %add_ln700_39

]]></Node>
<StgValue><ssdm name="select_ln851_48"/></StgValue>
</operation>

<operation id="2001" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:802  %select_ln850_48 = select i1 %tmp_83, i16 %select_ln851_48, i16 %p_Result_24_4

]]></Node>
<StgValue><ssdm name="select_ln850_48"/></StgValue>
</operation>

<operation id="2002" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:840  %mul_ln1118_40 = mul i33 602, %sext_ln1118_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="2003" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:845  %mul_ln1118_41 = mul i33 710, %sext_ln1118_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="2004" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:851  %mul_ln1118_42 = mul i33 -200, %sext_ln1118_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="2005" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:857  %mul_ln1192_5 = mul i33 -569, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="2006" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:863  %mul_ln1193_10 = mul i33 -851, %sext_ln1193_10

]]></Node>
<StgValue><ssdm name="mul_ln1193_10"/></StgValue>
</operation>

<operation id="2007" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:867  %mul_ln1193_11 = mul i33 -1004, %sext_ln1193_11

]]></Node>
<StgValue><ssdm name="mul_ln1193_11"/></StgValue>
</operation>

<operation id="2008" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:874  %mul_ln1118_43 = mul i33 277, %sext_ln1118_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="2009" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:879  %mul_ln1118_44 = mul i34 391, %sext_ln1118_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="2010" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:888  %mul_ln1118_45 = mul nsw i35 946, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="2011" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:978  %add_ln703_55 = add i24 %mid_V_load_49, %mid_V_load_48

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="2012" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:983  %add_ln703_56 = add i24 %mid_V_load_51, %mid_V_load_50

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="2013" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:988  %add_ln703_57 = add i24 %mid_V_load_53, %mid_V_load_52

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="2014" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:993  %add_ln703_58 = add i24 %mid_V_load_55, %mid_V_load_54

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="2015" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:994  %sub_ln703_57 = sub i24 %mid_V_load_54, %mid_V_load_55

]]></Node>
<StgValue><ssdm name="sub_ln703_57"/></StgValue>
</operation>

<operation id="2016" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:995  %sub_ln703_58 = sub i24 %mid_V_load_52, %mid_V_load_53

]]></Node>
<StgValue><ssdm name="sub_ln703_58"/></StgValue>
</operation>

<operation id="2017" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:996  %sub_ln703_59 = sub i24 %mid_V_load_50, %mid_V_load_51

]]></Node>
<StgValue><ssdm name="sub_ln703_59"/></StgValue>
</operation>

<operation id="2018" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:997  %sub_ln703_60 = sub i24 %mid_V_load_48, %mid_V_load_49

]]></Node>
<StgValue><ssdm name="sub_ln703_60"/></StgValue>
</operation>

<operation id="2019" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1137  %mid_V_load_56 = load i24* %mid_V_addr_64, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_56"/></StgValue>
</operation>

<operation id="2020" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1139  %mid_V_load_57 = load i24* %mid_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_57"/></StgValue>
</operation>

<operation id="2021" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1141  %mid_V_addr_66 = getelementptr [64 x i24]* %mid_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="mid_V_addr_66"/></StgValue>
</operation>

<operation id="2022" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1142  %mid_V_load_58 = load i24* %mid_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_58"/></StgValue>
</operation>

<operation id="2023" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1143  %mid_V_addr_67 = getelementptr [64 x i24]* %mid_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="mid_V_addr_67"/></StgValue>
</operation>

<operation id="2024" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1144  %mid_V_load_59 = load i24* %mid_V_addr_67, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_59"/></StgValue>
</operation>

<operation id="2025" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1365  %trunc_ln281_24 = trunc i15 %select_ln850_50 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_24"/></StgValue>
</operation>

<operation id="2026" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1367  %zext_ln281_11 = zext i5 %quant_5_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_11"/></StgValue>
</operation>

<operation id="2027" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1368  %ashr_ln281_4 = ashr i15 %select_ln850_50, %zext_ln281_11

]]></Node>
<StgValue><ssdm name="ashr_ln281_4"/></StgValue>
</operation>

<operation id="2028" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1370  %zext_ln281_12 = zext i4 %add_ln281_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_12"/></StgValue>
</operation>

<operation id="2029" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1371  %shl_ln281_4 = shl i10 1, %zext_ln281_12

]]></Node>
<StgValue><ssdm name="shl_ln281_4"/></StgValue>
</operation>

<operation id="2030" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1372  %and_ln281_4 = and i10 %shl_ln281_4, %trunc_ln281_24

]]></Node>
<StgValue><ssdm name="and_ln281_4"/></StgValue>
</operation>

<operation id="2031" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1373  %lshr_ln281_4 = lshr i10 %and_ln281_4, %zext_ln281_12

]]></Node>
<StgValue><ssdm name="lshr_ln281_4"/></StgValue>
</operation>

<operation id="2032" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1374  %trunc_ln281_26 = trunc i15 %ashr_ln281_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_26"/></StgValue>
</operation>

<operation id="2033" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1375  %trunc_ln281_27 = trunc i10 %lshr_ln281_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_27"/></StgValue>
</operation>

<operation id="2034" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1376  %add_ln281_52 = add i8 %trunc_ln281_26, %trunc_ln281_27

]]></Node>
<StgValue><ssdm name="add_ln281_52"/></StgValue>
</operation>

<operation id="2035" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1450  %trunc_ln281_42 = trunc i5 %quant_11_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_42"/></StgValue>
</operation>

<operation id="2036" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1453  %add_ln281_11 = add i4 -1, %trunc_ln281_42

]]></Node>
<StgValue><ssdm name="add_ln281_11"/></StgValue>
</operation>

<operation id="2037" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1579  %trunc_ln281_69 = trunc i15 %select_ln850_43 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_69"/></StgValue>
</operation>

<operation id="2038" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1581  %zext_ln281_47 = zext i5 %quant_20_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_47"/></StgValue>
</operation>

<operation id="2039" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1582  %ashr_ln281_19 = ashr i15 %select_ln850_43, %zext_ln281_47

]]></Node>
<StgValue><ssdm name="ashr_ln281_19"/></StgValue>
</operation>

<operation id="2040" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1584  %zext_ln281_48 = zext i4 %add_ln281_20 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_48"/></StgValue>
</operation>

<operation id="2041" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1585  %shl_ln281_19 = shl i10 1, %zext_ln281_48

]]></Node>
<StgValue><ssdm name="shl_ln281_19"/></StgValue>
</operation>

<operation id="2042" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1586  %and_ln281_19 = and i10 %shl_ln281_19, %trunc_ln281_69

]]></Node>
<StgValue><ssdm name="and_ln281_19"/></StgValue>
</operation>

<operation id="2043" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1587  %lshr_ln281_19 = lshr i10 %and_ln281_19, %zext_ln281_48

]]></Node>
<StgValue><ssdm name="lshr_ln281_19"/></StgValue>
</operation>

<operation id="2044" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="8" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1588  %trunc_ln281_71 = trunc i15 %ashr_ln281_19 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_71"/></StgValue>
</operation>

<operation id="2045" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1589  %trunc_ln281_72 = trunc i10 %lshr_ln281_19 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_72"/></StgValue>
</operation>

<operation id="2046" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1590  %add_ln281_69 = add i8 %trunc_ln281_71, %trunc_ln281_72

]]></Node>
<StgValue><ssdm name="add_ln281_69"/></StgValue>
</operation>

<operation id="2047" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1698  %trunc_ln281_113 = trunc i15 %select_ln850_44 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_113"/></StgValue>
</operation>

<operation id="2048" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1700  %zext_ln281_64 = zext i5 %quant_28_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_64"/></StgValue>
</operation>

<operation id="2049" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1701  %ashr_ln281_27 = ashr i15 %select_ln850_44, %zext_ln281_64

]]></Node>
<StgValue><ssdm name="ashr_ln281_27"/></StgValue>
</operation>

<operation id="2050" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1703  %zext_ln281_65 = zext i4 %add_ln281_28 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_65"/></StgValue>
</operation>

<operation id="2051" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1704  %shl_ln281_27 = shl i10 1, %zext_ln281_65

]]></Node>
<StgValue><ssdm name="shl_ln281_27"/></StgValue>
</operation>

<operation id="2052" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1705  %and_ln281_27 = and i10 %shl_ln281_27, %trunc_ln281_113

]]></Node>
<StgValue><ssdm name="and_ln281_27"/></StgValue>
</operation>

<operation id="2053" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1706  %lshr_ln281_27 = lshr i10 %and_ln281_27, %zext_ln281_65

]]></Node>
<StgValue><ssdm name="lshr_ln281_27"/></StgValue>
</operation>

<operation id="2054" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1707  %trunc_ln281_115 = trunc i15 %ashr_ln281_27 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_115"/></StgValue>
</operation>

<operation id="2055" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1708  %trunc_ln281_116 = trunc i10 %lshr_ln281_27 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_116"/></StgValue>
</operation>

<operation id="2056" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1709  %add_ln281_77 = add i7 %trunc_ln281_115, %trunc_ln281_116

]]></Node>
<StgValue><ssdm name="add_ln281_77"/></StgValue>
</operation>

<operation id="2057" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1921  %fdc_data_addr_43 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="fdc_data_addr_43"/></StgValue>
</operation>

<operation id="2058" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1922  %sext_ln281_44 = sext i7 %add_ln281_92 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_44"/></StgValue>
</operation>

<operation id="2059" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1923  store i11 %sext_ln281_44, i11* %fdc_data_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2060" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1924  %trunc_ln281_169 = trunc i15 %select_ln850_46 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_169"/></StgValue>
</operation>

<operation id="2061" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1926  %zext_ln281_94 = zext i5 %quant_44_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_94"/></StgValue>
</operation>

<operation id="2062" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1927  %ashr_ln281_41 = ashr i15 %select_ln850_46, %zext_ln281_94

]]></Node>
<StgValue><ssdm name="ashr_ln281_41"/></StgValue>
</operation>

<operation id="2063" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1929  %zext_ln281_95 = zext i4 %add_ln281_44 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_95"/></StgValue>
</operation>

<operation id="2064" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1930  %shl_ln281_41 = shl i10 1, %zext_ln281_95

]]></Node>
<StgValue><ssdm name="shl_ln281_41"/></StgValue>
</operation>

<operation id="2065" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1931  %and_ln281_41 = and i10 %shl_ln281_41, %trunc_ln281_169

]]></Node>
<StgValue><ssdm name="and_ln281_41"/></StgValue>
</operation>

<operation id="2066" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1932  %lshr_ln281_41 = lshr i10 %and_ln281_41, %zext_ln281_95

]]></Node>
<StgValue><ssdm name="lshr_ln281_41"/></StgValue>
</operation>

<operation id="2067" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1933  %trunc_ln281_171 = trunc i15 %ashr_ln281_41 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_171"/></StgValue>
</operation>

<operation id="2068" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1934  %trunc_ln281_172 = trunc i10 %lshr_ln281_41 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_172"/></StgValue>
</operation>

<operation id="2069" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1935  %add_ln281_93 = add i7 %trunc_ln281_171, %trunc_ln281_172

]]></Node>
<StgValue><ssdm name="add_ln281_93"/></StgValue>
</operation>

<operation id="2070" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2027  %fdc_data_addr_51 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="fdc_data_addr_51"/></StgValue>
</operation>

<operation id="2071" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2028  %sext_ln281_54 = sext i7 %add_ln281_100 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_54"/></StgValue>
</operation>

<operation id="2072" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2029  store i11 %sext_ln281_54, i11* %fdc_data_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2073" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2098  %trunc_ln281_107 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_39, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln281_107"/></StgValue>
</operation>

<operation id="2074" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2099  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_39, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2075" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="9" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:597  %trunc_ln281_6 = trunc i16 %select_ln850_32 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_6"/></StgValue>
</operation>

<operation id="2076" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:750  %sext_ln1118_46 = sext i16 %select_ln850_41 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="2077" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:751  %mul_ln1118_38 = mul i26 362, %sext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="2078" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:803  %sext_ln1118_47 = sext i16 %select_ln850_48 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="2079" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:804  %mul_ln1118_39 = mul i26 362, %sext_ln1118_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="2080" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:851  %mul_ln1118_42 = mul i33 -200, %sext_ln1118_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="2081" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:852  %tmp_16 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_40, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2082" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:853  %shl_ln728_14 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_16, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="2083" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:854  %add_ln1192_40 = add i33 %shl_ln728_14, %mul_ln1118_42

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="2084" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:855  %trunc_ln708_23 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_40, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="2085" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:857  %mul_ln1192_5 = mul i33 -569, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="2086" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:858  %tmp_25 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_41, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2087" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:859  %shl_ln728_15 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_25, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="2088" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:860  %add_ln1192_41 = add i33 %shl_ln728_15, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="2089" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:861  %trunc_ln708_24 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_41, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="2090" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:863  %mul_ln1193_10 = mul i33 -851, %sext_ln1193_10

]]></Node>
<StgValue><ssdm name="mul_ln1193_10"/></StgValue>
</operation>

<operation id="2091" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:864  %add_ln1193_10 = add i33 %shl_ln728_15, %mul_ln1193_10

]]></Node>
<StgValue><ssdm name="add_ln1193_10"/></StgValue>
</operation>

<operation id="2092" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:865  %trunc_ln708_25 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_10, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="2093" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:867  %mul_ln1193_11 = mul i33 -1004, %sext_ln1193_11

]]></Node>
<StgValue><ssdm name="mul_ln1193_11"/></StgValue>
</operation>

<operation id="2094" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:868  %add_ln1193_11 = add i33 %shl_ln728_14, %mul_ln1193_11

]]></Node>
<StgValue><ssdm name="add_ln1193_11"/></StgValue>
</operation>

<operation id="2095" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:869  %trunc_ln708_26 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_11, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="2096" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:874  %mul_ln1118_43 = mul i33 277, %sext_ln1118_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="2097" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:879  %mul_ln1118_44 = mul i34 391, %sext_ln1118_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="2098" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:885  %trunc_ln1192_5 = trunc i34 %mul_ln1118_44 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192_5"/></StgValue>
</operation>

<operation id="2099" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:888  %mul_ln1118_45 = mul nsw i35 946, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="2100" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:998  %sext_ln703_48 = sext i24 %sub_ln703_57 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="2101" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:999  %sext_ln703_49 = sext i24 %sub_ln703_60 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="2102" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1000  %add_ln1192_45 = add nsw i25 %sext_ln703_48, %sext_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="2103" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1003  %sext_ln703_50 = sext i24 %sub_ln703_58 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="2104" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1004  %sext_ln703_51 = sext i24 %sub_ln703_59 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="2105" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1005  %add_ln1192_46 = add nsw i25 %sext_ln703_50, %sext_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="2106" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1008  %add_ln703_59 = add i24 %add_ln703_58, %add_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="2107" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1009  %add_ln703_60 = add i24 %add_ln703_57, %add_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="2108" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1010  %sub_ln703_61 = sub i24 %add_ln703_56, %add_ln703_57

]]></Node>
<StgValue><ssdm name="sub_ln703_61"/></StgValue>
</operation>

<operation id="2109" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1011  %sub_ln703_62 = sub i24 %add_ln703_55, %add_ln703_58

]]></Node>
<StgValue><ssdm name="sub_ln703_62"/></StgValue>
</operation>

<operation id="2110" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1142  %mid_V_load_58 = load i24* %mid_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_58"/></StgValue>
</operation>

<operation id="2111" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1144  %mid_V_load_59 = load i24* %mid_V_addr_67, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_59"/></StgValue>
</operation>

<operation id="2112" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1146  %mid_V_addr_68 = getelementptr [64 x i24]* %mid_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="mid_V_addr_68"/></StgValue>
</operation>

<operation id="2113" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1147  %mid_V_load_60 = load i24* %mid_V_addr_68, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_60"/></StgValue>
</operation>

<operation id="2114" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1148  %mid_V_addr_69 = getelementptr [64 x i24]* %mid_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="mid_V_addr_69"/></StgValue>
</operation>

<operation id="2115" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1149  %mid_V_load_61 = load i24* %mid_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_61"/></StgValue>
</operation>

<operation id="2116" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1362  %fdc_data_addr_4 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fdc_data_addr_4"/></StgValue>
</operation>

<operation id="2117" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1363  %sext_ln281_5 = sext i8 %add_ln281_46 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_5"/></StgValue>
</operation>

<operation id="2118" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1364  store i11 %sext_ln281_5, i11* %fdc_data_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2119" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1451  %zext_ln281_26 = zext i5 %quant_11_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_26"/></StgValue>
</operation>

<operation id="2120" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1452  %ashr_ln281_10 = ashr i16 %select_ln850_32, %zext_ln281_26

]]></Node>
<StgValue><ssdm name="ashr_ln281_10"/></StgValue>
</operation>

<operation id="2121" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="9" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1454  %zext_ln281_27 = zext i4 %add_ln281_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln281_27"/></StgValue>
</operation>

<operation id="2122" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1455  %shl_ln281_10 = shl i9 1, %zext_ln281_27

]]></Node>
<StgValue><ssdm name="shl_ln281_10"/></StgValue>
</operation>

<operation id="2123" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1456  %and_ln281_10 = and i9 %shl_ln281_10, %trunc_ln281_6

]]></Node>
<StgValue><ssdm name="and_ln281_10"/></StgValue>
</operation>

<operation id="2124" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1457  %lshr_ln281_10 = lshr i9 %and_ln281_10, %zext_ln281_27

]]></Node>
<StgValue><ssdm name="lshr_ln281_10"/></StgValue>
</operation>

<operation id="2125" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1458  %zext_ln281_28 = zext i9 %lshr_ln281_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_28"/></StgValue>
</operation>

<operation id="2126" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1459  %trunc_ln281_43 = trunc i16 %ashr_ln281_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_43"/></StgValue>
</operation>

<operation id="2127" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1460  %add_ln281_60 = add i10 %trunc_ln281_43, %zext_ln281_28

]]></Node>
<StgValue><ssdm name="add_ln281_60"/></StgValue>
</operation>

<operation id="2128" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1830  %fdc_data_addr_36 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="fdc_data_addr_36"/></StgValue>
</operation>

<operation id="2129" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1831  %sext_ln281_35 = sext i7 %add_ln281_85 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_35"/></StgValue>
</operation>

<operation id="2130" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1832  store i11 %sext_ln281_35, i11* %fdc_data_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2131" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:751  %mul_ln1118_38 = mul i26 362, %sext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="2132" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:804  %mul_ln1118_39 = mul i26 362, %sext_ln1118_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="2133" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:880  %sext_ln1118_53 = sext i34 %mul_ln1118_44 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="2134" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:881  %tmp_26 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_43, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2135" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:882  %shl_ln728_16 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_26, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="2136" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:883  %sext_ln728_5 = sext i33 %shl_ln728_16 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="2137" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:884  %zext_ln703_10 = zext i35 %sext_ln1118_53 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_10"/></StgValue>
</operation>

<operation id="2138" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:886  %add_ln1192_43 = add nsw i36 %sext_ln728_5, %zext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="2139" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:889  %zext_ln703_11 = zext i35 %mul_ln1118_45 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_11"/></StgValue>
</operation>

<operation id="2140" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:890  %sub_ln1193_10 = sub nsw i36 %sext_ln728_5, %zext_ln703_11

]]></Node>
<StgValue><ssdm name="sub_ln1193_10"/></StgValue>
</operation>

<operation id="2141" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:891  %add_ln703_53 = add i24 %trunc_ln708_23, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="2142" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:892  %sub_ln703_55 = sub i24 %trunc_ln708_26, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="sub_ln703_55"/></StgValue>
</operation>

<operation id="2143" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:893  %sub_ln703_56 = sub i24 %trunc_ln708_23, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="sub_ln703_56"/></StgValue>
</operation>

<operation id="2144" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:894  %add_ln703_54 = add i24 %trunc_ln708_26, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="2145" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:922  %p_Result_9_5 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_43, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9_5"/></StgValue>
</operation>

<operation id="2146" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:924  %p_Result_11_5 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_43, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11_5"/></StgValue>
</operation>

<operation id="2147" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:925  %icmp_ln851_53 = icmp eq i9 %p_Result_11_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_53"/></StgValue>
</operation>

<operation id="2148" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:929  %p_Result_12_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_55, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_12_5"/></StgValue>
</operation>

<operation id="2149" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:931  %trunc_ln851_57 = trunc i24 %sub_ln703_55 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_57"/></StgValue>
</operation>

<operation id="2150" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:932  %icmp_ln851_54 = icmp eq i9 %trunc_ln851_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_54"/></StgValue>
</operation>

<operation id="2151" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:943  %p_Result_18_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_56, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_18_5"/></StgValue>
</operation>

<operation id="2152" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:945  %trunc_ln851_59 = trunc i24 %sub_ln703_56 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_59"/></StgValue>
</operation>

<operation id="2153" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:946  %icmp_ln851_56 = icmp eq i9 %trunc_ln851_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_56"/></StgValue>
</operation>

<operation id="2154" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:950  %p_Result_21_5 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_10, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_21_5"/></StgValue>
</operation>

<operation id="2155" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:952  %p_Result_23_5 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_10, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23_5"/></StgValue>
</operation>

<operation id="2156" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:953  %icmp_ln851_57 = icmp eq i9 %p_Result_23_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_57"/></StgValue>
</operation>

<operation id="2157" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1001  %sext_ln1118_56 = sext i25 %add_ln1192_45 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="2158" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1002  %mul_ln1118_48 = mul i33 602, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="2159" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1006  %sext_ln1118_57 = sext i25 %add_ln1192_46 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="2160" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1007  %mul_ln1118_49 = mul i33 710, %sext_ln1118_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="2161" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1032  %sext_ln703_52 = sext i24 %sub_ln703_61 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="2162" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1033  %sext_ln703_53 = sext i24 %sub_ln703_62 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="2163" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1034  %add_ln1192_49 = add nsw i25 %sext_ln703_53, %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="2164" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1037  %add_ln703_61 = add i24 %add_ln703_59, %add_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="2165" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1038  %sub_ln703_63 = sub i24 %add_ln703_59, %add_ln703_60

]]></Node>
<StgValue><ssdm name="sub_ln703_63"/></StgValue>
</operation>

<operation id="2166" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1057  %p_Result_13 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_61, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="2167" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1059  %trunc_ln851_62 = trunc i24 %add_ln703_61 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_62"/></StgValue>
</operation>

<operation id="2168" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1060  %icmp_ln851_60 = icmp eq i9 %trunc_ln851_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_60"/></StgValue>
</operation>

<operation id="2169" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1098  %p_Result_15_6 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_63, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15_6"/></StgValue>
</operation>

<operation id="2170" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1100  %trunc_ln851_66 = trunc i24 %sub_ln703_63 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_66"/></StgValue>
</operation>

<operation id="2171" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1101  %icmp_ln851_65 = icmp eq i9 %trunc_ln851_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_65"/></StgValue>
</operation>

<operation id="2172" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1147  %mid_V_load_60 = load i24* %mid_V_addr_68, align 8

]]></Node>
<StgValue><ssdm name="mid_V_load_60"/></StgValue>
</operation>

<operation id="2173" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1149  %mid_V_load_61 = load i24* %mid_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_61"/></StgValue>
</operation>

<operation id="2174" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1151  %mid_V_addr_70 = getelementptr [64 x i24]* %mid_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="mid_V_addr_70"/></StgValue>
</operation>

<operation id="2175" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1152  %mid_V_load_62 = load i24* %mid_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_62"/></StgValue>
</operation>

<operation id="2176" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1153  %mid_V_addr_71 = getelementptr [64 x i24]* %mid_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="mid_V_addr_71"/></StgValue>
</operation>

<operation id="2177" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1154  %mid_V_load_63 = load i24* %mid_V_addr_71, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_63"/></StgValue>
</operation>

<operation id="2178" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1461  %fdc_data_addr_11 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fdc_data_addr_11"/></StgValue>
</operation>

<operation id="2179" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1462  %sext_ln281_10 = sext i10 %add_ln281_60 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_10"/></StgValue>
</operation>

<operation id="2180" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1463  store i11 %sext_ln281_10, i11* %fdc_data_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2181" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="7" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2100  %zext_ln281_117 = zext i1 %tmp_125 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_117"/></StgValue>
</operation>

<operation id="2182" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2101  %sext_ln281_67 = sext i6 %trunc_ln281_107 to i7

]]></Node>
<StgValue><ssdm name="sext_ln281_67"/></StgValue>
</operation>

<operation id="2183" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2102  %add_ln281_108 = add i7 %zext_ln281_117, %sext_ln281_67

]]></Node>
<StgValue><ssdm name="add_ln281_108"/></StgValue>
</operation>

<operation id="2184" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2103  %fdc_data_addr_59 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="fdc_data_addr_59"/></StgValue>
</operation>

<operation id="2185" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2104  %sext_ln281_68 = sext i7 %add_ln281_108 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_68"/></StgValue>
</operation>

<operation id="2186" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2105  store i11 %sext_ln281_68, i11* %fdc_data_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2187" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:751  %mul_ln1118_38 = mul i26 362, %sext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="2188" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:753  %trunc_ln851_48 = trunc i26 %mul_ln1118_38 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_48"/></StgValue>
</operation>

<operation id="2189" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:804  %mul_ln1118_39 = mul i26 362, %sext_ln1118_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="2190" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:806  %trunc_ln851_53 = trunc i26 %mul_ln1118_39 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_53"/></StgValue>
</operation>

<operation id="2191" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:887  %add_ln708_5 = add i33 %trunc_ln1192_5, %shl_ln728_16

]]></Node>
<StgValue><ssdm name="add_ln708_5"/></StgValue>
</operation>

<operation id="2192" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:902  %sext_ln703_46 = sext i24 %add_ln703_54 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="2193" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:903  %sext_ln703_47 = sext i24 %add_ln703_53 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="2194" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:904  %add_ln1192_44 = add nsw i25 %sext_ln703_47, %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="2195" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:905  %p_Result_3_5 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_44, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3_5"/></StgValue>
</operation>

<operation id="2196" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:907  %trunc_ln851_55 = trunc i25 %add_ln1192_44 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_55"/></StgValue>
</operation>

<operation id="2197" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:908  %icmp_ln851_51 = icmp eq i9 %trunc_ln851_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_51"/></StgValue>
</operation>

<operation id="2198" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:923  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2199" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:926  %add_ln700_42 = add i15 1, %p_Result_9_5

]]></Node>
<StgValue><ssdm name="add_ln700_42"/></StgValue>
</operation>

<operation id="2200" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:927  %select_ln851_53 = select i1 %icmp_ln851_53, i15 %p_Result_9_5, i15 %add_ln700_42

]]></Node>
<StgValue><ssdm name="select_ln851_53"/></StgValue>
</operation>

<operation id="2201" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:928  %select_ln850_53 = select i1 %tmp_88, i15 %select_ln851_53, i15 %p_Result_9_5

]]></Node>
<StgValue><ssdm name="select_ln850_53"/></StgValue>
</operation>

<operation id="2202" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:930  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_55, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2203" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:933  %add_ln700_43 = add i15 1, %p_Result_12_5

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>

<operation id="2204" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:934  %select_ln851_54 = select i1 %icmp_ln851_54, i15 %p_Result_12_5, i15 %add_ln700_43

]]></Node>
<StgValue><ssdm name="select_ln851_54"/></StgValue>
</operation>

<operation id="2205" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:935  %select_ln850_54 = select i1 %tmp_89, i15 %select_ln851_54, i15 %p_Result_12_5

]]></Node>
<StgValue><ssdm name="select_ln850_54"/></StgValue>
</operation>

<operation id="2206" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:944  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_56, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2207" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:947  %add_ln700_45 = add i15 1, %p_Result_18_5

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>

<operation id="2208" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:948  %select_ln851_56 = select i1 %icmp_ln851_56, i15 %p_Result_18_5, i15 %add_ln700_45

]]></Node>
<StgValue><ssdm name="select_ln851_56"/></StgValue>
</operation>

<operation id="2209" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:949  %select_ln850_56 = select i1 %tmp_91, i15 %select_ln851_56, i15 %p_Result_18_5

]]></Node>
<StgValue><ssdm name="select_ln850_56"/></StgValue>
</operation>

<operation id="2210" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:951  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_10, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2211" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:954  %add_ln700_46 = add i15 1, %p_Result_21_5

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>

<operation id="2212" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:955  %select_ln851_57 = select i1 %icmp_ln851_57, i15 %p_Result_21_5, i15 %add_ln700_46

]]></Node>
<StgValue><ssdm name="select_ln851_57"/></StgValue>
</operation>

<operation id="2213" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:956  %select_ln850_57 = select i1 %tmp_92, i15 %select_ln851_57, i15 %p_Result_21_5

]]></Node>
<StgValue><ssdm name="select_ln850_57"/></StgValue>
</operation>

<operation id="2214" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:957  %sub_ln1193_11 = sub i25 %sext_ln703_46, %sext_ln703_47

]]></Node>
<StgValue><ssdm name="sub_ln1193_11"/></StgValue>
</operation>

<operation id="2215" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:958  %p_Result_24_5 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_11, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_24_5"/></StgValue>
</operation>

<operation id="2216" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:960  %trunc_ln851_60 = trunc i25 %sub_ln1193_11 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_60"/></StgValue>
</operation>

<operation id="2217" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:961  %icmp_ln851_58 = icmp eq i9 %trunc_ln851_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_58"/></StgValue>
</operation>

<operation id="2218" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1002  %mul_ln1118_48 = mul i33 602, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="2219" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1007  %mul_ln1118_49 = mul i33 710, %sext_ln1118_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="2220" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1012  %sext_ln1118_58 = sext i24 %sub_ln703_60 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="2221" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1013  %mul_ln1118_50 = mul i33 -200, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="2222" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1018  %sext_ln1192_6 = sext i24 %sub_ln703_59 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="2223" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1019  %mul_ln1192_6 = mul i33 -569, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="2224" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1024  %sext_ln1193_12 = sext i24 %sub_ln703_58 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_12"/></StgValue>
</operation>

<operation id="2225" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1025  %mul_ln1193_12 = mul i33 -851, %sext_ln1193_12

]]></Node>
<StgValue><ssdm name="mul_ln1193_12"/></StgValue>
</operation>

<operation id="2226" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1028  %sext_ln1193_13 = sext i24 %sub_ln703_57 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_13"/></StgValue>
</operation>

<operation id="2227" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1029  %mul_ln1193_13 = mul i33 -1004, %sext_ln1193_13

]]></Node>
<StgValue><ssdm name="mul_ln1193_13"/></StgValue>
</operation>

<operation id="2228" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1035  %sext_ln1118_59 = sext i25 %add_ln1192_49 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="2229" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1036  %mul_ln1118_51 = mul i33 277, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="2230" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1039  %sext_ln1118_39 = sext i24 %sub_ln703_62 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="2231" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1040  %sext_ln1118_60 = sext i24 %sub_ln703_62 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="2232" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1041  %mul_ln1118_52 = mul i34 391, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="2233" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1050  %mul_ln1118_53 = mul nsw i35 946, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="2234" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1058  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_61, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2235" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1061  %add_ln700_48 = add i15 1, %p_Result_13

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="2236" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1062  %select_ln851_60 = select i1 %icmp_ln851_60, i15 %p_Result_13, i15 %add_ln700_48

]]></Node>
<StgValue><ssdm name="select_ln851_60"/></StgValue>
</operation>

<operation id="2237" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1063  %select_ln850_60 = select i1 %tmp_95, i15 %select_ln851_60, i15 %p_Result_13

]]></Node>
<StgValue><ssdm name="select_ln850_60"/></StgValue>
</operation>

<operation id="2238" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1099  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_63, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2239" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1102  %add_ln700_52 = add i15 1, %p_Result_15_6

]]></Node>
<StgValue><ssdm name="add_ln700_52"/></StgValue>
</operation>

<operation id="2240" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1103  %select_ln851_65 = select i1 %icmp_ln851_65, i15 %p_Result_15_6, i15 %add_ln700_52

]]></Node>
<StgValue><ssdm name="select_ln851_65"/></StgValue>
</operation>

<operation id="2241" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1104  %select_ln850_65 = select i1 %tmp_100, i15 %select_ln851_65, i15 %p_Result_15_6

]]></Node>
<StgValue><ssdm name="select_ln850_65"/></StgValue>
</operation>

<operation id="2242" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1152  %mid_V_load_62 = load i24* %mid_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="mid_V_load_62"/></StgValue>
</operation>

<operation id="2243" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="24" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1154  %mid_V_load_63 = load i24* %mid_V_addr_71, align 16

]]></Node>
<StgValue><ssdm name="mid_V_load_63"/></StgValue>
</operation>

<operation id="2244" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1381  %trunc_ln281_29 = trunc i5 %quant_6_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_29"/></StgValue>
</operation>

<operation id="2245" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1384  %add_ln281_6 = add i4 -1, %trunc_ln281_29

]]></Node>
<StgValue><ssdm name="add_ln281_6"/></StgValue>
</operation>

<operation id="2246" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1591  %fdc_data_addr_20 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="fdc_data_addr_20"/></StgValue>
</operation>

<operation id="2247" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1592  %sext_ln281_19 = sext i8 %add_ln281_69 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_19"/></StgValue>
</operation>

<operation id="2248" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1593  store i11 %sext_ln281_19, i11* %fdc_data_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2249" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1595  %trunc_ln281_76 = trunc i5 %quant_21_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_76"/></StgValue>
</operation>

<operation id="2250" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1598  %add_ln281_21 = add i4 -1, %trunc_ln281_76

]]></Node>
<StgValue><ssdm name="add_ln281_21"/></StgValue>
</operation>

<operation id="2251" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1710  %fdc_data_addr_28 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="fdc_data_addr_28"/></StgValue>
</operation>

<operation id="2252" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1711  %sext_ln281_27 = sext i7 %add_ln281_77 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_27"/></StgValue>
</operation>

<operation id="2253" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1712  store i11 %sext_ln281_27, i11* %fdc_data_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2254" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1714  %trunc_ln281_118 = trunc i5 %quant_29_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_118"/></StgValue>
</operation>

<operation id="2255" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1717  %add_ln281_29 = add i4 -1, %trunc_ln281_118

]]></Node>
<StgValue><ssdm name="add_ln281_29"/></StgValue>
</operation>

<operation id="2256" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1841  %trunc_ln281_73 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_65, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_73"/></StgValue>
</operation>

<operation id="2257" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1842  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_65, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2258" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1939  %trunc_ln281_74 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_56, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_74"/></StgValue>
</operation>

<operation id="2259" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1940  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_56, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2260" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2038  %trunc_ln281_99 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_57, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_99"/></StgValue>
</operation>

<operation id="2261" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2039  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_57, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2262" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:752  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_38, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2263" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:754  %icmp_ln851_42 = icmp eq i9 %trunc_ln851_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_42"/></StgValue>
</operation>

<operation id="2264" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:755  %trunc_ln851_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_38, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_8"/></StgValue>
</operation>

<operation id="2265" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:756  %add_ln851_8 = add i16 1, %trunc_ln851_8

]]></Node>
<StgValue><ssdm name="add_ln851_8"/></StgValue>
</operation>

<operation id="2266" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:757  %select_ln851_42 = select i1 %icmp_ln851_42, i16 %trunc_ln851_8, i16 %add_ln851_8

]]></Node>
<StgValue><ssdm name="select_ln851_42"/></StgValue>
</operation>

<operation id="2267" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:758  %select_ln850_42 = select i1 %tmp_77, i16 %select_ln851_42, i16 %trunc_ln851_8

]]></Node>
<StgValue><ssdm name="select_ln850_42"/></StgValue>
</operation>

<operation id="2268" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:805  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_39, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="2269" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:807  %icmp_ln851_49 = icmp eq i9 %trunc_ln851_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_49"/></StgValue>
</operation>

<operation id="2270" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:808  %trunc_ln851_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_39, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_9"/></StgValue>
</operation>

<operation id="2271" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:809  %add_ln851_9 = add i16 1, %trunc_ln851_9

]]></Node>
<StgValue><ssdm name="add_ln851_9"/></StgValue>
</operation>

<operation id="2272" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:810  %select_ln851_49 = select i1 %icmp_ln851_49, i16 %trunc_ln851_9, i16 %add_ln851_9

]]></Node>
<StgValue><ssdm name="select_ln851_49"/></StgValue>
</operation>

<operation id="2273" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:811  %select_ln850_49 = select i1 %tmp_84, i16 %select_ln851_49, i16 %trunc_ln851_9

]]></Node>
<StgValue><ssdm name="select_ln850_49"/></StgValue>
</operation>

<operation id="2274" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:906  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_44, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2275" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:909  %add_ln700_41 = add i16 1, %p_Result_3_5

]]></Node>
<StgValue><ssdm name="add_ln700_41"/></StgValue>
</operation>

<operation id="2276" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:910  %select_ln851_51 = select i1 %icmp_ln851_51, i16 %p_Result_3_5, i16 %add_ln700_41

]]></Node>
<StgValue><ssdm name="select_ln851_51"/></StgValue>
</operation>

<operation id="2277" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:911  %select_ln850_51 = select i1 %tmp_86, i16 %select_ln851_51, i16 %p_Result_3_5

]]></Node>
<StgValue><ssdm name="select_ln850_51"/></StgValue>
</operation>

<operation id="2278" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:959  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_11, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2279" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:962  %add_ln700_47 = add i16 1, %p_Result_24_5

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="2280" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:963  %select_ln851_58 = select i1 %icmp_ln851_58, i16 %p_Result_24_5, i16 %add_ln700_47

]]></Node>
<StgValue><ssdm name="select_ln851_58"/></StgValue>
</operation>

<operation id="2281" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:964  %select_ln850_58 = select i1 %tmp_93, i16 %select_ln851_58, i16 %p_Result_24_5

]]></Node>
<StgValue><ssdm name="select_ln850_58"/></StgValue>
</operation>

<operation id="2282" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1002  %mul_ln1118_48 = mul i33 602, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="2283" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1007  %mul_ln1118_49 = mul i33 710, %sext_ln1118_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="2284" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1013  %mul_ln1118_50 = mul i33 -200, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="2285" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1019  %mul_ln1192_6 = mul i33 -569, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="2286" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1025  %mul_ln1193_12 = mul i33 -851, %sext_ln1193_12

]]></Node>
<StgValue><ssdm name="mul_ln1193_12"/></StgValue>
</operation>

<operation id="2287" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1029  %mul_ln1193_13 = mul i33 -1004, %sext_ln1193_13

]]></Node>
<StgValue><ssdm name="mul_ln1193_13"/></StgValue>
</operation>

<operation id="2288" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1036  %mul_ln1118_51 = mul i33 277, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="2289" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1041  %mul_ln1118_52 = mul i34 391, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="2290" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1050  %mul_ln1118_53 = mul nsw i35 946, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="2291" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1140  %add_ln703_64 = add i24 %mid_V_load_57, %mid_V_load_56

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="2292" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1145  %add_ln703_65 = add i24 %mid_V_load_59, %mid_V_load_58

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="2293" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1150  %add_ln703_66 = add i24 %mid_V_load_61, %mid_V_load_60

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="2294" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1155  %add_ln703_67 = add i24 %mid_V_load_63, %mid_V_load_62

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="2295" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1156  %sub_ln703_66 = sub i24 %mid_V_load_62, %mid_V_load_63

]]></Node>
<StgValue><ssdm name="sub_ln703_66"/></StgValue>
</operation>

<operation id="2296" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1157  %sub_ln703_67 = sub i24 %mid_V_load_60, %mid_V_load_61

]]></Node>
<StgValue><ssdm name="sub_ln703_67"/></StgValue>
</operation>

<operation id="2297" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1158  %sub_ln703_68 = sub i24 %mid_V_load_58, %mid_V_load_59

]]></Node>
<StgValue><ssdm name="sub_ln703_68"/></StgValue>
</operation>

<operation id="2298" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1159  %sub_ln703_69 = sub i24 %mid_V_load_56, %mid_V_load_57

]]></Node>
<StgValue><ssdm name="sub_ln703_69"/></StgValue>
</operation>

<operation id="2299" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1380  %trunc_ln281_28 = trunc i15 %select_ln850_60 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_28"/></StgValue>
</operation>

<operation id="2300" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1382  %zext_ln281_13 = zext i5 %quant_6_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_13"/></StgValue>
</operation>

<operation id="2301" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1383  %ashr_ln281_5 = ashr i15 %select_ln850_60, %zext_ln281_13

]]></Node>
<StgValue><ssdm name="ashr_ln281_5"/></StgValue>
</operation>

<operation id="2302" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1385  %zext_ln281_14 = zext i4 %add_ln281_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_14"/></StgValue>
</operation>

<operation id="2303" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1386  %shl_ln281_5 = shl i10 1, %zext_ln281_14

]]></Node>
<StgValue><ssdm name="shl_ln281_5"/></StgValue>
</operation>

<operation id="2304" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1387  %and_ln281_5 = and i10 %shl_ln281_5, %trunc_ln281_28

]]></Node>
<StgValue><ssdm name="and_ln281_5"/></StgValue>
</operation>

<operation id="2305" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1388  %lshr_ln281_5 = lshr i10 %and_ln281_5, %zext_ln281_14

]]></Node>
<StgValue><ssdm name="lshr_ln281_5"/></StgValue>
</operation>

<operation id="2306" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1389  %trunc_ln281_30 = trunc i15 %ashr_ln281_5 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_30"/></StgValue>
</operation>

<operation id="2307" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1390  %trunc_ln281_31 = trunc i10 %lshr_ln281_5 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_31"/></StgValue>
</operation>

<operation id="2308" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1391  %add_ln281_53 = add i7 %trunc_ln281_30, %trunc_ln281_31

]]></Node>
<StgValue><ssdm name="add_ln281_53"/></StgValue>
</operation>

<operation id="2309" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1464  %trunc_ln281_44 = trunc i5 %quant_12_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_44"/></StgValue>
</operation>

<operation id="2310" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1467  %add_ln281_12 = add i4 -1, %trunc_ln281_44

]]></Node>
<StgValue><ssdm name="add_ln281_12"/></StgValue>
</operation>

<operation id="2311" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1594  %trunc_ln281_75 = trunc i15 %select_ln850_53 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_75"/></StgValue>
</operation>

<operation id="2312" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1596  %zext_ln281_49 = zext i5 %quant_21_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_49"/></StgValue>
</operation>

<operation id="2313" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1597  %ashr_ln281_20 = ashr i15 %select_ln850_53, %zext_ln281_49

]]></Node>
<StgValue><ssdm name="ashr_ln281_20"/></StgValue>
</operation>

<operation id="2314" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1599  %zext_ln281_50 = zext i4 %add_ln281_21 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_50"/></StgValue>
</operation>

<operation id="2315" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1600  %shl_ln281_20 = shl i10 1, %zext_ln281_50

]]></Node>
<StgValue><ssdm name="shl_ln281_20"/></StgValue>
</operation>

<operation id="2316" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1601  %and_ln281_20 = and i10 %shl_ln281_20, %trunc_ln281_75

]]></Node>
<StgValue><ssdm name="and_ln281_20"/></StgValue>
</operation>

<operation id="2317" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1602  %lshr_ln281_20 = lshr i10 %and_ln281_20, %zext_ln281_50

]]></Node>
<StgValue><ssdm name="lshr_ln281_20"/></StgValue>
</operation>

<operation id="2318" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1603  %trunc_ln281_77 = trunc i15 %ashr_ln281_20 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_77"/></StgValue>
</operation>

<operation id="2319" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1604  %trunc_ln281_78 = trunc i10 %lshr_ln281_20 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_78"/></StgValue>
</operation>

<operation id="2320" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1605  %add_ln281_70 = add i7 %trunc_ln281_77, %trunc_ln281_78

]]></Node>
<StgValue><ssdm name="add_ln281_70"/></StgValue>
</operation>

<operation id="2321" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1713  %trunc_ln281_117 = trunc i15 %select_ln850_54 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_117"/></StgValue>
</operation>

<operation id="2322" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1715  %zext_ln281_66 = zext i5 %quant_29_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_66"/></StgValue>
</operation>

<operation id="2323" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1716  %ashr_ln281_28 = ashr i15 %select_ln850_54, %zext_ln281_66

]]></Node>
<StgValue><ssdm name="ashr_ln281_28"/></StgValue>
</operation>

<operation id="2324" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1718  %zext_ln281_67 = zext i4 %add_ln281_29 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_67"/></StgValue>
</operation>

<operation id="2325" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1719  %shl_ln281_28 = shl i10 1, %zext_ln281_67

]]></Node>
<StgValue><ssdm name="shl_ln281_28"/></StgValue>
</operation>

<operation id="2326" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1720  %and_ln281_28 = and i10 %shl_ln281_28, %trunc_ln281_117

]]></Node>
<StgValue><ssdm name="and_ln281_28"/></StgValue>
</operation>

<operation id="2327" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1721  %lshr_ln281_28 = lshr i10 %and_ln281_28, %zext_ln281_67

]]></Node>
<StgValue><ssdm name="lshr_ln281_28"/></StgValue>
</operation>

<operation id="2328" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1722  %trunc_ln281_119 = trunc i15 %ashr_ln281_28 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_119"/></StgValue>
</operation>

<operation id="2329" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1723  %trunc_ln281_120 = trunc i10 %lshr_ln281_28 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_120"/></StgValue>
</operation>

<operation id="2330" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1724  %add_ln281_78 = add i7 %trunc_ln281_119, %trunc_ln281_120

]]></Node>
<StgValue><ssdm name="add_ln281_78"/></StgValue>
</operation>

<operation id="2331" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1936  %fdc_data_addr_44 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="fdc_data_addr_44"/></StgValue>
</operation>

<operation id="2332" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1937  %sext_ln281_45 = sext i7 %add_ln281_93 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_45"/></StgValue>
</operation>

<operation id="2333" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1938  store i11 %sext_ln281_45, i11* %fdc_data_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2334" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2032  %zext_ln281_108 = zext i1 %tmp_120 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_108"/></StgValue>
</operation>

<operation id="2335" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2033  %sext_ln281_55 = sext i5 %trunc_ln281_88 to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_55"/></StgValue>
</operation>

<operation id="2336" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2034  %add_ln281_101 = add i6 %zext_ln281_108, %sext_ln281_55

]]></Node>
<StgValue><ssdm name="add_ln281_101"/></StgValue>
</operation>

<operation id="2337" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2035  %fdc_data_addr_52 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="fdc_data_addr_52"/></StgValue>
</operation>

<operation id="2338" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2036  %sext_ln281_56 = sext i6 %add_ln281_101 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_56"/></StgValue>
</operation>

<operation id="2339" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2037  store i11 %sext_ln281_56, i11* %fdc_data_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2106  %trunc_ln281_108 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_49, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln281_108"/></StgValue>
</operation>

<operation id="2341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2107  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_49, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2342" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:759  %trunc_ln281_7 = trunc i16 %select_ln850_42 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_7"/></StgValue>
</operation>

<operation id="2343" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:912  %sext_ln1118_54 = sext i16 %select_ln850_51 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="2344" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:913  %mul_ln1118_46 = mul i26 362, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="2345" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:965  %sext_ln1118_55 = sext i16 %select_ln850_58 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="2346" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:966  %mul_ln1118_47 = mul i26 362, %sext_ln1118_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="2347" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1013  %mul_ln1118_50 = mul i33 -200, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="2348" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1014  %tmp_27 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_48, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2349" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1015  %shl_ln728_17 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_27, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="2350" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1016  %add_ln1192_47 = add i33 %shl_ln728_17, %mul_ln1118_50

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="2351" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1017  %trunc_ln708_27 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_47, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="2352" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1019  %mul_ln1192_6 = mul i33 -569, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="2353" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1020  %tmp_28 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_49, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2354" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1021  %shl_ln728_18 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_28, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="2355" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1022  %add_ln1192_48 = add i33 %shl_ln728_18, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="2356" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1023  %trunc_ln708_28 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_48, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="2357" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1025  %mul_ln1193_12 = mul i33 -851, %sext_ln1193_12

]]></Node>
<StgValue><ssdm name="mul_ln1193_12"/></StgValue>
</operation>

<operation id="2358" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1026  %add_ln1193_12 = add i33 %shl_ln728_18, %mul_ln1193_12

]]></Node>
<StgValue><ssdm name="add_ln1193_12"/></StgValue>
</operation>

<operation id="2359" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1027  %trunc_ln708_29 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_12, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="2360" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1029  %mul_ln1193_13 = mul i33 -1004, %sext_ln1193_13

]]></Node>
<StgValue><ssdm name="mul_ln1193_13"/></StgValue>
</operation>

<operation id="2361" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1030  %add_ln1193_13 = add i33 %shl_ln728_17, %mul_ln1193_13

]]></Node>
<StgValue><ssdm name="add_ln1193_13"/></StgValue>
</operation>

<operation id="2362" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1031  %trunc_ln708_30 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_13, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="2363" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1036  %mul_ln1118_51 = mul i33 277, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="2364" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1041  %mul_ln1118_52 = mul i34 391, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="2365" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1047  %trunc_ln1192_6 = trunc i34 %mul_ln1118_52 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192_6"/></StgValue>
</operation>

<operation id="2366" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1050  %mul_ln1118_53 = mul nsw i35 946, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="2367" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1160  %sext_ln703_56 = sext i24 %sub_ln703_66 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="2368" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1161  %sext_ln703_57 = sext i24 %sub_ln703_69 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="2369" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1162  %add_ln1192_52 = add nsw i25 %sext_ln703_56, %sext_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="2370" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1165  %sext_ln703_58 = sext i24 %sub_ln703_67 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="2371" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1166  %sext_ln703_59 = sext i24 %sub_ln703_68 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="2372" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1167  %add_ln1192_53 = add nsw i25 %sext_ln703_58, %sext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="2373" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1170  %add_ln703_68 = add i24 %add_ln703_67, %add_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="2374" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1171  %add_ln703_69 = add i24 %add_ln703_66, %add_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="2375" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1172  %sub_ln703_70 = sub i24 %add_ln703_65, %add_ln703_66

]]></Node>
<StgValue><ssdm name="sub_ln703_70"/></StgValue>
</operation>

<operation id="2376" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1173  %sub_ln703_71 = sub i24 %add_ln703_64, %add_ln703_67

]]></Node>
<StgValue><ssdm name="sub_ln703_71"/></StgValue>
</operation>

<operation id="2377" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1377  %fdc_data_addr_5 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fdc_data_addr_5"/></StgValue>
</operation>

<operation id="2378" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1378  %sext_ln281_6 = sext i8 %add_ln281_52 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_6"/></StgValue>
</operation>

<operation id="2379" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1379  store i11 %sext_ln281_6, i11* %fdc_data_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2380" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1465  %zext_ln281_29 = zext i5 %quant_12_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_29"/></StgValue>
</operation>

<operation id="2381" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1466  %ashr_ln281_11 = ashr i16 %select_ln850_42, %zext_ln281_29

]]></Node>
<StgValue><ssdm name="ashr_ln281_11"/></StgValue>
</operation>

<operation id="2382" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1468  %zext_ln281_30 = zext i4 %add_ln281_12 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_30"/></StgValue>
</operation>

<operation id="2383" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1469  %shl_ln281_11 = shl i10 1, %zext_ln281_30

]]></Node>
<StgValue><ssdm name="shl_ln281_11"/></StgValue>
</operation>

<operation id="2384" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1470  %and_ln281_11 = and i10 %shl_ln281_11, %trunc_ln281_7

]]></Node>
<StgValue><ssdm name="and_ln281_11"/></StgValue>
</operation>

<operation id="2385" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1471  %lshr_ln281_11 = lshr i10 %and_ln281_11, %zext_ln281_30

]]></Node>
<StgValue><ssdm name="lshr_ln281_11"/></StgValue>
</operation>

<operation id="2386" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="9" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1472  %trunc_ln281_45 = trunc i16 %ashr_ln281_11 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_45"/></StgValue>
</operation>

<operation id="2387" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="9" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1473  %trunc_ln281_46 = trunc i10 %lshr_ln281_11 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln281_46"/></StgValue>
</operation>

<operation id="2388" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1474  %add_ln281_61 = add i9 %trunc_ln281_45, %trunc_ln281_46

]]></Node>
<StgValue><ssdm name="add_ln281_61"/></StgValue>
</operation>

<operation id="2389" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1835  %zext_ln281_82 = zext i1 %tmp_116 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_82"/></StgValue>
</operation>

<operation id="2390" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1836  %sext_ln281_36 = sext i5 %trunc_ln281_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_36"/></StgValue>
</operation>

<operation id="2391" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1837  %add_ln281_86 = add i6 %zext_ln281_82, %sext_ln281_36

]]></Node>
<StgValue><ssdm name="add_ln281_86"/></StgValue>
</operation>

<operation id="2392" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1838  %fdc_data_addr_37 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="fdc_data_addr_37"/></StgValue>
</operation>

<operation id="2393" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1839  %sext_ln281_37 = sext i6 %add_ln281_86 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_37"/></StgValue>
</operation>

<operation id="2394" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1840  store i11 %sext_ln281_37, i11* %fdc_data_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2395" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:913  %mul_ln1118_46 = mul i26 362, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="2396" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:966  %mul_ln1118_47 = mul i26 362, %sext_ln1118_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="2397" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1042  %sext_ln1118_61 = sext i34 %mul_ln1118_52 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="2398" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1043  %tmp_29 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_51, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2399" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1044  %shl_ln728_19 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_29, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="2400" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1045  %sext_ln728_6 = sext i33 %shl_ln728_19 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="2401" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1046  %zext_ln703_12 = zext i35 %sext_ln1118_61 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_12"/></StgValue>
</operation>

<operation id="2402" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1048  %add_ln1192_50 = add nsw i36 %sext_ln728_6, %zext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="2403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1051  %zext_ln703_13 = zext i35 %mul_ln1118_53 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_13"/></StgValue>
</operation>

<operation id="2404" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1052  %sub_ln1193_12 = sub nsw i36 %sext_ln728_6, %zext_ln703_13

]]></Node>
<StgValue><ssdm name="sub_ln1193_12"/></StgValue>
</operation>

<operation id="2405" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1053  %add_ln703_62 = add i24 %trunc_ln708_27, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="2406" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1054  %sub_ln703_64 = sub i24 %trunc_ln708_30, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="sub_ln703_64"/></StgValue>
</operation>

<operation id="2407" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1055  %sub_ln703_65 = sub i24 %trunc_ln708_27, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="sub_ln703_65"/></StgValue>
</operation>

<operation id="2408" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1056  %add_ln703_63 = add i24 %trunc_ln708_30, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="2409" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1084  %p_Result_9_6 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_50, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9_6"/></StgValue>
</operation>

<operation id="2410" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1086  %p_Result_11_6 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_50, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11_6"/></StgValue>
</operation>

<operation id="2411" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1087  %icmp_ln851_63 = icmp eq i9 %p_Result_11_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_63"/></StgValue>
</operation>

<operation id="2412" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1091  %p_Result_12_6 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_64, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_12_6"/></StgValue>
</operation>

<operation id="2413" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1093  %trunc_ln851_65 = trunc i24 %sub_ln703_64 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_65"/></StgValue>
</operation>

<operation id="2414" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1094  %icmp_ln851_64 = icmp eq i9 %trunc_ln851_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_64"/></StgValue>
</operation>

<operation id="2415" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1105  %p_Result_18_6 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_65, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_18_6"/></StgValue>
</operation>

<operation id="2416" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1107  %trunc_ln851_67 = trunc i24 %sub_ln703_65 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_67"/></StgValue>
</operation>

<operation id="2417" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1108  %icmp_ln851_66 = icmp eq i9 %trunc_ln851_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_66"/></StgValue>
</operation>

<operation id="2418" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1112  %p_Result_21_6 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_12, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_21_6"/></StgValue>
</operation>

<operation id="2419" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1114  %p_Result_23_6 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_12, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23_6"/></StgValue>
</operation>

<operation id="2420" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1115  %icmp_ln851_67 = icmp eq i9 %p_Result_23_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_67"/></StgValue>
</operation>

<operation id="2421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1163  %sext_ln1118_64 = sext i25 %add_ln1192_52 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="2422" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1164  %mul_ln1118_56 = mul i33 602, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="2423" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1168  %sext_ln1118_65 = sext i25 %add_ln1192_53 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="2424" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1169  %mul_ln1118_57 = mul i33 710, %sext_ln1118_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="2425" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1194  %sext_ln703_60 = sext i24 %sub_ln703_70 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="2426" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1195  %sext_ln703_61 = sext i24 %sub_ln703_71 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="2427" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1196  %add_ln1192_56 = add nsw i25 %sext_ln703_61, %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="2428" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1199  %add_ln703_70 = add i24 %add_ln703_68, %add_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="2429" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1200  %sub_ln703_72 = sub i24 %add_ln703_68, %add_ln703_69

]]></Node>
<StgValue><ssdm name="sub_ln703_72"/></StgValue>
</operation>

<operation id="2430" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1219  %p_Result_15 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_70, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="2431" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1221  %trunc_ln851_70 = trunc i24 %add_ln703_70 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_70"/></StgValue>
</operation>

<operation id="2432" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1222  %icmp_ln851_70 = icmp eq i9 %trunc_ln851_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_70"/></StgValue>
</operation>

<operation id="2433" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1260  %p_Result_15_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_72, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_15_7"/></StgValue>
</operation>

<operation id="2434" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1262  %trunc_ln851_74 = trunc i24 %sub_ln703_72 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_74"/></StgValue>
</operation>

<operation id="2435" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1263  %icmp_ln851_75 = icmp eq i9 %trunc_ln851_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_75"/></StgValue>
</operation>

<operation id="2436" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1475  %fdc_data_addr_12 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="fdc_data_addr_12"/></StgValue>
</operation>

<operation id="2437" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1476  %sext_ln281_11 = sext i9 %add_ln281_61 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_11"/></StgValue>
</operation>

<operation id="2438" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1477  store i11 %sext_ln281_11, i11* %fdc_data_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2439" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="7" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2108  %zext_ln281_118 = zext i1 %tmp_126 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_118"/></StgValue>
</operation>

<operation id="2440" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2109  %sext_ln281_69 = sext i6 %trunc_ln281_108 to i7

]]></Node>
<StgValue><ssdm name="sext_ln281_69"/></StgValue>
</operation>

<operation id="2441" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2110  %add_ln281_109 = add i7 %zext_ln281_118, %sext_ln281_69

]]></Node>
<StgValue><ssdm name="add_ln281_109"/></StgValue>
</operation>

<operation id="2442" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2111  %fdc_data_addr_60 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="fdc_data_addr_60"/></StgValue>
</operation>

<operation id="2443" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2112  %sext_ln281_70 = sext i7 %add_ln281_109 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_70"/></StgValue>
</operation>

<operation id="2444" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2113  store i11 %sext_ln281_70, i11* %fdc_data_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2445" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:913  %mul_ln1118_46 = mul i26 362, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="2446" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:915  %trunc_ln851_56 = trunc i26 %mul_ln1118_46 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_56"/></StgValue>
</operation>

<operation id="2447" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:966  %mul_ln1118_47 = mul i26 362, %sext_ln1118_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="2448" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:968  %trunc_ln851_61 = trunc i26 %mul_ln1118_47 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_61"/></StgValue>
</operation>

<operation id="2449" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1049  %add_ln708_6 = add i33 %trunc_ln1192_6, %shl_ln728_19

]]></Node>
<StgValue><ssdm name="add_ln708_6"/></StgValue>
</operation>

<operation id="2450" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1064  %sext_ln703_54 = sext i24 %add_ln703_63 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="2451" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1065  %sext_ln703_55 = sext i24 %add_ln703_62 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="2452" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1066  %add_ln1192_51 = add nsw i25 %sext_ln703_55, %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="2453" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1067  %p_Result_3_6 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_51, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3_6"/></StgValue>
</operation>

<operation id="2454" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1069  %trunc_ln851_63 = trunc i25 %add_ln1192_51 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_63"/></StgValue>
</operation>

<operation id="2455" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1070  %icmp_ln851_61 = icmp eq i9 %trunc_ln851_63, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_61"/></StgValue>
</operation>

<operation id="2456" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1085  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2457" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1088  %add_ln700_50 = add i15 1, %p_Result_9_6

]]></Node>
<StgValue><ssdm name="add_ln700_50"/></StgValue>
</operation>

<operation id="2458" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1089  %select_ln851_63 = select i1 %icmp_ln851_63, i15 %p_Result_9_6, i15 %add_ln700_50

]]></Node>
<StgValue><ssdm name="select_ln851_63"/></StgValue>
</operation>

<operation id="2459" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1090  %select_ln850_63 = select i1 %tmp_98, i15 %select_ln851_63, i15 %p_Result_9_6

]]></Node>
<StgValue><ssdm name="select_ln850_63"/></StgValue>
</operation>

<operation id="2460" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1092  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_64, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2461" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1095  %add_ln700_51 = add i15 1, %p_Result_12_6

]]></Node>
<StgValue><ssdm name="add_ln700_51"/></StgValue>
</operation>

<operation id="2462" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1096  %select_ln851_64 = select i1 %icmp_ln851_64, i15 %p_Result_12_6, i15 %add_ln700_51

]]></Node>
<StgValue><ssdm name="select_ln851_64"/></StgValue>
</operation>

<operation id="2463" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1097  %select_ln850_64 = select i1 %tmp_99, i15 %select_ln851_64, i15 %p_Result_12_6

]]></Node>
<StgValue><ssdm name="select_ln850_64"/></StgValue>
</operation>

<operation id="2464" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1106  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_65, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2465" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1109  %add_ln700_53 = add i15 1, %p_Result_18_6

]]></Node>
<StgValue><ssdm name="add_ln700_53"/></StgValue>
</operation>

<operation id="2466" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1110  %select_ln851_66 = select i1 %icmp_ln851_66, i15 %p_Result_18_6, i15 %add_ln700_53

]]></Node>
<StgValue><ssdm name="select_ln851_66"/></StgValue>
</operation>

<operation id="2467" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1111  %select_ln850_66 = select i1 %tmp_101, i15 %select_ln851_66, i15 %p_Result_18_6

]]></Node>
<StgValue><ssdm name="select_ln850_66"/></StgValue>
</operation>

<operation id="2468" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1113  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_12, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2469" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1116  %add_ln700_54 = add i15 1, %p_Result_21_6

]]></Node>
<StgValue><ssdm name="add_ln700_54"/></StgValue>
</operation>

<operation id="2470" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1117  %select_ln851_67 = select i1 %icmp_ln851_67, i15 %p_Result_21_6, i15 %add_ln700_54

]]></Node>
<StgValue><ssdm name="select_ln851_67"/></StgValue>
</operation>

<operation id="2471" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1118  %select_ln850_67 = select i1 %tmp_102, i15 %select_ln851_67, i15 %p_Result_21_6

]]></Node>
<StgValue><ssdm name="select_ln850_67"/></StgValue>
</operation>

<operation id="2472" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1119  %sub_ln1193_13 = sub i25 %sext_ln703_54, %sext_ln703_55

]]></Node>
<StgValue><ssdm name="sub_ln1193_13"/></StgValue>
</operation>

<operation id="2473" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1120  %p_Result_24_6 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_13, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_24_6"/></StgValue>
</operation>

<operation id="2474" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1122  %trunc_ln851_68 = trunc i25 %sub_ln1193_13 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_68"/></StgValue>
</operation>

<operation id="2475" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1123  %icmp_ln851_68 = icmp eq i9 %trunc_ln851_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_68"/></StgValue>
</operation>

<operation id="2476" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1164  %mul_ln1118_56 = mul i33 602, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="2477" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1169  %mul_ln1118_57 = mul i33 710, %sext_ln1118_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="2478" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1174  %sext_ln1118_66 = sext i24 %sub_ln703_69 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="2479" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1175  %mul_ln1118_58 = mul i33 -200, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="2480" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1180  %sext_ln1192_7 = sext i24 %sub_ln703_68 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="2481" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1181  %mul_ln1192_7 = mul i33 -569, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="2482" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1186  %sext_ln1193_14 = sext i24 %sub_ln703_67 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_14"/></StgValue>
</operation>

<operation id="2483" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1187  %mul_ln1193_14 = mul i33 -851, %sext_ln1193_14

]]></Node>
<StgValue><ssdm name="mul_ln1193_14"/></StgValue>
</operation>

<operation id="2484" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="33" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1190  %sext_ln1193_15 = sext i24 %sub_ln703_66 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1193_15"/></StgValue>
</operation>

<operation id="2485" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1191  %mul_ln1193_15 = mul i33 -1004, %sext_ln1193_15

]]></Node>
<StgValue><ssdm name="mul_ln1193_15"/></StgValue>
</operation>

<operation id="2486" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1197  %sext_ln1118_67 = sext i25 %add_ln1192_56 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="2487" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1198  %mul_ln1118_59 = mul i33 277, %sext_ln1118_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="2488" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="35" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1201  %sext_ln1118_44 = sext i24 %sub_ln703_71 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="2489" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1202  %sext_ln1118_68 = sext i24 %sub_ln703_71 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="2490" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1203  %mul_ln1118_60 = mul i34 391, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="2491" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1212  %mul_ln1118_61 = mul nsw i35 946, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="2492" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1220  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_70, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2493" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1223  %add_ln700_56 = add i15 1, %p_Result_15

]]></Node>
<StgValue><ssdm name="add_ln700_56"/></StgValue>
</operation>

<operation id="2494" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1224  %select_ln851_70 = select i1 %icmp_ln851_70, i15 %p_Result_15, i15 %add_ln700_56

]]></Node>
<StgValue><ssdm name="select_ln851_70"/></StgValue>
</operation>

<operation id="2495" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1225  %select_ln850_70 = select i1 %tmp_105, i15 %select_ln851_70, i15 %p_Result_15

]]></Node>
<StgValue><ssdm name="select_ln850_70"/></StgValue>
</operation>

<operation id="2496" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1261  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_72, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2497" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1264  %add_ln700_60 = add i15 1, %p_Result_15_7

]]></Node>
<StgValue><ssdm name="add_ln700_60"/></StgValue>
</operation>

<operation id="2498" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1265  %select_ln851_75 = select i1 %icmp_ln851_75, i15 %p_Result_15_7, i15 %add_ln700_60

]]></Node>
<StgValue><ssdm name="select_ln851_75"/></StgValue>
</operation>

<operation id="2499" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1266  %select_ln850_75 = select i1 %tmp_110, i15 %select_ln851_75, i15 %p_Result_15_7

]]></Node>
<StgValue><ssdm name="select_ln850_75"/></StgValue>
</operation>

<operation id="2500" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1396  %trunc_ln281_33 = trunc i5 %quant_7_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_33"/></StgValue>
</operation>

<operation id="2501" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1399  %add_ln281_7 = add i4 -1, %trunc_ln281_33

]]></Node>
<StgValue><ssdm name="add_ln281_7"/></StgValue>
</operation>

<operation id="2502" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1606  %fdc_data_addr_21 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="fdc_data_addr_21"/></StgValue>
</operation>

<operation id="2503" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1607  %sext_ln281_20 = sext i7 %add_ln281_70 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_20"/></StgValue>
</operation>

<operation id="2504" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1608  store i11 %sext_ln281_20, i11* %fdc_data_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2505" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1610  %trunc_ln281_80 = trunc i5 %quant_22_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_80"/></StgValue>
</operation>

<operation id="2506" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1613  %add_ln281_22 = add i4 -1, %trunc_ln281_80

]]></Node>
<StgValue><ssdm name="add_ln281_22"/></StgValue>
</operation>

<operation id="2507" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1725  %fdc_data_addr_29 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="fdc_data_addr_29"/></StgValue>
</operation>

<operation id="2508" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1726  %sext_ln281_28 = sext i7 %add_ln281_78 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_28"/></StgValue>
</operation>

<operation id="2509" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1727  store i11 %sext_ln281_28, i11* %fdc_data_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2510" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1729  %trunc_ln281_122 = trunc i5 %quant_30_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_122"/></StgValue>
</operation>

<operation id="2511" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1732  %add_ln281_30 = add i4 -1, %trunc_ln281_122

]]></Node>
<StgValue><ssdm name="add_ln281_30"/></StgValue>
</operation>

<operation id="2512" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1850  %trunc_ln281_150 = trunc i5 %quant_39_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_150"/></StgValue>
</operation>

<operation id="2513" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1853  %add_ln281_39 = add i4 -1, %trunc_ln281_150

]]></Node>
<StgValue><ssdm name="add_ln281_39"/></StgValue>
</operation>

<operation id="2514" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1947  %trunc_ln281_87 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_66, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_87"/></StgValue>
</operation>

<operation id="2515" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1948  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_66, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2516" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2046  %trunc_ln281_100 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_67, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_100"/></StgValue>
</operation>

<operation id="2517" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2047  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_67, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2518" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:914  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_46, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="2519" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:916  %icmp_ln851_52 = icmp eq i9 %trunc_ln851_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_52"/></StgValue>
</operation>

<operation id="2520" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:917  %trunc_ln851_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_46, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_s"/></StgValue>
</operation>

<operation id="2521" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:918  %add_ln851_10 = add i16 1, %trunc_ln851_s

]]></Node>
<StgValue><ssdm name="add_ln851_10"/></StgValue>
</operation>

<operation id="2522" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:919  %select_ln851_52 = select i1 %icmp_ln851_52, i16 %trunc_ln851_s, i16 %add_ln851_10

]]></Node>
<StgValue><ssdm name="select_ln851_52"/></StgValue>
</operation>

<operation id="2523" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:920  %select_ln850_52 = select i1 %tmp_87, i16 %select_ln851_52, i16 %trunc_ln851_s

]]></Node>
<StgValue><ssdm name="select_ln850_52"/></StgValue>
</operation>

<operation id="2524" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:967  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_47, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2525" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:969  %icmp_ln851_59 = icmp eq i9 %trunc_ln851_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_59"/></StgValue>
</operation>

<operation id="2526" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:970  %trunc_ln851_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_47, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_10"/></StgValue>
</operation>

<operation id="2527" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:971  %add_ln851_11 = add i16 1, %trunc_ln851_10

]]></Node>
<StgValue><ssdm name="add_ln851_11"/></StgValue>
</operation>

<operation id="2528" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:972  %select_ln851_59 = select i1 %icmp_ln851_59, i16 %trunc_ln851_10, i16 %add_ln851_11

]]></Node>
<StgValue><ssdm name="select_ln851_59"/></StgValue>
</operation>

<operation id="2529" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:973  %select_ln850_59 = select i1 %tmp_94, i16 %select_ln851_59, i16 %trunc_ln851_10

]]></Node>
<StgValue><ssdm name="select_ln850_59"/></StgValue>
</operation>

<operation id="2530" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1068  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_51, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2531" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1071  %add_ln700_49 = add i16 1, %p_Result_3_6

]]></Node>
<StgValue><ssdm name="add_ln700_49"/></StgValue>
</operation>

<operation id="2532" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1072  %select_ln851_61 = select i1 %icmp_ln851_61, i16 %p_Result_3_6, i16 %add_ln700_49

]]></Node>
<StgValue><ssdm name="select_ln851_61"/></StgValue>
</operation>

<operation id="2533" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1073  %select_ln850_61 = select i1 %tmp_96, i16 %select_ln851_61, i16 %p_Result_3_6

]]></Node>
<StgValue><ssdm name="select_ln850_61"/></StgValue>
</operation>

<operation id="2534" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1121  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_13, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2535" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1124  %add_ln700_55 = add i16 1, %p_Result_24_6

]]></Node>
<StgValue><ssdm name="add_ln700_55"/></StgValue>
</operation>

<operation id="2536" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1125  %select_ln851_68 = select i1 %icmp_ln851_68, i16 %p_Result_24_6, i16 %add_ln700_55

]]></Node>
<StgValue><ssdm name="select_ln851_68"/></StgValue>
</operation>

<operation id="2537" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1126  %select_ln850_68 = select i1 %tmp_103, i16 %select_ln851_68, i16 %p_Result_24_6

]]></Node>
<StgValue><ssdm name="select_ln850_68"/></StgValue>
</operation>

<operation id="2538" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1164  %mul_ln1118_56 = mul i33 602, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="2539" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1169  %mul_ln1118_57 = mul i33 710, %sext_ln1118_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="2540" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1175  %mul_ln1118_58 = mul i33 -200, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="2541" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1181  %mul_ln1192_7 = mul i33 -569, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="2542" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1187  %mul_ln1193_14 = mul i33 -851, %sext_ln1193_14

]]></Node>
<StgValue><ssdm name="mul_ln1193_14"/></StgValue>
</operation>

<operation id="2543" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1191  %mul_ln1193_15 = mul i33 -1004, %sext_ln1193_15

]]></Node>
<StgValue><ssdm name="mul_ln1193_15"/></StgValue>
</operation>

<operation id="2544" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1198  %mul_ln1118_59 = mul i33 277, %sext_ln1118_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="2545" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1203  %mul_ln1118_60 = mul i34 391, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="2546" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1212  %mul_ln1118_61 = mul nsw i35 946, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="2547" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1395  %trunc_ln281_32 = trunc i15 %select_ln850_70 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_32"/></StgValue>
</operation>

<operation id="2548" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1397  %zext_ln281_15 = zext i5 %quant_7_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_15"/></StgValue>
</operation>

<operation id="2549" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1398  %ashr_ln281_6 = ashr i15 %select_ln850_70, %zext_ln281_15

]]></Node>
<StgValue><ssdm name="ashr_ln281_6"/></StgValue>
</operation>

<operation id="2550" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1400  %zext_ln281_16 = zext i4 %add_ln281_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_16"/></StgValue>
</operation>

<operation id="2551" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1401  %shl_ln281_6 = shl i10 1, %zext_ln281_16

]]></Node>
<StgValue><ssdm name="shl_ln281_6"/></StgValue>
</operation>

<operation id="2552" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1402  %and_ln281_6 = and i10 %shl_ln281_6, %trunc_ln281_32

]]></Node>
<StgValue><ssdm name="and_ln281_6"/></StgValue>
</operation>

<operation id="2553" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1403  %lshr_ln281_6 = lshr i10 %and_ln281_6, %zext_ln281_16

]]></Node>
<StgValue><ssdm name="lshr_ln281_6"/></StgValue>
</operation>

<operation id="2554" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1404  %trunc_ln281_34 = trunc i15 %ashr_ln281_6 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_34"/></StgValue>
</operation>

<operation id="2555" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1405  %trunc_ln281_35 = trunc i10 %lshr_ln281_6 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_35"/></StgValue>
</operation>

<operation id="2556" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1406  %add_ln281_54 = add i7 %trunc_ln281_34, %trunc_ln281_35

]]></Node>
<StgValue><ssdm name="add_ln281_54"/></StgValue>
</operation>

<operation id="2557" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1478  %trunc_ln281_47 = trunc i5 %quant_13_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_47"/></StgValue>
</operation>

<operation id="2558" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1481  %add_ln281_13 = add i4 -1, %trunc_ln281_47

]]></Node>
<StgValue><ssdm name="add_ln281_13"/></StgValue>
</operation>

<operation id="2559" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1609  %trunc_ln281_79 = trunc i15 %select_ln850_63 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_79"/></StgValue>
</operation>

<operation id="2560" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1611  %zext_ln281_51 = zext i5 %quant_22_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_51"/></StgValue>
</operation>

<operation id="2561" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1612  %ashr_ln281_21 = ashr i15 %select_ln850_63, %zext_ln281_51

]]></Node>
<StgValue><ssdm name="ashr_ln281_21"/></StgValue>
</operation>

<operation id="2562" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1614  %zext_ln281_52 = zext i4 %add_ln281_22 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_52"/></StgValue>
</operation>

<operation id="2563" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1615  %shl_ln281_21 = shl i10 1, %zext_ln281_52

]]></Node>
<StgValue><ssdm name="shl_ln281_21"/></StgValue>
</operation>

<operation id="2564" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1616  %and_ln281_21 = and i10 %shl_ln281_21, %trunc_ln281_79

]]></Node>
<StgValue><ssdm name="and_ln281_21"/></StgValue>
</operation>

<operation id="2565" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1617  %lshr_ln281_21 = lshr i10 %and_ln281_21, %zext_ln281_52

]]></Node>
<StgValue><ssdm name="lshr_ln281_21"/></StgValue>
</operation>

<operation id="2566" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1618  %trunc_ln281_81 = trunc i15 %ashr_ln281_21 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_81"/></StgValue>
</operation>

<operation id="2567" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1619  %trunc_ln281_82 = trunc i10 %lshr_ln281_21 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_82"/></StgValue>
</operation>

<operation id="2568" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1620  %add_ln281_71 = add i7 %trunc_ln281_81, %trunc_ln281_82

]]></Node>
<StgValue><ssdm name="add_ln281_71"/></StgValue>
</operation>

<operation id="2569" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1728  %trunc_ln281_121 = trunc i15 %select_ln850_64 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_121"/></StgValue>
</operation>

<operation id="2570" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1730  %zext_ln281_68 = zext i5 %quant_30_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_68"/></StgValue>
</operation>

<operation id="2571" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1731  %ashr_ln281_29 = ashr i15 %select_ln850_64, %zext_ln281_68

]]></Node>
<StgValue><ssdm name="ashr_ln281_29"/></StgValue>
</operation>

<operation id="2572" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1733  %zext_ln281_69 = zext i4 %add_ln281_30 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_69"/></StgValue>
</operation>

<operation id="2573" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1734  %shl_ln281_29 = shl i10 1, %zext_ln281_69

]]></Node>
<StgValue><ssdm name="shl_ln281_29"/></StgValue>
</operation>

<operation id="2574" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1735  %and_ln281_29 = and i10 %shl_ln281_29, %trunc_ln281_121

]]></Node>
<StgValue><ssdm name="and_ln281_29"/></StgValue>
</operation>

<operation id="2575" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1736  %lshr_ln281_29 = lshr i10 %and_ln281_29, %zext_ln281_69

]]></Node>
<StgValue><ssdm name="lshr_ln281_29"/></StgValue>
</operation>

<operation id="2576" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1737  %trunc_ln281_123 = trunc i15 %ashr_ln281_29 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_123"/></StgValue>
</operation>

<operation id="2577" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1738  %trunc_ln281_124 = trunc i10 %lshr_ln281_29 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_124"/></StgValue>
</operation>

<operation id="2578" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1739  %add_ln281_79 = add i7 %trunc_ln281_123, %trunc_ln281_124

]]></Node>
<StgValue><ssdm name="add_ln281_79"/></StgValue>
</operation>

<operation id="2579" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1849  %trunc_ln281_149 = trunc i15 %select_ln850_75 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_149"/></StgValue>
</operation>

<operation id="2580" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1851  %zext_ln281_84 = zext i5 %quant_39_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_84"/></StgValue>
</operation>

<operation id="2581" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1852  %ashr_ln281_36 = ashr i15 %select_ln850_75, %zext_ln281_84

]]></Node>
<StgValue><ssdm name="ashr_ln281_36"/></StgValue>
</operation>

<operation id="2582" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1854  %zext_ln281_85 = zext i4 %add_ln281_39 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_85"/></StgValue>
</operation>

<operation id="2583" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1855  %shl_ln281_36 = shl i10 1, %zext_ln281_85

]]></Node>
<StgValue><ssdm name="shl_ln281_36"/></StgValue>
</operation>

<operation id="2584" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1856  %and_ln281_36 = and i10 %shl_ln281_36, %trunc_ln281_149

]]></Node>
<StgValue><ssdm name="and_ln281_36"/></StgValue>
</operation>

<operation id="2585" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1857  %lshr_ln281_36 = lshr i10 %and_ln281_36, %zext_ln281_85

]]></Node>
<StgValue><ssdm name="lshr_ln281_36"/></StgValue>
</operation>

<operation id="2586" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1858  %trunc_ln281_151 = trunc i15 %ashr_ln281_36 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_151"/></StgValue>
</operation>

<operation id="2587" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1859  %trunc_ln281_152 = trunc i10 %lshr_ln281_36 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_152"/></StgValue>
</operation>

<operation id="2588" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1860  %add_ln281_88 = add i7 %trunc_ln281_151, %trunc_ln281_152

]]></Node>
<StgValue><ssdm name="add_ln281_88"/></StgValue>
</operation>

<operation id="2589" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1941  %zext_ln281_96 = zext i1 %tmp_118 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_96"/></StgValue>
</operation>

<operation id="2590" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1942  %sext_ln281_46 = sext i5 %trunc_ln281_74 to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_46"/></StgValue>
</operation>

<operation id="2591" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1943  %add_ln281_94 = add i6 %zext_ln281_96, %sext_ln281_46

]]></Node>
<StgValue><ssdm name="add_ln281_94"/></StgValue>
</operation>

<operation id="2592" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1944  %fdc_data_addr_45 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="fdc_data_addr_45"/></StgValue>
</operation>

<operation id="2593" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1945  %sext_ln281_47 = sext i6 %add_ln281_94 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_47"/></StgValue>
</operation>

<operation id="2594" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1946  store i11 %sext_ln281_47, i11* %fdc_data_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2595" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2040  %zext_ln281_109 = zext i1 %tmp_121 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_109"/></StgValue>
</operation>

<operation id="2596" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2041  %sext_ln281_57 = sext i5 %trunc_ln281_99 to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_57"/></StgValue>
</operation>

<operation id="2597" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2042  %add_ln281_102 = add i6 %zext_ln281_109, %sext_ln281_57

]]></Node>
<StgValue><ssdm name="add_ln281_102"/></StgValue>
</operation>

<operation id="2598" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2043  %fdc_data_addr_53 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="fdc_data_addr_53"/></StgValue>
</operation>

<operation id="2599" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2044  %sext_ln281_58 = sext i6 %add_ln281_102 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_58"/></StgValue>
</operation>

<operation id="2600" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2045  store i11 %sext_ln281_58, i11* %fdc_data_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2601" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2114  %trunc_ln281_109 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_59, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln281_109"/></StgValue>
</operation>

<operation id="2602" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2115  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_59, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2603" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:921  %trunc_ln281_8 = trunc i16 %select_ln850_52 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_8"/></StgValue>
</operation>

<operation id="2604" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1074  %sext_ln1118_62 = sext i16 %select_ln850_61 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="2605" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1075  %mul_ln1118_54 = mul i26 362, %sext_ln1118_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="2606" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1127  %sext_ln1118_63 = sext i16 %select_ln850_68 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="2607" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1128  %mul_ln1118_55 = mul i26 362, %sext_ln1118_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="2608" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1175  %mul_ln1118_58 = mul i33 -200, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="2609" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1176  %tmp_30 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_56, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2610" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1177  %shl_ln728_20 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_30, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="2611" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1178  %add_ln1192_54 = add i33 %shl_ln728_20, %mul_ln1118_58

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="2612" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1179  %trunc_ln708_31 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_54, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="2613" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1181  %mul_ln1192_7 = mul i33 -569, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="2614" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1182  %tmp_31 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_57, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2615" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1183  %shl_ln728_21 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_31, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="2616" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1184  %add_ln1192_55 = add i33 %shl_ln728_21, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="2617" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1185  %trunc_ln708_32 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_55, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="2618" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1187  %mul_ln1193_14 = mul i33 -851, %sext_ln1193_14

]]></Node>
<StgValue><ssdm name="mul_ln1193_14"/></StgValue>
</operation>

<operation id="2619" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1188  %add_ln1193_14 = add i33 %shl_ln728_21, %mul_ln1193_14

]]></Node>
<StgValue><ssdm name="add_ln1193_14"/></StgValue>
</operation>

<operation id="2620" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1189  %trunc_ln708_33 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_14, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="2621" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1191  %mul_ln1193_15 = mul i33 -1004, %sext_ln1193_15

]]></Node>
<StgValue><ssdm name="mul_ln1193_15"/></StgValue>
</operation>

<operation id="2622" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1192  %add_ln1193_15 = add i33 %shl_ln728_20, %mul_ln1193_15

]]></Node>
<StgValue><ssdm name="add_ln1193_15"/></StgValue>
</operation>

<operation id="2623" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1193  %trunc_ln708_34 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_15, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="2624" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1198  %mul_ln1118_59 = mul i33 277, %sext_ln1118_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="2625" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1203  %mul_ln1118_60 = mul i34 391, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="2626" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="33" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1209  %trunc_ln1192_7 = trunc i34 %mul_ln1118_60 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1192_7"/></StgValue>
</operation>

<operation id="2627" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1212  %mul_ln1118_61 = mul nsw i35 946, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="2628" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1392  %fdc_data_addr_6 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="fdc_data_addr_6"/></StgValue>
</operation>

<operation id="2629" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1393  %sext_ln281_7 = sext i7 %add_ln281_53 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_7"/></StgValue>
</operation>

<operation id="2630" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1394  store i11 %sext_ln281_7, i11* %fdc_data_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2631" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1479  %zext_ln281_31 = zext i5 %quant_13_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_31"/></StgValue>
</operation>

<operation id="2632" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1480  %ashr_ln281_12 = ashr i16 %select_ln850_52, %zext_ln281_31

]]></Node>
<StgValue><ssdm name="ashr_ln281_12"/></StgValue>
</operation>

<operation id="2633" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1482  %zext_ln281_32 = zext i4 %add_ln281_13 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_32"/></StgValue>
</operation>

<operation id="2634" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1483  %shl_ln281_12 = shl i10 1, %zext_ln281_32

]]></Node>
<StgValue><ssdm name="shl_ln281_12"/></StgValue>
</operation>

<operation id="2635" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1484  %and_ln281_12 = and i10 %shl_ln281_12, %trunc_ln281_8

]]></Node>
<StgValue><ssdm name="and_ln281_12"/></StgValue>
</operation>

<operation id="2636" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1485  %lshr_ln281_12 = lshr i10 %and_ln281_12, %zext_ln281_32

]]></Node>
<StgValue><ssdm name="lshr_ln281_12"/></StgValue>
</operation>

<operation id="2637" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1486  %trunc_ln281_48 = trunc i16 %ashr_ln281_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_48"/></StgValue>
</operation>

<operation id="2638" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1487  %trunc_ln281_49 = trunc i10 %lshr_ln281_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_49"/></StgValue>
</operation>

<operation id="2639" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1488  %add_ln281_62 = add i8 %trunc_ln281_48, %trunc_ln281_49

]]></Node>
<StgValue><ssdm name="add_ln281_62"/></StgValue>
</operation>

<operation id="2640" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1843  %zext_ln281_83 = zext i1 %tmp_117 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_83"/></StgValue>
</operation>

<operation id="2641" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1844  %sext_ln281_38 = sext i5 %trunc_ln281_73 to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_38"/></StgValue>
</operation>

<operation id="2642" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1845  %add_ln281_87 = add i6 %zext_ln281_83, %sext_ln281_38

]]></Node>
<StgValue><ssdm name="add_ln281_87"/></StgValue>
</operation>

<operation id="2643" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1846  %fdc_data_addr_38 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="fdc_data_addr_38"/></StgValue>
</operation>

<operation id="2644" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1847  %sext_ln281_39 = sext i6 %add_ln281_87 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_39"/></StgValue>
</operation>

<operation id="2645" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1848  store i11 %sext_ln281_39, i11* %fdc_data_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2646" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1075  %mul_ln1118_54 = mul i26 362, %sext_ln1118_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="2647" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1128  %mul_ln1118_55 = mul i26 362, %sext_ln1118_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="2648" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="35" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1204  %sext_ln1118_69 = sext i34 %mul_ln1118_60 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="2649" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="24" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1205  %tmp_32 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_59, i32 9, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2650" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1206  %shl_ln728_22 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_32, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="2651" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="36" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1207  %sext_ln728_7 = sext i33 %shl_ln728_22 to i36

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="2652" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1208  %zext_ln703_14 = zext i35 %sext_ln1118_69 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_14"/></StgValue>
</operation>

<operation id="2653" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1210  %add_ln1192_57 = add nsw i36 %sext_ln728_7, %zext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="2654" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1213  %zext_ln703_15 = zext i35 %mul_ln1118_61 to i36

]]></Node>
<StgValue><ssdm name="zext_ln703_15"/></StgValue>
</operation>

<operation id="2655" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1214  %sub_ln1193_14 = sub nsw i36 %sext_ln728_7, %zext_ln703_15

]]></Node>
<StgValue><ssdm name="sub_ln1193_14"/></StgValue>
</operation>

<operation id="2656" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1215  %add_ln703_71 = add i24 %trunc_ln708_31, %trunc_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="2657" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1216  %sub_ln703_73 = sub i24 %trunc_ln708_34, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="sub_ln703_73"/></StgValue>
</operation>

<operation id="2658" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1217  %sub_ln703_74 = sub i24 %trunc_ln708_31, %trunc_ln708_33

]]></Node>
<StgValue><ssdm name="sub_ln703_74"/></StgValue>
</operation>

<operation id="2659" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1218  %add_ln703_72 = add i24 %trunc_ln708_34, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="2660" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1246  %p_Result_9_7 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_57, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_9_7"/></StgValue>
</operation>

<operation id="2661" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1248  %p_Result_11_7 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_57, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11_7"/></StgValue>
</operation>

<operation id="2662" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1249  %icmp_ln851_73 = icmp eq i9 %p_Result_11_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_73"/></StgValue>
</operation>

<operation id="2663" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1253  %p_Result_12_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_73, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_12_7"/></StgValue>
</operation>

<operation id="2664" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1255  %trunc_ln851_73 = trunc i24 %sub_ln703_73 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_73"/></StgValue>
</operation>

<operation id="2665" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1256  %icmp_ln851_74 = icmp eq i9 %trunc_ln851_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_74"/></StgValue>
</operation>

<operation id="2666" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1267  %p_Result_18_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_74, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_18_7"/></StgValue>
</operation>

<operation id="2667" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="9" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1269  %trunc_ln851_75 = trunc i24 %sub_ln703_74 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_75"/></StgValue>
</operation>

<operation id="2668" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1270  %icmp_ln851_76 = icmp eq i9 %trunc_ln851_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_76"/></StgValue>
</operation>

<operation id="2669" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1274  %p_Result_21_7 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_14, i32 18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_21_7"/></StgValue>
</operation>

<operation id="2670" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1276  %p_Result_23_7 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_14, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23_7"/></StgValue>
</operation>

<operation id="2671" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1277  %icmp_ln851_77 = icmp eq i9 %p_Result_23_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_77"/></StgValue>
</operation>

<operation id="2672" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1489  %fdc_data_addr_13 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="fdc_data_addr_13"/></StgValue>
</operation>

<operation id="2673" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1490  %sext_ln281_12 = sext i8 %add_ln281_62 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_12"/></StgValue>
</operation>

<operation id="2674" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1491  store i11 %sext_ln281_12, i11* %fdc_data_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2675" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="7" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2116  %zext_ln281_119 = zext i1 %tmp_127 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_119"/></StgValue>
</operation>

<operation id="2676" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2117  %sext_ln281_71 = sext i6 %trunc_ln281_109 to i7

]]></Node>
<StgValue><ssdm name="sext_ln281_71"/></StgValue>
</operation>

<operation id="2677" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2118  %add_ln281_110 = add i7 %zext_ln281_119, %sext_ln281_71

]]></Node>
<StgValue><ssdm name="add_ln281_110"/></StgValue>
</operation>

<operation id="2678" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2119  %fdc_data_addr_61 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="fdc_data_addr_61"/></StgValue>
</operation>

<operation id="2679" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2120  %sext_ln281_72 = sext i7 %add_ln281_110 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_72"/></StgValue>
</operation>

<operation id="2680" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2121  store i11 %sext_ln281_72, i11* %fdc_data_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2681" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1075  %mul_ln1118_54 = mul i26 362, %sext_ln1118_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="2682" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1077  %trunc_ln851_64 = trunc i26 %mul_ln1118_54 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_64"/></StgValue>
</operation>

<operation id="2683" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1128  %mul_ln1118_55 = mul i26 362, %sext_ln1118_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="2684" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1130  %trunc_ln851_69 = trunc i26 %mul_ln1118_55 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_69"/></StgValue>
</operation>

<operation id="2685" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1211  %add_ln708_7 = add i33 %trunc_ln1192_7, %shl_ln728_22

]]></Node>
<StgValue><ssdm name="add_ln708_7"/></StgValue>
</operation>

<operation id="2686" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1226  %sext_ln703_62 = sext i24 %add_ln703_72 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="2687" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1227  %sext_ln703_63 = sext i24 %add_ln703_71 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="2688" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1228  %add_ln1192_58 = add nsw i25 %sext_ln703_63, %sext_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="2689" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1229  %p_Result_3_7 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_58, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_3_7"/></StgValue>
</operation>

<operation id="2690" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1231  %trunc_ln851_71 = trunc i25 %add_ln1192_58 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_71"/></StgValue>
</operation>

<operation id="2691" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1232  %icmp_ln851_71 = icmp eq i9 %trunc_ln851_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_71"/></StgValue>
</operation>

<operation id="2692" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1247  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_7, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2693" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1250  %add_ln700_58 = add i15 1, %p_Result_9_7

]]></Node>
<StgValue><ssdm name="add_ln700_58"/></StgValue>
</operation>

<operation id="2694" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1251  %select_ln851_73 = select i1 %icmp_ln851_73, i15 %p_Result_9_7, i15 %add_ln700_58

]]></Node>
<StgValue><ssdm name="select_ln851_73"/></StgValue>
</operation>

<operation id="2695" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1252  %select_ln850_73 = select i1 %tmp_108, i15 %select_ln851_73, i15 %p_Result_9_7

]]></Node>
<StgValue><ssdm name="select_ln850_73"/></StgValue>
</operation>

<operation id="2696" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1254  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_73, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2697" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1257  %add_ln700_59 = add i15 1, %p_Result_12_7

]]></Node>
<StgValue><ssdm name="add_ln700_59"/></StgValue>
</operation>

<operation id="2698" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1258  %select_ln851_74 = select i1 %icmp_ln851_74, i15 %p_Result_12_7, i15 %add_ln700_59

]]></Node>
<StgValue><ssdm name="select_ln851_74"/></StgValue>
</operation>

<operation id="2699" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1259  %select_ln850_74 = select i1 %tmp_109, i15 %select_ln851_74, i15 %p_Result_12_7

]]></Node>
<StgValue><ssdm name="select_ln850_74"/></StgValue>
</operation>

<operation id="2700" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1268  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_74, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2701" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1271  %add_ln700_61 = add i15 1, %p_Result_18_7

]]></Node>
<StgValue><ssdm name="add_ln700_61"/></StgValue>
</operation>

<operation id="2702" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1272  %select_ln851_76 = select i1 %icmp_ln851_76, i15 %p_Result_18_7, i15 %add_ln700_61

]]></Node>
<StgValue><ssdm name="select_ln851_76"/></StgValue>
</operation>

<operation id="2703" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1273  %select_ln850_76 = select i1 %tmp_111, i15 %select_ln851_76, i15 %p_Result_18_7

]]></Node>
<StgValue><ssdm name="select_ln850_76"/></StgValue>
</operation>

<operation id="2704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1275  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_14, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2705" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1278  %add_ln700_62 = add i15 1, %p_Result_21_7

]]></Node>
<StgValue><ssdm name="add_ln700_62"/></StgValue>
</operation>

<operation id="2706" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1279  %select_ln851_77 = select i1 %icmp_ln851_77, i15 %p_Result_21_7, i15 %add_ln700_62

]]></Node>
<StgValue><ssdm name="select_ln851_77"/></StgValue>
</operation>

<operation id="2707" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1280  %select_ln850_77 = select i1 %tmp_112, i15 %select_ln851_77, i15 %p_Result_21_7

]]></Node>
<StgValue><ssdm name="select_ln850_77"/></StgValue>
</operation>

<operation id="2708" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1281  %sub_ln1193_15 = sub i25 %sext_ln703_62, %sext_ln703_63

]]></Node>
<StgValue><ssdm name="sub_ln1193_15"/></StgValue>
</operation>

<operation id="2709" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1282  %p_Result_24_7 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_15, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_24_7"/></StgValue>
</operation>

<operation id="2710" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="9" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1284  %trunc_ln851_76 = trunc i25 %sub_ln1193_15 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_76"/></StgValue>
</operation>

<operation id="2711" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1285  %icmp_ln851_78 = icmp eq i9 %trunc_ln851_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_78"/></StgValue>
</operation>

<operation id="2712" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1621  %fdc_data_addr_22 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="fdc_data_addr_22"/></StgValue>
</operation>

<operation id="2713" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1622  %sext_ln281_21 = sext i7 %add_ln281_71 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_21"/></StgValue>
</operation>

<operation id="2714" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1623  store i11 %sext_ln281_21, i11* %fdc_data_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2715" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1625  %trunc_ln281_84 = trunc i5 %quant_23_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_84"/></StgValue>
</operation>

<operation id="2716" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1628  %add_ln281_23 = add i4 -1, %trunc_ln281_84

]]></Node>
<StgValue><ssdm name="add_ln281_23"/></StgValue>
</operation>

<operation id="2717" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1740  %fdc_data_addr_30 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="fdc_data_addr_30"/></StgValue>
</operation>

<operation id="2718" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1741  %sext_ln281_29 = sext i7 %add_ln281_79 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_29"/></StgValue>
</operation>

<operation id="2719" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1742  store i11 %sext_ln281_29, i11* %fdc_data_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2720" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1744  %trunc_ln281_126 = trunc i5 %quant_31_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_126"/></StgValue>
</operation>

<operation id="2721" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1747  %add_ln281_31 = add i4 -1, %trunc_ln281_126

]]></Node>
<StgValue><ssdm name="add_ln281_31"/></StgValue>
</operation>

<operation id="2722" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1956  %trunc_ln281_174 = trunc i5 %quant_47_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_174"/></StgValue>
</operation>

<operation id="2723" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1959  %add_ln281_47 = add i4 -1, %trunc_ln281_174

]]></Node>
<StgValue><ssdm name="add_ln281_47"/></StgValue>
</operation>

<operation id="2724" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2054  %trunc_ln281_101 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_77, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln281_101"/></StgValue>
</operation>

<operation id="2725" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2055  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_77, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2726" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1076  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_54, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2727" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1078  %icmp_ln851_62 = icmp eq i9 %trunc_ln851_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_62"/></StgValue>
</operation>

<operation id="2728" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1079  %trunc_ln851_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_54, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_11"/></StgValue>
</operation>

<operation id="2729" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1080  %add_ln851_12 = add i16 1, %trunc_ln851_11

]]></Node>
<StgValue><ssdm name="add_ln851_12"/></StgValue>
</operation>

<operation id="2730" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1081  %select_ln851_62 = select i1 %icmp_ln851_62, i16 %trunc_ln851_11, i16 %add_ln851_12

]]></Node>
<StgValue><ssdm name="select_ln851_62"/></StgValue>
</operation>

<operation id="2731" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1082  %select_ln850_62 = select i1 %tmp_97, i16 %select_ln851_62, i16 %trunc_ln851_11

]]></Node>
<StgValue><ssdm name="select_ln850_62"/></StgValue>
</operation>

<operation id="2732" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1129  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_55, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2733" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1131  %icmp_ln851_69 = icmp eq i9 %trunc_ln851_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_69"/></StgValue>
</operation>

<operation id="2734" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1132  %trunc_ln851_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_55, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_12"/></StgValue>
</operation>

<operation id="2735" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1133  %add_ln851_13 = add i16 1, %trunc_ln851_12

]]></Node>
<StgValue><ssdm name="add_ln851_13"/></StgValue>
</operation>

<operation id="2736" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1134  %select_ln851_69 = select i1 %icmp_ln851_69, i16 %trunc_ln851_12, i16 %add_ln851_13

]]></Node>
<StgValue><ssdm name="select_ln851_69"/></StgValue>
</operation>

<operation id="2737" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1135  %select_ln850_69 = select i1 %tmp_104, i16 %select_ln851_69, i16 %trunc_ln851_12

]]></Node>
<StgValue><ssdm name="select_ln850_69"/></StgValue>
</operation>

<operation id="2738" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1230  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_58, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2739" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1233  %add_ln700_57 = add i16 1, %p_Result_3_7

]]></Node>
<StgValue><ssdm name="add_ln700_57"/></StgValue>
</operation>

<operation id="2740" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1234  %select_ln851_71 = select i1 %icmp_ln851_71, i16 %p_Result_3_7, i16 %add_ln700_57

]]></Node>
<StgValue><ssdm name="select_ln851_71"/></StgValue>
</operation>

<operation id="2741" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1235  %select_ln850_71 = select i1 %tmp_106, i16 %select_ln851_71, i16 %p_Result_3_7

]]></Node>
<StgValue><ssdm name="select_ln850_71"/></StgValue>
</operation>

<operation id="2742" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1283  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_15, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2743" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1286  %add_ln700_63 = add i16 1, %p_Result_24_7

]]></Node>
<StgValue><ssdm name="add_ln700_63"/></StgValue>
</operation>

<operation id="2744" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1287  %select_ln851_78 = select i1 %icmp_ln851_78, i16 %p_Result_24_7, i16 %add_ln700_63

]]></Node>
<StgValue><ssdm name="select_ln851_78"/></StgValue>
</operation>

<operation id="2745" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1288  %select_ln850_78 = select i1 %tmp_113, i16 %select_ln851_78, i16 %p_Result_24_7

]]></Node>
<StgValue><ssdm name="select_ln850_78"/></StgValue>
</operation>

<operation id="2746" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1492  %trunc_ln281_50 = trunc i5 %quant_14_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_50"/></StgValue>
</operation>

<operation id="2747" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1495  %add_ln281_14 = add i4 -1, %trunc_ln281_50

]]></Node>
<StgValue><ssdm name="add_ln281_14"/></StgValue>
</operation>

<operation id="2748" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1624  %trunc_ln281_83 = trunc i15 %select_ln850_73 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_83"/></StgValue>
</operation>

<operation id="2749" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1626  %zext_ln281_53 = zext i5 %quant_23_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_53"/></StgValue>
</operation>

<operation id="2750" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1627  %ashr_ln281_22 = ashr i15 %select_ln850_73, %zext_ln281_53

]]></Node>
<StgValue><ssdm name="ashr_ln281_22"/></StgValue>
</operation>

<operation id="2751" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1629  %zext_ln281_54 = zext i4 %add_ln281_23 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_54"/></StgValue>
</operation>

<operation id="2752" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1630  %shl_ln281_22 = shl i10 1, %zext_ln281_54

]]></Node>
<StgValue><ssdm name="shl_ln281_22"/></StgValue>
</operation>

<operation id="2753" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1631  %and_ln281_22 = and i10 %shl_ln281_22, %trunc_ln281_83

]]></Node>
<StgValue><ssdm name="and_ln281_22"/></StgValue>
</operation>

<operation id="2754" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1632  %lshr_ln281_22 = lshr i10 %and_ln281_22, %zext_ln281_54

]]></Node>
<StgValue><ssdm name="lshr_ln281_22"/></StgValue>
</operation>

<operation id="2755" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1633  %trunc_ln281_85 = trunc i15 %ashr_ln281_22 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_85"/></StgValue>
</operation>

<operation id="2756" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1634  %trunc_ln281_86 = trunc i10 %lshr_ln281_22 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_86"/></StgValue>
</operation>

<operation id="2757" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1635  %add_ln281_72 = add i7 %trunc_ln281_85, %trunc_ln281_86

]]></Node>
<StgValue><ssdm name="add_ln281_72"/></StgValue>
</operation>

<operation id="2758" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1743  %trunc_ln281_125 = trunc i15 %select_ln850_74 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_125"/></StgValue>
</operation>

<operation id="2759" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1745  %zext_ln281_70 = zext i5 %quant_31_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_70"/></StgValue>
</operation>

<operation id="2760" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1746  %ashr_ln281_30 = ashr i15 %select_ln850_74, %zext_ln281_70

]]></Node>
<StgValue><ssdm name="ashr_ln281_30"/></StgValue>
</operation>

<operation id="2761" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1748  %zext_ln281_71 = zext i4 %add_ln281_31 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_71"/></StgValue>
</operation>

<operation id="2762" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1749  %shl_ln281_30 = shl i10 1, %zext_ln281_71

]]></Node>
<StgValue><ssdm name="shl_ln281_30"/></StgValue>
</operation>

<operation id="2763" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1750  %and_ln281_30 = and i10 %shl_ln281_30, %trunc_ln281_125

]]></Node>
<StgValue><ssdm name="and_ln281_30"/></StgValue>
</operation>

<operation id="2764" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1751  %lshr_ln281_30 = lshr i10 %and_ln281_30, %zext_ln281_71

]]></Node>
<StgValue><ssdm name="lshr_ln281_30"/></StgValue>
</operation>

<operation id="2765" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1752  %trunc_ln281_127 = trunc i15 %ashr_ln281_30 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_127"/></StgValue>
</operation>

<operation id="2766" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1753  %trunc_ln281_128 = trunc i10 %lshr_ln281_30 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_128"/></StgValue>
</operation>

<operation id="2767" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1754  %add_ln281_80 = add i7 %trunc_ln281_127, %trunc_ln281_128

]]></Node>
<StgValue><ssdm name="add_ln281_80"/></StgValue>
</operation>

<operation id="2768" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1949  %zext_ln281_97 = zext i1 %tmp_119 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_97"/></StgValue>
</operation>

<operation id="2769" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1950  %sext_ln281_48 = sext i5 %trunc_ln281_87 to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_48"/></StgValue>
</operation>

<operation id="2770" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1951  %add_ln281_95 = add i6 %zext_ln281_97, %sext_ln281_48

]]></Node>
<StgValue><ssdm name="add_ln281_95"/></StgValue>
</operation>

<operation id="2771" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1952  %fdc_data_addr_46 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="fdc_data_addr_46"/></StgValue>
</operation>

<operation id="2772" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1953  %sext_ln281_49 = sext i6 %add_ln281_95 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_49"/></StgValue>
</operation>

<operation id="2773" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1954  store i11 %sext_ln281_49, i11* %fdc_data_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2774" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="10" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1955  %trunc_ln281_173 = trunc i15 %select_ln850_76 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_173"/></StgValue>
</operation>

<operation id="2775" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1957  %zext_ln281_98 = zext i5 %quant_47_read_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln281_98"/></StgValue>
</operation>

<operation id="2776" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1958  %ashr_ln281_42 = ashr i15 %select_ln850_76, %zext_ln281_98

]]></Node>
<StgValue><ssdm name="ashr_ln281_42"/></StgValue>
</operation>

<operation id="2777" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1960  %zext_ln281_99 = zext i4 %add_ln281_47 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_99"/></StgValue>
</operation>

<operation id="2778" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1961  %shl_ln281_42 = shl i10 1, %zext_ln281_99

]]></Node>
<StgValue><ssdm name="shl_ln281_42"/></StgValue>
</operation>

<operation id="2779" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1962  %and_ln281_42 = and i10 %shl_ln281_42, %trunc_ln281_173

]]></Node>
<StgValue><ssdm name="and_ln281_42"/></StgValue>
</operation>

<operation id="2780" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1963  %lshr_ln281_42 = lshr i10 %and_ln281_42, %zext_ln281_99

]]></Node>
<StgValue><ssdm name="lshr_ln281_42"/></StgValue>
</operation>

<operation id="2781" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="7" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1964  %trunc_ln281_175 = trunc i15 %ashr_ln281_42 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_175"/></StgValue>
</operation>

<operation id="2782" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="7" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1965  %trunc_ln281_176 = trunc i10 %lshr_ln281_42 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln281_176"/></StgValue>
</operation>

<operation id="2783" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1966  %add_ln281_96 = add i7 %trunc_ln281_175, %trunc_ln281_176

]]></Node>
<StgValue><ssdm name="add_ln281_96"/></StgValue>
</operation>

<operation id="2784" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2048  %zext_ln281_110 = zext i1 %tmp_122 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_110"/></StgValue>
</operation>

<operation id="2785" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2049  %sext_ln281_59 = sext i5 %trunc_ln281_100 to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_59"/></StgValue>
</operation>

<operation id="2786" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2050  %add_ln281_103 = add i6 %zext_ln281_110, %sext_ln281_59

]]></Node>
<StgValue><ssdm name="add_ln281_103"/></StgValue>
</operation>

<operation id="2787" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2051  %fdc_data_addr_54 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="fdc_data_addr_54"/></StgValue>
</operation>

<operation id="2788" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2052  %sext_ln281_60 = sext i6 %add_ln281_103 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_60"/></StgValue>
</operation>

<operation id="2789" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2053  store i11 %sext_ln281_60, i11* %fdc_data_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2790" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2122  %trunc_ln281_110 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_69, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln281_110"/></StgValue>
</operation>

<operation id="2791" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2123  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_69, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2792" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1083  %trunc_ln281_9 = trunc i16 %select_ln850_62 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_9"/></StgValue>
</operation>

<operation id="2793" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1236  %sext_ln1118_70 = sext i16 %select_ln850_71 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="2794" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1237  %mul_ln1118_62 = mul i26 362, %sext_ln1118_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="2795" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1289  %sext_ln1118_71 = sext i16 %select_ln850_78 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="2796" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1290  %mul_ln1118_63 = mul i26 362, %sext_ln1118_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="2797" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1407  %fdc_data_addr_7 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="fdc_data_addr_7"/></StgValue>
</operation>

<operation id="2798" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1408  %sext_ln281_8 = sext i7 %add_ln281_54 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_8"/></StgValue>
</operation>

<operation id="2799" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1409  store i11 %sext_ln281_8, i11* %fdc_data_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2800" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1493  %zext_ln281_33 = zext i5 %quant_14_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_33"/></StgValue>
</operation>

<operation id="2801" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1494  %ashr_ln281_13 = ashr i16 %select_ln850_62, %zext_ln281_33

]]></Node>
<StgValue><ssdm name="ashr_ln281_13"/></StgValue>
</operation>

<operation id="2802" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1496  %zext_ln281_34 = zext i4 %add_ln281_14 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_34"/></StgValue>
</operation>

<operation id="2803" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1497  %shl_ln281_13 = shl i10 1, %zext_ln281_34

]]></Node>
<StgValue><ssdm name="shl_ln281_13"/></StgValue>
</operation>

<operation id="2804" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1498  %and_ln281_13 = and i10 %shl_ln281_13, %trunc_ln281_9

]]></Node>
<StgValue><ssdm name="and_ln281_13"/></StgValue>
</operation>

<operation id="2805" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1499  %lshr_ln281_13 = lshr i10 %and_ln281_13, %zext_ln281_34

]]></Node>
<StgValue><ssdm name="lshr_ln281_13"/></StgValue>
</operation>

<operation id="2806" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1500  %trunc_ln281_51 = trunc i16 %ashr_ln281_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_51"/></StgValue>
</operation>

<operation id="2807" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1501  %trunc_ln281_52 = trunc i10 %lshr_ln281_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_52"/></StgValue>
</operation>

<operation id="2808" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1502  %add_ln281_63 = add i8 %trunc_ln281_51, %trunc_ln281_52

]]></Node>
<StgValue><ssdm name="add_ln281_63"/></StgValue>
</operation>

<operation id="2809" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1861  %fdc_data_addr_39 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="fdc_data_addr_39"/></StgValue>
</operation>

<operation id="2810" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1862  %sext_ln281_40 = sext i7 %add_ln281_88 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_40"/></StgValue>
</operation>

<operation id="2811" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1863  store i11 %sext_ln281_40, i11* %fdc_data_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2812" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1237  %mul_ln1118_62 = mul i26 362, %sext_ln1118_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="2813" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1290  %mul_ln1118_63 = mul i26 362, %sext_ln1118_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="2814" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1503  %fdc_data_addr_14 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="fdc_data_addr_14"/></StgValue>
</operation>

<operation id="2815" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1504  %sext_ln281_13 = sext i8 %add_ln281_63 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_13"/></StgValue>
</operation>

<operation id="2816" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1505  store i11 %sext_ln281_13, i11* %fdc_data_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2817" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="7" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2124  %zext_ln281_120 = zext i1 %tmp_128 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_120"/></StgValue>
</operation>

<operation id="2818" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2125  %sext_ln281_73 = sext i6 %trunc_ln281_110 to i7

]]></Node>
<StgValue><ssdm name="sext_ln281_73"/></StgValue>
</operation>

<operation id="2819" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2126  %add_ln281_111 = add i7 %zext_ln281_120, %sext_ln281_73

]]></Node>
<StgValue><ssdm name="add_ln281_111"/></StgValue>
</operation>

<operation id="2820" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2127  %fdc_data_addr_62 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="fdc_data_addr_62"/></StgValue>
</operation>

<operation id="2821" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2128  %sext_ln281_74 = sext i7 %add_ln281_111 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_74"/></StgValue>
</operation>

<operation id="2822" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2129  store i11 %sext_ln281_74, i11* %fdc_data_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2823" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1237  %mul_ln1118_62 = mul i26 362, %sext_ln1118_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="2824" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1239  %trunc_ln851_72 = trunc i26 %mul_ln1118_62 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_72"/></StgValue>
</operation>

<operation id="2825" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1290  %mul_ln1118_63 = mul i26 362, %sext_ln1118_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="2826" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="9" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1292  %trunc_ln851_77 = trunc i26 %mul_ln1118_63 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln851_77"/></StgValue>
</operation>

<operation id="2827" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1636  %fdc_data_addr_23 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="fdc_data_addr_23"/></StgValue>
</operation>

<operation id="2828" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1637  %sext_ln281_22 = sext i7 %add_ln281_72 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_22"/></StgValue>
</operation>

<operation id="2829" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1638  store i11 %sext_ln281_22, i11* %fdc_data_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2830" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1755  %fdc_data_addr_31 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="fdc_data_addr_31"/></StgValue>
</operation>

<operation id="2831" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1756  %sext_ln281_30 = sext i7 %add_ln281_80 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_30"/></StgValue>
</operation>

<operation id="2832" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1757  store i11 %sext_ln281_30, i11* %fdc_data_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2833" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1238  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_62, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2834" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1240  %icmp_ln851_72 = icmp eq i9 %trunc_ln851_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_72"/></StgValue>
</operation>

<operation id="2835" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1241  %trunc_ln851_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_62, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_13"/></StgValue>
</operation>

<operation id="2836" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1242  %add_ln851_14 = add i16 1, %trunc_ln851_13

]]></Node>
<StgValue><ssdm name="add_ln851_14"/></StgValue>
</operation>

<operation id="2837" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1243  %select_ln851_72 = select i1 %icmp_ln851_72, i16 %trunc_ln851_13, i16 %add_ln851_14

]]></Node>
<StgValue><ssdm name="select_ln851_72"/></StgValue>
</operation>

<operation id="2838" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1244  %select_ln850_72 = select i1 %tmp_107, i16 %select_ln851_72, i16 %trunc_ln851_13

]]></Node>
<StgValue><ssdm name="select_ln850_72"/></StgValue>
</operation>

<operation id="2839" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1291  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_63, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2840" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1293  %icmp_ln851_79 = icmp eq i9 %trunc_ln851_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_79"/></StgValue>
</operation>

<operation id="2841" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1294  %trunc_ln851_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_63, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln851_14"/></StgValue>
</operation>

<operation id="2842" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1295  %add_ln851_15 = add i16 1, %trunc_ln851_14

]]></Node>
<StgValue><ssdm name="add_ln851_15"/></StgValue>
</operation>

<operation id="2843" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1296  %select_ln851_79 = select i1 %icmp_ln851_79, i16 %trunc_ln851_14, i16 %add_ln851_15

]]></Node>
<StgValue><ssdm name="select_ln851_79"/></StgValue>
</operation>

<operation id="2844" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1297  %select_ln850_79 = select i1 %tmp_114, i16 %select_ln851_79, i16 %trunc_ln851_14

]]></Node>
<StgValue><ssdm name="select_ln850_79"/></StgValue>
</operation>

<operation id="2845" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="4" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1506  %trunc_ln281_53 = trunc i5 %quant_15_read_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln281_53"/></StgValue>
</operation>

<operation id="2846" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1509  %add_ln281_15 = add i4 -1, %trunc_ln281_53

]]></Node>
<StgValue><ssdm name="add_ln281_15"/></StgValue>
</operation>

<operation id="2847" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1967  %fdc_data_addr_47 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="fdc_data_addr_47"/></StgValue>
</operation>

<operation id="2848" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1968  %sext_ln281_50 = sext i7 %add_ln281_96 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_50"/></StgValue>
</operation>

<operation id="2849" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1969  store i11 %sext_ln281_50, i11* %fdc_data_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2850" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="6" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2056  %zext_ln281_111 = zext i1 %tmp_123 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281_111"/></StgValue>
</operation>

<operation id="2851" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2057  %sext_ln281_61 = sext i5 %trunc_ln281_101 to i6

]]></Node>
<StgValue><ssdm name="sext_ln281_61"/></StgValue>
</operation>

<operation id="2852" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2058  %add_ln281_104 = add i6 %zext_ln281_111, %sext_ln281_61

]]></Node>
<StgValue><ssdm name="add_ln281_104"/></StgValue>
</operation>

<operation id="2853" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2059  %fdc_data_addr_55 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="fdc_data_addr_55"/></StgValue>
</operation>

<operation id="2854" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2060  %sext_ln281_62 = sext i6 %add_ln281_104 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_62"/></StgValue>
</operation>

<operation id="2855" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2061  store i11 %sext_ln281_62, i11* %fdc_data_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2856" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2130  %trunc_ln281_111 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_79, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln281_111"/></StgValue>
</operation>

<operation id="2857" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2131  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_79, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2858" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="10" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1245  %trunc_ln281_10 = trunc i16 %select_ln850_72 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln281_10"/></StgValue>
</operation>

<operation id="2859" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1507  %zext_ln281_35 = zext i5 %quant_15_read_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln281_35"/></StgValue>
</operation>

<operation id="2860" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1508  %ashr_ln281_14 = ashr i16 %select_ln850_72, %zext_ln281_35

]]></Node>
<StgValue><ssdm name="ashr_ln281_14"/></StgValue>
</operation>

<operation id="2861" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1510  %zext_ln281_36 = zext i4 %add_ln281_15 to i10

]]></Node>
<StgValue><ssdm name="zext_ln281_36"/></StgValue>
</operation>

<operation id="2862" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1511  %shl_ln281_14 = shl i10 1, %zext_ln281_36

]]></Node>
<StgValue><ssdm name="shl_ln281_14"/></StgValue>
</operation>

<operation id="2863" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1512  %and_ln281_14 = and i10 %shl_ln281_14, %trunc_ln281_10

]]></Node>
<StgValue><ssdm name="and_ln281_14"/></StgValue>
</operation>

<operation id="2864" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1513  %lshr_ln281_14 = lshr i10 %and_ln281_14, %zext_ln281_36

]]></Node>
<StgValue><ssdm name="lshr_ln281_14"/></StgValue>
</operation>

<operation id="2865" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1514  %trunc_ln281_54 = trunc i16 %ashr_ln281_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_54"/></StgValue>
</operation>

<operation id="2866" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1515  %trunc_ln281_55 = trunc i10 %lshr_ln281_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln281_55"/></StgValue>
</operation>

<operation id="2867" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1516  %add_ln281_64 = add i8 %trunc_ln281_54, %trunc_ln281_55

]]></Node>
<StgValue><ssdm name="add_ln281_64"/></StgValue>
</operation>

<operation id="2868" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="7" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2132  %zext_ln281_121 = zext i1 %tmp_129 to i7

]]></Node>
<StgValue><ssdm name="zext_ln281_121"/></StgValue>
</operation>

<operation id="2869" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2133  %sext_ln281_75 = sext i6 %trunc_ln281_111 to i7

]]></Node>
<StgValue><ssdm name="sext_ln281_75"/></StgValue>
</operation>

<operation id="2870" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2134  %add_ln281_112 = add i7 %zext_ln281_121, %sext_ln281_75

]]></Node>
<StgValue><ssdm name="add_ln281_112"/></StgValue>
</operation>

<operation id="2871" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2135  %fdc_data_addr_63 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="fdc_data_addr_63"/></StgValue>
</operation>

<operation id="2872" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2136  %sext_ln281_76 = sext i7 %add_ln281_112 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_76"/></StgValue>
</operation>

<operation id="2873" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2137  store i11 %sext_ln281_76, i11* %fdc_data_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2874" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1517  %fdc_data_addr_15 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="fdc_data_addr_15"/></StgValue>
</operation>

<operation id="2875" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1518  %sext_ln281_14 = sext i8 %add_ln281_64 to i11

]]></Node>
<StgValue><ssdm name="sext_ln281_14"/></StgValue>
</operation>

<operation id="2876" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="11" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:1519  store i11 %sext_ln281_14, i11* %fdc_data_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="2877" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv:2138  ret void

]]></Node>
<StgValue><ssdm name="ret_ln285"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
