Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clkgen.v" in library work
Compiling verilog file "bidir_wrapper3.v" in library work
Module <clkgen> compiled
Compiling verilog file "main.v" in library work
Module <bidir_wrapper3> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <bidir_wrapper3> in library <work> with parameters.
	CHECK = "01"
	IDLE = "00"
	READ = "10"
	WRITE = "11"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Analyzing module <bidir_wrapper3> in library <work>.
	CHECK = 2'b01
	IDLE = 2'b00
	READ = 2'b10
	WRITE = 2'b11
Module <bidir_wrapper3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bidir_wrapper3>.
    Related source file is "bidir_wrapper3.v".
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <curr_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <Wbuffer<0>> equivalent to <my_state_out> has been removed
INFO:Xst:1608 - Relative priorities of control signals on register <read_en> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <write_en> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 1-bit register for signal <my_state_out>.
    Found 1-bit tristate buffer for signal <data_link>.
    Found 1-bit register for signal <write_en>.
    Found 1-bit register for signal <read_en>.
    Found 1-bit register for signal <partner_state_out>.
    Found 2-bit adder for signal <$add0000> created at line 102.
    Found 2-bit adder for signal <$add0001> created at line 131.
    Found 1-bit register for signal <Rbuffer>.
    Found 2-bit register for signal <Rcount>.
    Found 1-bit register for signal <Wbuffer<1>>.
    Found 2-bit register for signal <Wcount>.
    Found 1-bit xor2 for signal <write_en$xor0000> created at line 116.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <bidir_wrapper3> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
    Found 1-bit register for signal <clk_2mhz>.
    Found 2-bit comparator lessequal for signal <clk_2mhz$cmp_le0000> created at line 137.
    Found 2-bit register for signal <divider>.
    Found 2-bit adder for signal <divider_next$addsub0000> created at line 133.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 5
# Registers                                            : 22
 1-bit register                                        : 21
 2-bit register                                        : 1
# Comparators                                          : 1
 2-bit comparator lessequal                            : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 5
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 1
 2-bit comparator lessequal                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 6.
FlipFlop partner1/my_state_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop partner2/my_state_out has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 62
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 1
#      LUT3                        : 30
#      LUT4                        : 18
#      MUXF5                       : 6
#      VCC                         : 1
# FlipFlops/Latches                : 25
#      FDCP                        : 16
#      FDCP_1                      : 2
#      FDCPE                       : 4
#      FDR                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       33  out of    704     4%  
 Number of Slice Flip Flops:             19  out of   1408     1%  
 Number of 4 input LUTs:                 54  out of   1408     3%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    108    14%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk                                | _8MhzClk/DCM_SP_INST:CLKFX      | 3     |
partner2/write_en                  | NONE(partner2/my_state_out)     | 2     |
partner2/read_en                   | NONE(partner2/partner_state_out)| 1     |
clk_2mhz_OBUF                      | NONE(partner2/Wcount_0)         | 16    |
partner1/write_en                  | NONE(partner1/my_state_out)     | 2     |
partner1/read_en                   | NONE(partner1/partner_state_out)| 1     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                           | Buffer(FF name)                 | Load  |
-------------------------------------------------------------------------+---------------------------------+-------+
partner1/my_state_out_and0000(partner1/my_state_out_and00001:O)          | NONE(partner1/my_state_out)     | 2     |
partner1/my_state_out_and0001(partner1/my_state_out_and00011:O)          | NONE(partner1/my_state_out)     | 2     |
partner2/my_state_out_and0000(partner2/my_state_out_and00001:O)          | NONE(partner2/my_state_out)     | 2     |
partner2/my_state_out_and0001(partner2/my_state_out_and00011:O)          | NONE(partner2/my_state_out)     | 2     |
partner1/Rbuffer_and0000(partner1/Rbuffer_and00001:O)                    | NONE(partner1/Rbuffer)          | 1     |
partner1/Rbuffer_and0001(partner1/Rbuffer_and00011:O)                    | NONE(partner1/Rbuffer)          | 1     |
partner1/Rcount_0_and0000(partner1/Rcount_0_and00001:O)                  | NONE(partner1/Rcount_0)         | 1     |
partner1/Rcount_0_and0001(partner1/read_en_and000011:O)                  | NONE(partner1/Rcount_0)         | 1     |
partner1/Rcount_1_and0000(partner1/Rcount_1_and00001:O)                  | NONE(partner1/Rcount_1)         | 1     |
partner1/Rcount_1_and0001(partner1/Rcount_1_and00011:O)                  | NONE(partner1/Rcount_1)         | 1     |
partner1/Wbuffer_1_and0000(partner1/Wbuffer_1_and00001:O)                | NONE(partner1/Wbuffer_1)        | 1     |
partner1/Wbuffer_1_and0001(partner1/Wbuffer_1_and00011:O)                | NONE(partner1/Wbuffer_1)        | 1     |
partner1/Wcount_0_and0000(partner1/Wcount_0_and00001:O)                  | NONE(partner1/Wcount_0)         | 1     |
partner1/Wcount_0_and0001(partner1/Wcount_0_and00011:O)                  | NONE(partner1/Wcount_0)         | 1     |
partner1/Wcount_1_and0000(partner1/Wcount_1_and00001:O)                  | NONE(partner1/Wcount_1)         | 1     |
partner1/Wcount_1_and0001(partner1/Wcount_1_and00011:O)                  | NONE(partner1/Wcount_1)         | 1     |
partner1/partner_state_out_and0000(partner1/partner_state_out_and00001:O)| NONE(partner1/partner_state_out)| 1     |
partner1/partner_state_out_and0001(partner1/partner_state_out_and00011:O)| NONE(partner1/partner_state_out)| 1     |
partner1/read_en_and0000(partner1/read_en_and00002:O)                    | NONE(partner1/read_en)          | 1     |
partner1/read_en_and0001(partner1/read_en_and00011:O)                    | NONE(partner1/read_en)          | 1     |
partner1/write_en_and0000(partner1/write_en_and00001:O)                  | NONE(partner1/write_en)         | 1     |
partner1/write_en_and0001(partner1/write_en_and0001_f5:O)                | NONE(partner1/write_en)         | 1     |
partner2/Rbuffer_and0000(partner2/Rbuffer_and00001:O)                    | NONE(partner2/Rbuffer)          | 1     |
partner2/Rbuffer_and0001(partner2/Rbuffer_and00011:O)                    | NONE(partner2/Rbuffer)          | 1     |
partner2/Rcount_0_and0000(partner2/Rcount_0_and00001:O)                  | NONE(partner2/Rcount_0)         | 1     |
partner2/Rcount_0_and0001(partner2/read_en_and000011:O)                  | NONE(partner2/Rcount_0)         | 1     |
partner2/Rcount_1_and0000(partner2/Rcount_1_and00001:O)                  | NONE(partner2/Rcount_1)         | 1     |
partner2/Rcount_1_and0001(partner2/Rcount_1_and00011:O)                  | NONE(partner2/Rcount_1)         | 1     |
partner2/Wbuffer_1_and0000(partner2/Wbuffer_1_and00001:O)                | NONE(partner2/Wbuffer_1)        | 1     |
partner2/Wbuffer_1_and0001(partner2/Wbuffer_1_and00011:O)                | NONE(partner2/Wbuffer_1)        | 1     |
partner2/Wcount_0_and0000(partner2/Wcount_0_and00001:O)                  | NONE(partner2/Wcount_0)         | 1     |
partner2/Wcount_0_and0001(partner2/Wcount_0_and00011:O)                  | NONE(partner2/Wcount_0)         | 1     |
partner2/Wcount_1_and0000(partner2/Wcount_1_and00001:O)                  | NONE(partner2/Wcount_1)         | 1     |
partner2/Wcount_1_and0001(partner2/Wcount_1_and00011:O)                  | NONE(partner2/Wcount_1)         | 1     |
partner2/partner_state_out_and0000(partner2/partner_state_out_and00001:O)| NONE(partner2/partner_state_out)| 1     |
partner2/partner_state_out_and0001(partner2/partner_state_out_and00011:O)| NONE(partner2/partner_state_out)| 1     |
partner2/read_en_and0000(partner2/read_en_and00002:O)                    | NONE(partner2/read_en)          | 1     |
partner2/read_en_and0001(partner2/read_en_and00011:O)                    | NONE(partner2/read_en)          | 1     |
partner2/write_en_and0000(partner2/write_en_and00001:O)                  | NONE(partner2/write_en)         | 1     |
partner2/write_en_and0001(partner2/write_en_and0001_f5:O)                | NONE(partner2/write_en)         | 1     |
-------------------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.441ns (Maximum Frequency: 290.613MHz)
   Minimum input arrival time before clock: 3.167ns
   Maximum output required time after clock: 7.005ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.952ns (frequency: 1050.420MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               2.975ns (Levels of Logic = 1)
  Source:            divider_1 (FF)
  Destination:       clk_2mhz (FF)
  Source Clock:      clk rising 0.3X
  Destination Clock: clk rising 0.3X

  Data Path: divider_1 to clk_2mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  divider_1 (divider_1)
     INV:I->O              1   0.648   0.420  clk_2mhz_cmp_le00001_INV_0 (clk_2mhz_cmp_le0000)
     FDR:R                     0.869          clk_2mhz
    ----------------------------------------
    Total                      2.975ns (2.108ns logic, 0.867ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_2mhz_OBUF'
  Clock period: 3.441ns (frequency: 290.613MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               3.441ns (Levels of Logic = 2)
  Source:            partner2/write_en (FF)
  Destination:       partner2/read_en (FF)
  Source Clock:      clk_2mhz_OBUF rising
  Destination Clock: clk_2mhz_OBUF rising

  Data Path: partner2/write_en to partner2/read_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           17   0.591   1.194  partner2/write_en (partner2/write_en)
     LUT3:I0->O            1   0.648   0.000  partner2/read_en_not0001_F (N52)
     MUXF5:I0->O           1   0.276   0.420  partner2/read_en_not0001 (partner2/read_en_not0001)
     FDCPE:CE                  0.312          partner2/read_en
    ----------------------------------------
    Total                      3.441ns (1.827ns logic, 1.614ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_2mhz_OBUF'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.167ns (Levels of Logic = 3)
  Source:            data_in2 (PAD)
  Destination:       partner2/write_en (FF)
  Destination Clock: clk_2mhz_OBUF rising

  Data Path: data_in2 to partner2/write_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.667  data_in2_IBUF (data_in2_IBUF)
     LUT4:I1->O            1   0.643   0.000  partner2/write_en_not0001_F (N48)
     MUXF5:I0->O           1   0.276   0.420  partner2/write_en_not0001 (partner2/write_en_not0001)
     FDCPE:CE                  0.312          partner2/write_en
    ----------------------------------------
    Total                      3.167ns (2.080ns logic, 1.087ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_2mhz_OBUF'
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Offset:              7.005ns (Levels of Logic = 2)
  Source:            partner1/write_en (FF)
  Destination:       data_io1 (PAD)
  Source Clock:      clk_2mhz_OBUF rising

  Data Path: partner1/write_en to data_io1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           17   0.591   1.051  partner1/write_en (partner1/write_en)
     INV:I->O              1   0.648   0.420  partner1/write_en_inv1_INV_0 (partner1/write_en_inv)
     IOBUF:T->IO               4.295          data_io1_IOBUF (data_io1)
    ----------------------------------------
    Total                      7.005ns (5.534ns logic, 1.471ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner2/read_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner2/partner_state_out (FF)
  Destination:       other1 (PAD)
  Source Clock:      partner2/read_en falling

  Data Path: partner2/partner_state_out to other1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP_1:C->Q           1   0.591   0.420  partner2/partner_state_out (partner2/partner_state_out)
     OBUF:I->O                 4.520          other1_OBUF (other1)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner1/read_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner1/partner_state_out (FF)
  Destination:       other2 (PAD)
  Source Clock:      partner1/read_en falling

  Data Path: partner1/partner_state_out to other2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP_1:C->Q           1   0.591   0.420  partner1/partner_state_out (partner1/partner_state_out)
     OBUF:I->O                 4.520          other2_OBUF (other2)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner1/write_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner1/my_state_out_1 (FF)
  Destination:       data_out1 (PAD)
  Source Clock:      partner1/write_en rising

  Data Path: partner1/my_state_out_1 to data_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.591   0.420  partner1/my_state_out_1 (partner1/my_state_out_1)
     OBUF:I->O                 4.520          data_out1_OBUF (data_out1)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner2/write_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner2/my_state_out_1 (FF)
  Destination:       data_out2 (PAD)
  Source Clock:      partner2/write_en rising

  Data Path: partner2/my_state_out_1 to data_out2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.591   0.420  partner2/my_state_out_1 (partner2/my_state_out_1)
     OBUF:I->O                 4.520          data_out2_OBUF (data_out2)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.162ns (Levels of Logic = 1)
  Source:            clk_2mhz (FF)
  Destination:       clk_2mhz (PAD)
  Source Clock:      clk rising 0.3X

  Data Path: clk_2mhz to clk_2mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.591   1.051  clk_2mhz (clk_2mhz_OBUF)
     OBUF:I->O                 4.520          clk_2mhz_OBUF (clk_2mhz)
    ----------------------------------------
    Total                      6.162ns (5.111ns logic, 1.051ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.26 secs
 
--> 

Total memory usage is 4551924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

