==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.29 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.04 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 759.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.488 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_6' (../base/src/layers/Compute_HLS.cpp:15) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_7' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.090 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 795.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:16 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:16 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:16) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 798.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 798.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_23_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_7'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_23_7' (loop 'VITIS_LOOP_23_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:24) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_23_7' (loop 'VITIS_LOOP_23_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:24) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_23_7' (loop 'VITIS_LOOP_23_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:24) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_23_7' (loop 'VITIS_LOOP_23_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:24) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_23_7' (loop 'VITIS_LOOP_23_7'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:24) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_23_7' (loop 'VITIS_LOOP_23_7'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:24) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_23_7' (loop 'VITIS_LOOP_23_7'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:24) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 149, loop 'VITIS_LOOP_23_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 798.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 798.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 800.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 800.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 802.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_23_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_23_7' pipeline 'VITIS_LOOP_23_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_23_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 807.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 812.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 817.699 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 827.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
INFO: [VLOG 209-307] Generating Verilog RTL for computeLoop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.41 seconds. CPU system time: 1.12 seconds. Elapsed time: 11.65 seconds; current allocated memory: 70.332 MB.
INFO: [HLS 200-112] Total CPU user time: 12.97 seconds. Total CPU system time: 1.55 seconds. Total elapsed time: 24.5 seconds; peak allocated memory: 827.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.03 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_6' (../base/src/layers/Compute_HLS.cpp:15) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_9' (../base/src/layers/Compute_HLS.cpp:28) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.219 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_8' (../base/src/layers/Compute_HLS.cpp:26:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_7' (../base/src/layers/Compute_HLS.cpp:25:38) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 798.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:16 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:16 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:16) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 798.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 798.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:29) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:29).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 799.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 799.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 801.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 801.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 803.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' pipeline 'VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_VITIS_LOOP_28_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 808.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 814.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.19 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.03 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.473 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.242 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_8' (../base/src/layers/Compute_HLS.cpp:27:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_7' (../base/src/layers/Compute_HLS.cpp:26:38) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 795.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 798.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 799.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 799.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 801.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 801.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 803.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 808.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 814.340 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 819.496 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 829.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.18 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.25 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.484 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.105 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 798.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 798.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 798.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_24_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_7'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_24_7' (loop 'VITIS_LOOP_24_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:25) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_24_7' (loop 'VITIS_LOOP_24_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:25) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_24_7' (loop 'VITIS_LOOP_24_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:25) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:25).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.12 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(int, int)' into 'ML::computeLoop(int (*) [60][32], int (*) [56][32], int (*) [5][32][32], int*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x i32]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x i32]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x i32]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'i32*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.68 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.496 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.082 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 798.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to schedule bus request operation ('gmem_load_4_req', ../base/src/layers/Compute_HLS.cpp:18) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:18) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 74, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 798.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 798.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_24_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_7'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_24_7' (loop 'VITIS_LOOP_24_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:25) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_24_7' (loop 'VITIS_LOOP_24_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:25) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_24_7' (loop 'VITIS_LOOP_24_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:25) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_24_7' (loop 'VITIS_LOOP_24_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:25) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:25).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.12 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.59 seconds; current allocated memory: 758.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.566 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.527 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 784.207 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_8' (../base/src/layers/Compute_HLS.cpp:27:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_7' (../base/src/layers/Compute_HLS.cpp:26:38) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 798.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 798.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:33) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:33) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 799.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 799.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 801.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 801.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 802.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 808.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 814.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 819.453 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 829.305 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.15 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.61 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.504 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_9' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.211 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_8' (../base/src/layers/Compute_HLS.cpp:27:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_7' (../base/src/layers/Compute_HLS.cpp:26:38) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 795.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 798.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 798.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 799.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 799.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 801.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 801.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 802.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 808.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 814.176 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 819.496 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 829.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'layerBias_data' (../base/src/layers/Compute_HLS.cpp:7:175)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.52 seconds; current allocated memory: 757.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.254 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.602 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:54) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:50) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:60) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:56) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:51) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 787.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 787.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 788.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 788.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'layerBias_data' (../base/src/layers/Compute_HLS.cpp:7:175)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.1 seconds; current allocated memory: 756.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.59 seconds; current allocated memory: 757.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.246 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.582 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:48) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 784.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 787.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 787.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 788.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 788.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.7 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.488 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_9' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.137 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_8' (../base/src/layers/Compute_HLS.cpp:27:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_7' (../base/src/layers/Compute_HLS.cpp:26:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 798.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 798.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 798.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 799.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 799.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 801.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 801.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 802.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 808.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 814.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 819.465 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 829.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.07 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[56 x [32 x float]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[5 x [32 x [32 x float]]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.7 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_9' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.137 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_5' (../base/src/layers/Compute_HLS.cpp:14:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (../base/src/layers/Compute_HLS.cpp:13:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_3' (../base/src/layers/Compute_HLS.cpp:11:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (../base/src/layers/Compute_HLS.cpp:10:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (../base/src/layers/Compute_HLS.cpp:9:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_8' (../base/src/layers/Compute_HLS.cpp:27:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_7' (../base/src/layers/Compute_HLS.cpp:26:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 798.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' (loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', ../base/src/layers/Compute_HLS.cpp:15) of variable 'add', ../base/src/layers/Compute_HLS.cpp:17 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:17) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 798.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:32) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:32) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:30) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 799.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 799.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 801.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 801.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline 'VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_13_4_VITIS_LOOP_14_5_VITIS_LOOP_15_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 802.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline 'VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_26_7_VITIS_LOOP_27_8_VITIS_LOOP_29_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 808.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 814.305 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 819.469 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 829.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.19 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.65 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_9' (../base/src/layers/Compute_HLS.cpp:34) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.117 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_8' (../base/src/layers/Compute_HLS.cpp:32:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_7' (../base/src/layers/Compute_HLS.cpp:31:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:22 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:22) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:22 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:22) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:37) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:37) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:37) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:37) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:37) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:37) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:37) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:37) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:37) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:37) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:37) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:37) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:37) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:37) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 799.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 799.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 801.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 801.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 802.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' pipeline 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 808.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 814.105 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 819.469 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 829.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
INFO: [VLOG 209-307] Generating Verilog RTL for computeLoop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.82 seconds. CPU system time: 1 seconds. Elapsed time: 11.82 seconds; current allocated memory: 73.086 MB.
INFO: [HLS 200-112] Total CPU user time: 13.24 seconds. Total CPU system time: 1.47 seconds. Total elapsed time: 24.57 seconds; peak allocated memory: 829.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.64 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.465 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_9' (../base/src/layers/Compute_HLS.cpp:33) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.117 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_8' (../base/src/layers/Compute_HLS.cpp:31:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 799.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 799.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 801.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 801.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 802.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 808.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 814.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 819.504 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 829.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.63 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.465 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_9' (../base/src/layers/Compute_HLS.cpp:33) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.117 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_8' (../base/src/layers/Compute_HLS.cpp:31:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 799.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 799.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 801.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 801.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 802.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 808.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 814.129 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 819.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 829.398 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.28 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.86 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.398 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_9' (../base/src/layers/Compute_HLS.cpp:33) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.113 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_8' (../base/src/layers/Compute_HLS.cpp:31:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 798.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 798.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 798.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 799.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 799.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 801.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 801.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 802.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 808.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 814.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 819.504 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 829.387 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 512 has been inferred on bundle 'bus_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:42)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'bus_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:33:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.86 seconds; current allocated memory: 758.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_8' (../base/src/layers/Compute_HLS.cpp:31) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_8' (../base/src/layers/Compute_HLS.cpp:31) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_9' (../base/src/layers/Compute_HLS.cpp:33) in function 'ML::computeLoop' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 787.129 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 806.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 80, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 809.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 809.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_29', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response operation ('empty_31', ../base/src/layers/Compute_HLS.cpp:36) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:34).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.27 seconds; current allocated memory: 827.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 53.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 54.04 seconds; current allocated memory: 946.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.55 seconds; current allocated memory: 946.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 946.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 946.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.26 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.13 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_9' (../base/src/layers/Compute_HLS.cpp:33) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 784.117 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_8' (../base/src/layers/Compute_HLS.cpp:31:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:36) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:36) and bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 150, loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 799.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 799.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 801.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 801.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 802.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 808.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 814.125 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 819.504 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 829.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.07 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.96 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_9' (../base/src/layers/Compute_HLS.cpp:33) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.125 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:57) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:53) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:42) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_8' (../base/src/layers/Compute_HLS.cpp:31:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 798.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 798.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 798.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' (loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:34) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:34).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 149, loop 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 799.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 799.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 801.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 801.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 802.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline 'VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8_VITIS_LOOP_33_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 808.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 814.102 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 819.469 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 829.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.71 seconds; current allocated memory: 758.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.340 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.816 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 790.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 790.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 790.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 790.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 790.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 791.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.32 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.82 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_9' (../base/src/layers/Compute_HLS.cpp:34) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 784.102 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_8' (../base/src/layers/Compute_HLS.cpp:32:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_7' (../base/src/layers/Compute_HLS.cpp:31:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 798.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 798.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 798.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' (loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:35) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:35).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 149, loop 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 799.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 799.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 801.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 801.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 802.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' pipeline 'VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_31_7_VITIS_LOOP_32_8_VITIS_LOOP_34_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 808.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 814.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 819.457 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 829.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.03 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.76 seconds; current allocated memory: 758.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.273 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.812 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 785.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 787.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 789.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 789.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 791.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:44:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:44:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'ML::maximum(float, float)' into 'ML::activationLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'ML::activationLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.73 seconds; current allocated memory: 758.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 784.117 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../base/src/layers/Compute_HLS.cpp:46:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (../base/src/layers/Compute_HLS.cpp:45:29) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 798.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' (loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' (loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' (loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' (loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' (loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' (loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' (loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response operation ('empty_28', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49) and bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:49) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:49).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 147, Depth = 149, loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 799.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 799.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 801.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 801.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 802.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 808.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 814.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:44:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:44:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.15 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.66 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.594 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 787.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 787.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 788.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 788.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 790.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:44:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:44:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.22 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.68 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.594 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 787.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 787.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 788.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 788.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 790.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:51:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:51:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.23 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.66 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.594 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:28 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:28) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:28 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:28) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 787.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 787.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 788.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 788.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 790.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:51:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:51:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.29 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.95 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.598 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:28 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:28) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:28 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:28) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 787.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 787.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 788.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 788.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:51:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:51:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.29 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.7 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.168 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.496 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:28 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:28) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:28 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:28) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 787.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 788.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 788.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 790.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:51:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:51:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.15 seconds; current allocated memory: 756.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20:46) in function 'ML::computeLoop' completely with a factor of 32 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.95 seconds; current allocated memory: 758.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' completely with a factor of 5.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 825.410 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.73 seconds; current allocated memory: 864.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_85', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_85', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_85', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_85', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_85', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_85', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_85', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:50:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:50:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.54 seconds. Elapsed time: 2.21 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.88 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.238 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 783.594 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:27 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:27) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:27 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:27) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 787.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 788.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 788.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 790.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:50:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:50:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.24 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.69 seconds; current allocated memory: 757.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.227 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.551 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (../base/src/layers/Compute_HLS.cpp:16:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (../base/src/layers/Compute_HLS.cpp:15:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:14:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:27 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:27) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'add', ../base/src/layers/Compute_HLS.cpp:27 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:27) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 786.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 786.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln16_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 788.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 788.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:44:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:44:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.25 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.69 seconds; current allocated memory: 757.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.453 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 780.789 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 780.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 780.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 780.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:44:31)
WARNING: [HLS 207-5292] unused parameter 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:44:94)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.24 seconds; current allocated memory: 756.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.63 seconds; current allocated memory: 757.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.977 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.945 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 784.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 785.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 785.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 785.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.23 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.61 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.977 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.934 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 783.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 784.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 785.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 785.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.23 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.56 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.973 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.938 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 784.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 785.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 785.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 785.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.28 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.06 seconds; current allocated memory: 757.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 776.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 797.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 839.793 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 851.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sitofp' operation ('conv', ../base/src/layers/Compute_HLS.cpp:21) and 'select' operation ('val').
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sitofp' operation ('conv', ../base/src/layers/Compute_HLS.cpp:21) and 'select' operation ('val').
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sitofp' operation ('conv', ../base/src/layers/Compute_HLS.cpp:21) and 'select' operation ('val').
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sitofp' operation ('conv', ../base/src/layers/Compute_HLS.cpp:21) and 'select' operation ('val').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 851.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 31 and bit width 32 in loop 'VITIS_LOOP_19_6'(../base/src/layers/Compute_HLS.cpp:19:46) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.16 seconds; current allocated memory: 757.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 797.492 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' completely with a factor of 31.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 842.238 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 845.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_17_4_VITIS_LOOP_18_5'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_52', ../base/src/layers/Compute_HLS.cpp:18) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:18) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:14) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_52', ../base/src/layers/Compute_HLS.cpp:18) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:18) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:14) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_52', ../base/src/layers/Compute_HLS.cpp:18) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:18) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:14) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:14).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'ML::computeLoop(float (*) [60][32], float (*) [56][32], float (*) [5][32][32], float*)' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 31 and bit width 32 in loop 'VITIS_LOOP_21_6'(../base/src/layers/Compute_HLS.cpp:21:46) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:21:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.39 seconds; current allocated memory: 757.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 776.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 797.508 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_5' (../base/src/layers/Compute_HLS.cpp:13) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_5' (../base/src/layers/Compute_HLS.cpp:13) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_6' (../base/src/layers/Compute_HLS.cpp:13) in function 'ML::computeLoop' completely with a factor of 31.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 843.105 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_4' (../base/src/layers/Compute_HLS.cpp:13:6) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_3' (../base/src/layers/Compute_HLS.cpp:13:6) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (../base/src/layers/Compute_HLS.cpp:16:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (../base/src/layers/Compute_HLS.cpp:15:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 845.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_3_VITIS_LOOP_19_4_VITIS_LOOP_20_5'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_3_VITIS_LOOP_19_4_VITIS_LOOP_20_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_52', ../base/src/layers/Compute_HLS.cpp:20) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:20) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:16) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_3_VITIS_LOOP_19_4_VITIS_LOOP_20_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_52', ../base/src/layers/Compute_HLS.cpp:20) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:20) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:16) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_3_VITIS_LOOP_19_4_VITIS_LOOP_20_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_52', ../base/src/layers/Compute_HLS.cpp:20) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:20) and bus request operation ('gmem_load_req', ../base/src/layers/Compute_HLS.cpp:16) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:16).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.03 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.89 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.250 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 786.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 787.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 787.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 789.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.82 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.27 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 31 and bit width 32 in loop 'VITIS_LOOP_19_6'(../base/src/layers/Compute_HLS.cpp:19:46) has been inferred on bundle 'bus_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.7 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.141 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' completely with a factor of 31.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 784.781 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 791.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 123, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:20) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:20).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.29 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.79 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.082 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.258 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 786.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 786.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 787.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 787.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 789.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.29 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.76 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.086 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.258 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:21) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:21) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 786.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 787.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 787.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 789.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.22 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.72 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.090 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.262 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to schedule bus request operation ('bus_A_load_1_req', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 786.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 787.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 787.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 789.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.19 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 31 and bit width 32 in loop 'VITIS_LOOP_19_6'(../base/src/layers/Compute_HLS.cpp:19:46) has been inferred on bundle 'bus_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.79 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' completely with a factor of 31.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...44 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 784.648 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 786.371 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.33 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 31 and bit width 32 in loop 'VITIS_LOOP_19_6'(../base/src/layers/Compute_HLS.cpp:19:46) has been inferred on bundle 'bus_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.8 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' completely with a factor of 31.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...44 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 784.656 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 791.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:21) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:21).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 103, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 793.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 794.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 796.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 796.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 800.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.12 seconds; current allocated memory: 756.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 31 and bit width 32 in loop 'VITIS_LOOP_19_6'(../base/src/layers/Compute_HLS.cpp:19:46) has been inferred on bundle 'bus_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.73 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.195 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' completely with a factor of 31.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...44 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 784.656 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 791.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_30', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('bus_A_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'bus_A' (../base/src/layers/Compute_HLS.cpp:23).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 103, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 793.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 794.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 796.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 796.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 800.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/bus_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_bus_D_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_bus_D_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.23 seconds; current allocated memory: 756.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'layerWeight_data' which is a m_axi interface.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'dataOut_data' which is a m_axi interface.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'dataIn_data' which is a m_axi interface.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.66 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_6' (../base/src/layers/Compute_HLS.cpp:24) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7:46)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.367 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_5' (../base/src/layers/Compute_HLS.cpp:23:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_4' (../base/src/layers/Compute_HLS.cpp:22:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:28) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:28) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 786.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 787.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 787.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6' pipeline 'VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_VITIS_LOOP_24_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 789.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.301 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.01 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.76 seconds; current allocated memory: 757.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.105 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.293 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:23) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:23) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 786.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 787.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 787.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 789.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.45 seconds. Elapsed time: 2 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.69 seconds; current allocated memory: 757.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.391 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 780.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 780.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 780.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 780.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.1 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.9 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.293 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:23) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:23) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 786.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 786.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 787.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 787.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 789.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.87 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.102 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_6' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.289 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (../base/src/layers/Compute_HLS.cpp:18:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_4' (../base/src/layers/Compute_HLS.cpp:17:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:23) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:23) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 786.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 787.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 787.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 789.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.03 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.79 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_6' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.293 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_5' (../base/src/layers/Compute_HLS.cpp:17:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (../base/src/layers/Compute_HLS.cpp:16:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' (loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:22) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:22) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 786.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 787.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 787.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' pipeline 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 789.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.99 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.75 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.105 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_6' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.273 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_5' (../base/src/layers/Compute_HLS.cpp:17:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (../base/src/layers/Compute_HLS.cpp:16:47) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6' (loop 'VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:22) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:22) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 787.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 787.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 787.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 787.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6' pipeline 'VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_17_5_VITIS_LOOP_18_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 789.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.01 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.8 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.102 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_6' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.297 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_5' (../base/src/layers/Compute_HLS.cpp:17:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (../base/src/layers/Compute_HLS.cpp:16:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (../base/src/layers/Compute_HLS.cpp:15:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (../base/src/layers/Compute_HLS.cpp:14:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (../base/src/layers/Compute_HLS.cpp:13:28) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.551 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' (loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:22) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:22) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 786.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 786.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 787.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 787.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' pipeline 'VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_VITIS_LOOP_18_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 789.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'dep' (../base/src/layers/Compute_HLS.cpp:8:53)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type '[60 x [32 x i32]]*' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dataOut_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'layerBias_data' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 31 and bit width 32 in loop 'VITIS_LOOP_20_6'(../base/src/layers/Compute_HLS.cpp:20:46) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:20:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.82 seconds; current allocated memory: 757.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 759.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.176 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' completely with a factor of 31.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 783.840 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_17_3' (../base/src/layers/Compute_HLS.cpp:17:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (../base/src/layers/Compute_HLS.cpp:16:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (../base/src/layers/Compute_HLS.cpp:15:35) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 790.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:21) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:21) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:21) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:21) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:21) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'fadd' operation ('add_29', ../base/src/layers/Compute_HLS.cpp:21) and 'fadd' operation ('add', ../base/src/layers/Compute_HLS.cpp:21).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.41 seconds. Elapsed time: 1.99 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dataOut_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'layerBias_data' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.66 seconds; current allocated memory: 757.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.469 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 780.797 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 780.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 780.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 780.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'computeLoop/dataIn_data_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/dataIn_data_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/dataIn_data_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/dataIn_data_read' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/dataOut_data_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/dataOut_data_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/dataOut_data_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/dataOut_data_read' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/layerWeight_data_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/layerWeight_data_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'computeLoop/layerWeight_data_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop/layerWeight_data_read' to 0.
WARNING: [RTGEN 206-101] Port 'computeLoop/layerBias_data_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.98 seconds; current allocated memory: 756.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.77 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.102 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_6' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.289 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (../base/src/layers/Compute_HLS.cpp:19:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (../base/src/layers/Compute_HLS.cpp:18:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_17_3' (../base/src/layers/Compute_HLS.cpp:17:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (../base/src/layers/Compute_HLS.cpp:16:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (../base/src/layers/Compute_HLS.cpp:15:35) in function 'ML::computeLoop'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' (loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'): Unable to schedule bus request operation ('gmem_load_2_req', ../base/src/layers/Compute_HLS.cpp:22) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:22) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 786.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 786.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 787.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 787.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline 'VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 789.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-4611] array index 32 is past the end of the array (which contains 32 elements) (../base/src/layers/Compute_HLS.cpp:19:18)
INFO: [HLS 207-4110] array 'dataOut_Internal' declared here (../base/src/layers/Compute_HLS.cpp:13:2)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.7 seconds; current allocated memory: 757.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] ../base/src/layers/Compute_HLS.cpp:7: in function 'computeLoop': warning: out of bound array access on variable 'dataOut_Internal'.
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.195 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_9' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.336 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_8' (../base/src/layers/Compute_HLS.cpp:28:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_7' (../base/src/layers/Compute_HLS.cpp:27:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_6' (../base/src/layers/Compute_HLS.cpp:26:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_5' (../base/src/layers/Compute_HLS.cpp:25:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_4' (../base/src/layers/Compute_HLS.cpp:24:35) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:19:47)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:30:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln29', ../base/src/layers/Compute_HLS.cpp:29) of variable 'add', ../base/src/layers/Compute_HLS.cpp:30 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:30) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln29', ../base/src/layers/Compute_HLS.cpp:29) of variable 'add', ../base/src/layers/Compute_HLS.cpp:30 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:30) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 83, loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 787.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 787.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 787.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 787.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.301 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.01 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:16:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.72 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.379 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_9' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.672 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (../base/src/layers/Compute_HLS.cpp:17:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (../base/src/layers/Compute_HLS.cpp:16:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_8' (../base/src/layers/Compute_HLS.cpp:28:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_7' (../base/src/layers/Compute_HLS.cpp:27:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_6' (../base/src/layers/Compute_HLS.cpp:26:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_5' (../base/src/layers/Compute_HLS.cpp:25:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_4' (../base/src/layers/Compute_HLS.cpp:24:35) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:19:59)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:30:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 798.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_16_1_VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 798.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 798.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln29', ../base/src/layers/Compute_HLS.cpp:29) of variable 'add', ../base/src/layers/Compute_HLS.cpp:30 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:30) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln29', ../base/src/layers/Compute_HLS.cpp:29) of variable 'add', ../base/src/layers/Compute_HLS.cpp:30 on local variable 'empty' and 'load' operation ('p_load', ../base/src/layers/Compute_HLS.cpp:30) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 83, loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 798.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.01 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:16:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.77 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (../base/src/layers/Compute_HLS.cpp:18) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_9' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.672 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (../base/src/layers/Compute_HLS.cpp:17:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (../base/src/layers/Compute_HLS.cpp:16:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_8' (../base/src/layers/Compute_HLS.cpp:28:51) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_7' (../base/src/layers/Compute_HLS.cpp:27:47) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_6' (../base/src/layers/Compute_HLS.cpp:26:43) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_5' (../base/src/layers/Compute_HLS.cpp:25:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_4' (../base/src/layers/Compute_HLS.cpp:24:35) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:19:59)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:30:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 798.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_17_2_VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_16_1_VITIS_LOOP_17_2_VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 798.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 798.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9' (loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'): Unable to schedule bus request operation ('gmem_load_1_req', ../base/src/layers/Compute_HLS.cpp:31) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_27_7_VITIS_LOOP_28_8_VITIS_LOOP_29_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 798.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 798.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.03 seconds; current allocated memory: 756.688 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:17:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.83 seconds; current allocated memory: 757.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.398 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_7' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_13' (../base/src/layers/Compute_HLS.cpp:42) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 783.996 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (../base/src/layers/Compute_HLS.cpp:18:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (../base/src/layers/Compute_HLS.cpp:17:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_6' (../base/src/layers/Compute_HLS.cpp:28:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_5' (../base/src/layers/Compute_HLS.cpp:27:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_4' (../base/src/layers/Compute_HLS.cpp:26:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_12' (../base/src/layers/Compute_HLS.cpp:41:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_11' (../base/src/layers/Compute_HLS.cpp:40:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_39_10' (../base/src/layers/Compute_HLS.cpp:39:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_9' (../base/src/layers/Compute_HLS.cpp:38:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_8' (../base/src/layers/Compute_HLS.cpp:37:35) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:20:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:65)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:43:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 806.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 807.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 808.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 808.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 810.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 810.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 810.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 810.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 810.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7' pipeline 'VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 814.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' pipeline 'VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 820.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_dataOut_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_layerWeight_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 825.051 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 829.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.09 seconds; current allocated memory: 756.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:18:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.67 seconds; current allocated memory: 757.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 759.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.723 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_13' (../base/src/layers/Compute_HLS.cpp:43) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_19' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 784.930 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_12' (../base/src/layers/Compute_HLS.cpp:42:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_11' (../base/src/layers/Compute_HLS.cpp:41:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40:44) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_18' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_17' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_16' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_15' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_14' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:65)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:44:89)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 816.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 818.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 818.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 819.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 819.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_8_VITIS_LOOP_40_10_VITIS_LOOP_42_12_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_8_VITIS_LOOP_40_10_VITIS_LOOP_42_12_VITIS_LOOP_43_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_38_8_VITIS_LOOP_40_10_VITIS_LOOP_42_12_VITIS_LOOP_43_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 821.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 821.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_17_VITIS_LOOP_57_18_VITIS_LOOP_58_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_17_VITIS_LOOP_57_18_VITIS_LOOP_58_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_17_VITIS_LOOP_57_18_VITIS_LOOP_58_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 821.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 821.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 822.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 822.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 822.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 826.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_38_8_VITIS_LOOP_40_10_VITIS_LOOP_42_12_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_38_8_VITIS_LOOP_40_10_VITIS_LOOP_42_12_VITIS_LOO' pipeline 'VITIS_LOOP_38_8_VITIS_LOOP_40_10_VITIS_LOOP_42_12_VITIS_LOOP_43_13' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.688 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:18:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.62 seconds; current allocated memory: 757.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.398 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_13' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 783.992 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_12' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_11' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_10' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_9' (../base/src/layers/Compute_HLS.cpp:54:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_8' (../base/src/layers/Compute_HLS.cpp:53:35) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:65)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 806.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 807.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 808.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 808.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_56_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 810.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 810.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 810.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 810.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 810.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 814.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13' pipeline 'VITIS_LOOP_56_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 820.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_dataOut_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_layerWeight_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 825.047 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 829.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.14 seconds; current allocated memory: 756.688 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:17:26)
INFO: [HLS 214-115] Multiple burst reads of length 62 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.61 seconds; current allocated memory: 757.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (../base/src/layers/Compute_HLS.cpp:19) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_7' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_13' (../base/src/layers/Compute_HLS.cpp:42) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 783.961 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (../base/src/layers/Compute_HLS.cpp:18:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (../base/src/layers/Compute_HLS.cpp:17:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_6' (../base/src/layers/Compute_HLS.cpp:28:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_5' (../base/src/layers/Compute_HLS.cpp:27:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_4' (../base/src/layers/Compute_HLS.cpp:26:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_12' (../base/src/layers/Compute_HLS.cpp:41:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_11' (../base/src/layers/Compute_HLS.cpp:40:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_39_10' (../base/src/layers/Compute_HLS.cpp:39:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_9' (../base/src/layers/Compute_HLS.cpp:38:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_8' (../base/src/layers/Compute_HLS.cpp:37:35) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:20:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:43:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 806.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 807.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 807.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_29_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 809.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 809.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 810.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 810.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 810.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 810.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 811.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_29_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_29_7' pipeline 'VITIS_LOOP_26_4_VITIS_LOOP_28_6_VITIS_LOOP_29_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_29_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 816.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' pipeline 'VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_40_11_VITIS_LOOP_41_12_VITIS_LOOP_42_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 821.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_dataOut_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_layerWeight_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 826.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.301 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.07 seconds; current allocated memory: 756.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:18:26)
INFO: [HLS 214-115] Multiple burst reads of length 62 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:22)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:38:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.83 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 759.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_14' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_17' (../base/src/layers/Compute_HLS.cpp:63) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 784.984 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_13' (../base/src/layers/Compute_HLS.cpp:47:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_12' (../base/src/layers/Compute_HLS.cpp:46:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_11' (../base/src/layers/Compute_HLS.cpp:45:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_10' (../base/src/layers/Compute_HLS.cpp:44:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_9' (../base/src/layers/Compute_HLS.cpp:43:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_16' (../base/src/layers/Compute_HLS.cpp:62:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_15' (../base/src/layers/Compute_HLS.cpp:61:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:39:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:49:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:64:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 825.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 827.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 827.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 829.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 829.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 829.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 829.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 830.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 830.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 831.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 831.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 831.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 831.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../base/src/layers/Compute_HLS.cpp:17:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (../base/src/layers/Compute_HLS.cpp:17:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../base/src/layers/Compute_HLS.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.1 seconds; current allocated memory: 756.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:24)
INFO: [HLS 214-115] Multiple burst reads of length 62 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:30:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.89 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_7' (../base/src/layers/Compute_HLS.cpp:31) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_8' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_14' (../base/src/layers/Compute_HLS.cpp:49) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_17' (../base/src/layers/Compute_HLS.cpp:64) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7:5), detected/extracted 1 process function(s): 
	 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_19_1_proc1' (../base/src/layers/Compute_HLS.cpp:13:47)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.383 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30:31) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:30) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:29:30) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_13' (../base/src/layers/Compute_HLS.cpp:48:52) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_12' (../base/src/layers/Compute_HLS.cpp:47:48) in function 'Loop_VITIS_LOOP_19_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_46_11' (../base/src/layers/Compute_HLS.cpp:46:44) in function 'Loop_VITIS_LOOP_19_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_10' (../base/src/layers/Compute_HLS.cpp:45:40) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_9' (../base/src/layers/Compute_HLS.cpp:45:40) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_16' (../base/src/layers/Compute_HLS.cpp:63:40) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_15' (../base/src/layers/Compute_HLS.cpp:63:40) in function 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:32:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:50:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:65:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 835.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 837.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 837.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_31_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_30_6_VITIS_LOOP_31_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_28_4_VITIS_LOOP_30_6_VITIS_LOOP_31_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 839.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 839.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_39_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 839.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 839.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_47_12_VITIS_LOOP_48_13_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_12_VITIS_LOOP_48_13_VITIS_LOOP_49_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_47_12_VITIS_LOOP_48_13_VITIS_LOOP_49_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 840.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_62_15_VITIS_LOOP_63_16_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_15_VITIS_LOOP_63_16_VITIS_LOOP_64_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_15_VITIS_LOOP_63_16_VITIS_LOOP_64_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 841.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 841.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_19_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 841.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 841.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 841.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 841.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 842.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_31_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_31_7' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_30_6_VITIS_LOOP_31_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_31_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 847.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_39_8' pipeline 'VITIS_LOOP_39_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_39_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 851.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_47_12_VITIS_LOOP_48_13_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_47_12_VITIS_LOOP_48_13_VITIS_LOOP' pipeline 'VITIS_LOOP_47_12_VITIS_LOOP_48_13_VITIS_LOOP_49_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_47_12_VITIS_LOOP_48_13_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 856.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_62_15_VITIS_LOOP_63_16_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_62_15_VITIS_LOOP_63_16_VITIS_LOOP' pipeline 'VITIS_LOOP_62_15_VITIS_LOOP_63_16_VITIS_LOOP_64_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_19_1_proc1_Pipeline_VITIS_LOOP_62_15_VITIS_LOOP_63_16_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 859.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_19_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_19_1_proc1'.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_Loop_VITIS_LOOP_19_1_proc1_dataOut_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_Loop_VITIS_LOOP_19_1_proc1_layerWeight_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_Loop_VITIS_LOOP_19_1_proc1_layerBias_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 862.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 865.121 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 868.562 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 879.691 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computeLoop.
INFO: [VLOG 209-307] Generating Verilog RTL for computeLoop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.67 seconds. CPU system time: 1.04 seconds. Elapsed time: 13.71 seconds; current allocated memory: 123.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.05 seconds; current allocated memory: 756.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dataIn_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dataOut_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'layerWeight_data' (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'layerBias_data' (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.74 seconds; current allocated memory: 757.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.602 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 759.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'computeLoop' (../base/src/layers/Compute_HLS.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.277 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_14' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_17' (../base/src/layers/Compute_HLS.cpp:63) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 783.922 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_13' (../base/src/layers/Compute_HLS.cpp:47:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_12' (../base/src/layers/Compute_HLS.cpp:46:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_11' (../base/src/layers/Compute_HLS.cpp:45:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_10' (../base/src/layers/Compute_HLS.cpp:44:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_9' (../base/src/layers/Compute_HLS.cpp:43:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_16' (../base/src/layers/Compute_HLS.cpp:62:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_15' (../base/src/layers/Compute_HLS.cpp:61:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:39:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:49:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:64:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 823.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 825.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 825.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 826.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 826.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 826.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 826.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 826.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 826.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 827.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 827.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 828.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 828.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 828.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 829.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_38_8' pipeline 'VITIS_LOOP_38_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_38_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 831.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' pipeline 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.14 seconds; current allocated memory: 756.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:18:26)
INFO: [HLS 214-115] Multiple burst reads of length 62 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:22)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:38:26)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:70:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.7 seconds; current allocated memory: 758.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_14' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_17' (../base/src/layers/Compute_HLS.cpp:63) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_20' (../base/src/layers/Compute_HLS.cpp:72) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.465 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_13' (../base/src/layers/Compute_HLS.cpp:47:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_12' (../base/src/layers/Compute_HLS.cpp:46:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_11' (../base/src/layers/Compute_HLS.cpp:45:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_10' (../base/src/layers/Compute_HLS.cpp:44:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_9' (../base/src/layers/Compute_HLS.cpp:43:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_16' (../base/src/layers/Compute_HLS.cpp:62:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_15' (../base/src/layers/Compute_HLS.cpp:61:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_19' (../base/src/layers/Compute_HLS.cpp:71:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_18' (../base/src/layers/Compute_HLS.cpp:70:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:39:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:49:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:64:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 836.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 838.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 838.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 839.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 839.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 839.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 839.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 841.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 841.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 841.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 841.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 842.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 842.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 843.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 844.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_30_7' pipeline 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_30_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 849.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_38_8' pipeline 'VITIS_LOOP_38_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_38_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 852.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' pipeline 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 855.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' pipeline 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 858.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20' pipeline 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20/m_axi_gmem_AWPROT' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:18:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:27:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:38:26)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:47:43)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:70:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.62 seconds; current allocated memory: 758.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.961 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_14' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_17' (../base/src/layers/Compute_HLS.cpp:63) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_20' (../base/src/layers/Compute_HLS.cpp:72) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.156 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_13' (../base/src/layers/Compute_HLS.cpp:47:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_12' (../base/src/layers/Compute_HLS.cpp:46:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_11' (../base/src/layers/Compute_HLS.cpp:45:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_10' (../base/src/layers/Compute_HLS.cpp:44:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_9' (../base/src/layers/Compute_HLS.cpp:43:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_16' (../base/src/layers/Compute_HLS.cpp:62:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_15' (../base/src/layers/Compute_HLS.cpp:61:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_19' (../base/src/layers/Compute_HLS.cpp:71:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_18' (../base/src/layers/Compute_HLS.cpp:70:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:39:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:49:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:64:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 835.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 837.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 837.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 838.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 838.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 838.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 838.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 840.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 840.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 841.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 841.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 841.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 842.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 843.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 845.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_38_8' pipeline 'VITIS_LOOP_38_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_38_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 848.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_14' pipeline 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 852.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' pipeline 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 855.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.22 seconds; current allocated memory: 756.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:18:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:27:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:38:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:47)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:70:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.77 seconds; current allocated memory: 758.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_13' (../base/src/layers/Compute_HLS.cpp:47) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_17' (../base/src/layers/Compute_HLS.cpp:63) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_20' (../base/src/layers/Compute_HLS.cpp:72) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_13' (../base/src/layers/Compute_HLS.cpp:47) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_14' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'ML::computeLoop' (../base/src/layers/Compute_HLS.cpp:7)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 786.129 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_12' (../base/src/layers/Compute_HLS.cpp:46:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_11' (../base/src/layers/Compute_HLS.cpp:45:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_10' (../base/src/layers/Compute_HLS.cpp:44:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_9' (../base/src/layers/Compute_HLS.cpp:43:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_16' (../base/src/layers/Compute_HLS.cpp:62:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_15' (../base/src/layers/Compute_HLS.cpp:61:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_19' (../base/src/layers/Compute_HLS.cpp:71:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_18' (../base/src/layers/Compute_HLS.cpp:70:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:39:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:49:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:64:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 837.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 839.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 839.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'layerWeight_Internal'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 840.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'layerWeight_Internal'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13' (loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', ../base/src/layers/Compute_HLS.cpp:50) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:50) and bus read operation ('gmem_addr_read', ../base/src/layers/Compute_HLS.cpp:50) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:50).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 843.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 843.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 843.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 843.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 844.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 844.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 845.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 845.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 846.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 849.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_38_8' pipeline 'VITIS_LOOP_38_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_38_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 851.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_46_12_VITIS_LOOP_47_13' pipeline 'VITIS_LOOP_46_12_VITIS_LOOP_47_13' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:18:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:27:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:38:26)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:47:43)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:70:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.82 seconds; current allocated memory: 758.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 759.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.023 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (../base/src/layers/Compute_HLS.cpp:20) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_7' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_14' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_17' (../base/src/layers/Compute_HLS.cpp:63) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_20' (../base/src/layers/Compute_HLS.cpp:72) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.262 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_2' (../base/src/layers/Compute_HLS.cpp:19:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../base/src/layers/Compute_HLS.cpp:18:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_6' (../base/src/layers/Compute_HLS.cpp:29:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_5' (../base/src/layers/Compute_HLS.cpp:28:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_13' (../base/src/layers/Compute_HLS.cpp:47:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_12' (../base/src/layers/Compute_HLS.cpp:46:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_11' (../base/src/layers/Compute_HLS.cpp:45:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_10' (../base/src/layers/Compute_HLS.cpp:44:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_9' (../base/src/layers/Compute_HLS.cpp:43:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_16' (../base/src/layers/Compute_HLS.cpp:62:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_15' (../base/src/layers/Compute_HLS.cpp:61:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_19' (../base/src/layers/Compute_HLS.cpp:71:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_18' (../base/src/layers/Compute_HLS.cpp:70:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:21:59)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:31:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:39:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:49:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:64:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 835.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 837.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 837.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 838.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 838.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 838.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 838.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 839.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 839.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 840.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_70_18_VITIS_LOOP_71_19_VITIS_LOOP_72_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 841.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 841.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 841.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 842.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 843.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline 'VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_27_4_VITIS_LOOP_29_6_VITIS_LOOP_30_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 845.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_38_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_38_8' pipeline 'VITIS_LOOP_38_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_38_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 848.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_14' pipeline 'VITIS_LOOP_46_12_VITIS_LOOP_47_13_VITIS_LOOP_48_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 852.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' pipeline 'VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_61_15_VITIS_LOOP_62_16_VITIS_LOOP_63_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 855.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.21 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:60:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:80:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.76 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.113 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_20' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_23' (../base/src/layers/Compute_HLS.cpp:82) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.426 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_19' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_18' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_22' (../base/src/layers/Compute_HLS.cpp:81:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_21' (../base/src/layers/Compute_HLS.cpp:80:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 847.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 848.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 848.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 850.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 851.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 851.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 852.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 853.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 856.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 858.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 860.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 864.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 866.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.25 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:80:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.75 seconds; current allocated memory: 758.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_20' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_23' (../base/src/layers/Compute_HLS.cpp:82) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.383 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_19' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_18' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_22' (../base/src/layers/Compute_HLS.cpp:81:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_21' (../base/src/layers/Compute_HLS.cpp:80:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 845.637 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 847.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 847.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 847.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 848.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 849.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 850.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 850.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 850.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 851.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 852.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 853.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 856.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 860.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 863.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 865.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.23 seconds; current allocated memory: 756.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:61:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:81:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.7 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_20' (../base/src/layers/Compute_HLS.cpp:74) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_23' (../base/src/layers/Compute_HLS.cpp:83) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.473 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_19' (../base/src/layers/Compute_HLS.cpp:73:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_18' (../base/src/layers/Compute_HLS.cpp:72:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_22' (../base/src/layers/Compute_HLS.cpp:82:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_21' (../base/src/layers/Compute_HLS.cpp:81:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:60:43)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:75:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 847.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 848.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 848.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 850.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 851.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 851.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 851.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 852.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 853.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 856.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 858.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 860.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' pipeline 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 864.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' pipeline 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.14 seconds; current allocated memory: 756.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:32:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:61:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:38:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:49:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:81:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.79 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_6' (../base/src/layers/Compute_HLS.cpp:31) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_10' (../base/src/layers/Compute_HLS.cpp:41) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_11' (../base/src/layers/Compute_HLS.cpp:49) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_17' (../base/src/layers/Compute_HLS.cpp:59) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_20' (../base/src/layers/Compute_HLS.cpp:74) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_23' (../base/src/layers/Compute_HLS.cpp:83) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.461 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_5' (../base/src/layers/Compute_HLS.cpp:30:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_4' (../base/src/layers/Compute_HLS.cpp:29:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_9' (../base/src/layers/Compute_HLS.cpp:40:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_8' (../base/src/layers/Compute_HLS.cpp:39:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_7' (../base/src/layers/Compute_HLS.cpp:38:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_16' (../base/src/layers/Compute_HLS.cpp:58:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_15' (../base/src/layers/Compute_HLS.cpp:57:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_14' (../base/src/layers/Compute_HLS.cpp:56:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_13' (../base/src/layers/Compute_HLS.cpp:55:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_12' (../base/src/layers/Compute_HLS.cpp:54:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_19' (../base/src/layers/Compute_HLS.cpp:73:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_18' (../base/src/layers/Compute_HLS.cpp:72:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_22' (../base/src/layers/Compute_HLS.cpp:82:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_21' (../base/src/layers/Compute_HLS.cpp:81:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:23:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:32:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:42:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:50:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:60:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:75:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 847.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 848.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_49_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 849.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_57_15_VITIS_LOOP_58_16_VITIS_LOOP_59_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_15_VITIS_LOOP_58_16_VITIS_LOOP_59_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_15_VITIS_LOOP_58_16_VITIS_LOOP_59_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 849.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 850.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 851.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 851.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 852.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 853.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6' pipeline 'VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5_VITIS_LOOP_31_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 856.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10' pipeline 'VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_38_7_VITIS_LOOP_40_9_VITIS_LOOP_41_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_49_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_49_11' pipeline 'VITIS_LOOP_49_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_49_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_49_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 860.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_57_15_VITIS_LOOP_58_16_VITIS_LOOP_59_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_57_15_VITIS_LOOP_58_16_VITIS_LOOP_59_17' pipeline 'VITIS_LOOP_57_15_VITIS_LOOP_58_16_VITIS_LOOP_59_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_57_15_VITIS_LOOP_58_16_VITIS_LOOP_59_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' pipeline 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 864.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' pipeline 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 866.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:61:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:81:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.06 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.117 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_20' (../base/src/layers/Compute_HLS.cpp:74) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_23' (../base/src/layers/Compute_HLS.cpp:83) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.461 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:49) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_19' (../base/src/layers/Compute_HLS.cpp:73:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_18' (../base/src/layers/Compute_HLS.cpp:72:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_22' (../base/src/layers/Compute_HLS.cpp:82:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_21' (../base/src/layers/Compute_HLS.cpp:81:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:60:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:75:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 847.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 848.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 848.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 848.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 850.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 851.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 851.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 852.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 854.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 856.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 860.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 862.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' pipeline 'VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_72_18_VITIS_LOOP_73_19_VITIS_LOOP_74_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 864.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' pipeline 'VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_81_21_VITIS_LOOP_82_22_VITIS_LOOP_83_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 866.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.15 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:80:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.73 seconds; current allocated memory: 758.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 760.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.078 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_20' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_23' (../base/src/layers/Compute_HLS.cpp:82) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.402 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_19' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_18' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_22' (../base/src/layers/Compute_HLS.cpp:81:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_21' (../base/src/layers/Compute_HLS.cpp:80:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 847.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 847.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 849.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 849.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 850.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 850.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 851.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 852.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 853.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 856.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 860.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 863.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 865.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:62:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:82:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.72 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.113 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_17' (../base/src/layers/Compute_HLS.cpp:60) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_20' (../base/src/layers/Compute_HLS.cpp:75) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_23' (../base/src/layers/Compute_HLS.cpp:84) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.430 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_16' (../base/src/layers/Compute_HLS.cpp:59:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_15' (../base/src/layers/Compute_HLS.cpp:58:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_14' (../base/src/layers/Compute_HLS.cpp:57:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_19' (../base/src/layers/Compute_HLS.cpp:74:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_18' (../base/src/layers/Compute_HLS.cpp:73:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_22' (../base/src/layers/Compute_HLS.cpp:83:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_21' (../base/src/layers/Compute_HLS.cpp:82:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:61:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:76:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.684 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 847.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 848.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 849.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 850.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 851.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 851.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 852.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 853.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 856.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 860.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' pipeline 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' pipeline 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 864.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' pipeline 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 866.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.12 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:60:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:80:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.94 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.117 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_20' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_23' (../base/src/layers/Compute_HLS.cpp:82) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.449 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_19' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_18' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_22' (../base/src/layers/Compute_HLS.cpp:81:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_21' (../base/src/layers/Compute_HLS.cpp:80:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:64)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 845.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 847.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 848.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 848.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 849.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_55_14_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_14_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_14_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 850.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 850.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 850.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 851.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 851.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 852.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 854.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 856.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 858.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 860.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_55_14_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_55_14_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_55_14_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_55_14_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 864.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.19 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:60:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:80:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.62 seconds; current allocated memory: 758.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.840 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_20' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_23' (../base/src/layers/Compute_HLS.cpp:82) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 785.035 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_19' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_18' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_22' (../base/src/layers/Compute_HLS.cpp:81:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_21' (../base/src/layers/Compute_HLS.cpp:80:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 834.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 836.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 836.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 837.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 837.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 837.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 837.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 838.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 838.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 838.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 838.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 839.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 839.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 840.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 840.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 841.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 843.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 845.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 847.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 849.000 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:80:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.62 seconds; current allocated memory: 758.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 759.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_20' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_23' (../base/src/layers/Compute_HLS.cpp:82) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 785.074 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_19' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_18' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_22' (../base/src/layers/Compute_HLS.cpp:81:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_21' (../base/src/layers/Compute_HLS.cpp:80:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 834.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 836.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 836.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 837.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 837.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 837.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 837.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 838.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 838.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 839.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 839.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 839.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 839.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 840.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 840.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 841.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 844.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 846.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 847.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline 'VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_71_18_VITIS_LOOP_72_19_VITIS_LOOP_73_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 849.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_80_21_VITIS_LOOP_81_22_VITIS_LOOP_82_23' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.22 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:63:38)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:82:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.74 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_17' (../base/src/layers/Compute_HLS.cpp:60) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_20' (../base/src/layers/Compute_HLS.cpp:75) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_23' (../base/src/layers/Compute_HLS.cpp:84) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.453 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_16' (../base/src/layers/Compute_HLS.cpp:59:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_15' (../base/src/layers/Compute_HLS.cpp:58:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_14' (../base/src/layers/Compute_HLS.cpp:57:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_13' (../base/src/layers/Compute_HLS.cpp:56:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_12' (../base/src/layers/Compute_HLS.cpp:55:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_19' (../base/src/layers/Compute_HLS.cpp:74:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_18' (../base/src/layers/Compute_HLS.cpp:73:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_22' (../base/src/layers/Compute_HLS.cpp:83:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_21' (../base/src/layers/Compute_HLS.cpp:82:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:67:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:76:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 845.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 847.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 847.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 848.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 848.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 849.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 849.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 850.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 851.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 851.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 852.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 853.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 856.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 858.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 860.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' pipeline 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 862.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' pipeline 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 864.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' pipeline 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 866.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:63:38)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:82:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.67 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.113 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_17' (../base/src/layers/Compute_HLS.cpp:60) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_20' (../base/src/layers/Compute_HLS.cpp:75) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_23' (../base/src/layers/Compute_HLS.cpp:84) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.453 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_16' (../base/src/layers/Compute_HLS.cpp:59:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_15' (../base/src/layers/Compute_HLS.cpp:58:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_14' (../base/src/layers/Compute_HLS.cpp:57:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_13' (../base/src/layers/Compute_HLS.cpp:56:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_12' (../base/src/layers/Compute_HLS.cpp:55:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_19' (../base/src/layers/Compute_HLS.cpp:74:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_18' (../base/src/layers/Compute_HLS.cpp:73:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_22' (../base/src/layers/Compute_HLS.cpp:83:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_21' (../base/src/layers/Compute_HLS.cpp:82:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:67:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:76:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 845.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 847.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 848.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 849.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 850.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 850.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 850.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 851.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 852.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 853.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 856.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 860.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' pipeline 'VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_58_15_VITIS_LOOP_59_16_VITIS_LOOP_60_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' pipeline 'VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_73_18_VITIS_LOOP_74_19_VITIS_LOOP_75_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 864.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' pipeline 'VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_82_21_VITIS_LOOP_83_22_VITIS_LOOP_84_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 866.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.14 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:94:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.66 seconds; current allocated memory: 757.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.398 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_20' (../base/src/layers/Compute_HLS.cpp:87) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_23' (../base/src/layers/Compute_HLS.cpp:96) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.531 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_19' (../base/src/layers/Compute_HLS.cpp:86:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_18' (../base/src/layers/Compute_HLS.cpp:85:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_22' (../base/src/layers/Compute_HLS.cpp:95:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_21' (../base/src/layers/Compute_HLS.cpp:94:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:88:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 814.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 815.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 815.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 815.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 815.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 816.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 816.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 817.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 817.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 817.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 817.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 818.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 820.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' pipeline 'VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.23 seconds; current allocated memory: 756.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:77:32)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:103:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.74 seconds; current allocated memory: 758.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.137 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_13' (../base/src/layers/Compute_HLS.cpp:71) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_20' (../base/src/layers/Compute_HLS.cpp:87) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_23' (../base/src/layers/Compute_HLS.cpp:96) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_26' (../base/src/layers/Compute_HLS.cpp:105) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_71_13' (../base/src/layers/Compute_HLS.cpp:71) in function 'ML::computeLoop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_14' (../base/src/layers/Compute_HLS.cpp:72) in function 'ML::computeLoop' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 785.992 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_12' (../base/src/layers/Compute_HLS.cpp:70:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_19' (../base/src/layers/Compute_HLS.cpp:86:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_18' (../base/src/layers/Compute_HLS.cpp:85:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_22' (../base/src/layers/Compute_HLS.cpp:95:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_21' (../base/src/layers/Compute_HLS.cpp:94:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_25' (../base/src/layers/Compute_HLS.cpp:104:41) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_24' (../base/src/layers/Compute_HLS.cpp:103:37) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../base/src/layers/Compute_HLS.cpp:76:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:88:47)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:97:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 857.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 859.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 859.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 860.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 860.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 861.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 861.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 861.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 861.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' (loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('temp_addr_1_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77_1', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp' and 'store' operation ('temp_addr_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' (loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('temp_addr_3_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77_3', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp' and 'store' operation ('temp_addr_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' (loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('temp_addr_4_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77_4', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp' and 'store' operation ('temp_addr_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' (loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('temp_addr_5_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77_5', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp' and 'store' operation ('temp_addr_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp'.
WARNING: [HLS 200-880] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' (loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('temp_addr_20_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77_20', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp' and 'store' operation ('temp_addr_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' (loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'): Unable to schedule 'store' operation ('temp_addr_21_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77_21', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'temp'.
WARNING: [HLS 200-885] The II Violation in module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' (loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'): Unable to schedule 'store' operation ('temp_addr_25_write_ln76', ../base/src/layers/Compute_HLS.cpp:76) of variable 'mul_ln77_25', ../base/src/layers/Compute_HLS.cpp:77 on array 'temp' due to limited memory ports (II = 28). Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 29, Depth = 30, loop 'VITIS_LOOP_70_12_VITIS_LOOP_71_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 864.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 864.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 864.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 864.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 864.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 864.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 865.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 865.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 865.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 867.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 868.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 870.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 872.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 874.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13' pipeline 'VITIS_LOOP_70_12_VITIS_LOOP_71_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_5ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_5ns_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_70_12_VITIS_LOOP_71_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 878.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' pipeline 'VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_85_18_VITIS_LOOP_86_19_VITIS_LOOP_87_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 883.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23' pipeline 'VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_94_21_VITIS_LOOP_95_22_VITIS_LOOP_96_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 884.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26' pipeline 'VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_103_24_VITIS_LOOP_104_25_VITIS_LOOP_105_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 886.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeLoop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn_data', 'dataOut_data', 'layerWeight_data', 'layerBias_data' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop'.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_dataOut_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_layerWeight_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_layerBias_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'computeLoop_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 894.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.25 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:75:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:92:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.86 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_17' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_20' (../base/src/layers/Compute_HLS.cpp:85) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_23' (../base/src/layers/Compute_HLS.cpp:94) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.426 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_16' (../base/src/layers/Compute_HLS.cpp:72:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_15' (../base/src/layers/Compute_HLS.cpp:71:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_14' (../base/src/layers/Compute_HLS.cpp:70:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_13' (../base/src/layers/Compute_HLS.cpp:69:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_12' (../base/src/layers/Compute_HLS.cpp:68:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_19' (../base/src/layers/Compute_HLS.cpp:84:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_18' (../base/src/layers/Compute_HLS.cpp:83:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_22' (../base/src/layers/Compute_HLS.cpp:93:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_21' (../base/src/layers/Compute_HLS.cpp:92:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:86:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 845.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 847.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 848.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 848.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 850.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 850.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 851.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 851.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 851.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 852.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 853.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 856.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 858.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 860.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17' pipeline 'VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' pipeline 'VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 864.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' pipeline 'VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.301 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.24 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:75:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:92:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.69 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.051 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_17' (../base/src/layers/Compute_HLS.cpp:73) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_20' (../base/src/layers/Compute_HLS.cpp:85) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_23' (../base/src/layers/Compute_HLS.cpp:94) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.430 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_16' (../base/src/layers/Compute_HLS.cpp:72:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_15' (../base/src/layers/Compute_HLS.cpp:71:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_14' (../base/src/layers/Compute_HLS.cpp:70:44) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_13' (../base/src/layers/Compute_HLS.cpp:69:40) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_68_12' (../base/src/layers/Compute_HLS.cpp:68:36) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_19' (../base/src/layers/Compute_HLS.cpp:84:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_18' (../base/src/layers/Compute_HLS.cpp:83:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_22' (../base/src/layers/Compute_HLS.cpp:93:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_21' (../base/src/layers/Compute_HLS.cpp:92:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:74:60)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:86:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 845.684 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 847.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 848.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 848.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_69_13_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_13_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_13_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 850.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 850.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 850.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 851.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 852.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 853.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 854.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 856.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 858.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 861.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_69_13_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_69_13_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LO' pipeline 'VITIS_LOOP_69_13_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LOOP_73_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_69_13_VITIS_LOOP_71_15_VITIS_LOOP_72_16_VITIS_LO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 862.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' pipeline 'VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_83_18_VITIS_LOOP_84_19_VITIS_LOOP_85_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 865.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' pipeline 'VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_92_21_VITIS_LOOP_93_22_VITIS_LOOP_94_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 867.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.26 seconds; current allocated memory: 756.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:78:32)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:77:42)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:107:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.73 seconds; current allocated memory: 758.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.270 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_17' (../base/src/layers/Compute_HLS.cpp:76) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_20' (../base/src/layers/Compute_HLS.cpp:91) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_23' (../base/src/layers/Compute_HLS.cpp:100) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_26' (../base/src/layers/Compute_HLS.cpp:109) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 785.914 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_16' (../base/src/layers/Compute_HLS.cpp:75:52) in function 'ML::computeLoop' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_15' (../base/src/layers/Compute_HLS.cpp:74:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_14' (../base/src/layers/Compute_HLS.cpp:73:44) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_13' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_12' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_19' (../base/src/layers/Compute_HLS.cpp:90:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_18' (../base/src/layers/Compute_HLS.cpp:89:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_22' (../base/src/layers/Compute_HLS.cpp:99:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_21' (../base/src/layers/Compute_HLS.cpp:98:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_25' (../base/src/layers/Compute_HLS.cpp:108:41) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_24' (../base/src/layers/Compute_HLS.cpp:107:37) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../base/src/layers/Compute_HLS.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:92:59)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:101:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 856.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 858.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 859.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 859.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 859.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 860.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 860.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 860.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 860.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_89_18_VITIS_LOOP_90_19_VITIS_LOOP_91_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_18_VITIS_LOOP_90_19_VITIS_LOOP_91_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_18_VITIS_LOOP_90_19_VITIS_LOOP_91_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 861.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 861.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_98_21_VITIS_LOOP_99_22_VITIS_LOOP_100_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_21_VITIS_LOOP_99_22_VITIS_LOOP_100_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_98_21_VITIS_LOOP_99_22_VITIS_LOOP_100_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 861.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 861.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 862.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 864.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 864.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 865.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 868.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 870.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 872.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_76_17' pipeline 'VITIS_LOOP_76_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_76_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 873.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_89_18_VITIS_LOOP_90_19_VITIS_LOOP_91_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_89_18_VITIS_LOOP_90_19_VITIS_LOOP_91_20' pipeline 'VITIS_LOOP_89_18_VITIS_LOOP_90_19_VITIS_LOOP_91_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_89_18_VITIS_LOOP_90_19_VITIS_LOOP_91_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 875.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_98_21_VITIS_LOOP_99_22_VITIS_LOOP_100_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_98_21_VITIS_LOOP_99_22_VITIS_LOOP_100_23' pipeline 'VITIS_LOOP_98_21_VITIS_LOOP_99_22_VITIS_LOOP_100_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_98_21_VITIS_LOOP_99_22_VITIS_LOOP_100_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 877.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26' pipeline 'VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_107_24_VITIS_LOOP_108_25_VITIS_LOOP_109_26/m_axi_gmem_AWLEN' to 0.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.301 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.23 seconds; current allocated memory: 756.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:77:42)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:106:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.68 seconds; current allocated memory: 758.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_17' (../base/src/layers/Compute_HLS.cpp:76) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_20' (../base/src/layers/Compute_HLS.cpp:90) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_23' (../base/src/layers/Compute_HLS.cpp:99) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_26' (../base/src/layers/Compute_HLS.cpp:108) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 785.852 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_16' (../base/src/layers/Compute_HLS.cpp:75:52) in function 'ML::computeLoop' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_15' (../base/src/layers/Compute_HLS.cpp:74:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_14' (../base/src/layers/Compute_HLS.cpp:73:44) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_13' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_12' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_19' (../base/src/layers/Compute_HLS.cpp:89:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_18' (../base/src/layers/Compute_HLS.cpp:88:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_22' (../base/src/layers/Compute_HLS.cpp:98:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_21' (../base/src/layers/Compute_HLS.cpp:97:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_25' (../base/src/layers/Compute_HLS.cpp:107:41) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_24' (../base/src/layers/Compute_HLS.cpp:106:37) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../base/src/layers/Compute_HLS.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:91:59)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:100:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 856.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 858.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 858.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 859.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 859.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 860.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 860.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 860.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 860.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 861.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 861.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 861.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 861.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 862.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 864.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 864.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 865.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 867.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 870.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 872.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_76_17' pipeline 'VITIS_LOOP_76_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_76_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 873.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 875.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 877.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' pipeline 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWSIZE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.18 seconds; current allocated memory: 756.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:77:45)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:77:42)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:106:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.66 seconds; current allocated memory: 758.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.195 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_17' (../base/src/layers/Compute_HLS.cpp:76) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_20' (../base/src/layers/Compute_HLS.cpp:90) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_23' (../base/src/layers/Compute_HLS.cpp:99) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_26' (../base/src/layers/Compute_HLS.cpp:108) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.914 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_16' (../base/src/layers/Compute_HLS.cpp:75:52) in function 'ML::computeLoop' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_15' (../base/src/layers/Compute_HLS.cpp:74:48) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_14' (../base/src/layers/Compute_HLS.cpp:73:44) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_13' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_12' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_19' (../base/src/layers/Compute_HLS.cpp:89:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_18' (../base/src/layers/Compute_HLS.cpp:88:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_22' (../base/src/layers/Compute_HLS.cpp:98:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_21' (../base/src/layers/Compute_HLS.cpp:97:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_25' (../base/src/layers/Compute_HLS.cpp:107:41) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_24' (../base/src/layers/Compute_HLS.cpp:106:37) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../base/src/layers/Compute_HLS.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:91:59)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:100:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 856.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 858.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 858.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 859.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 860.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 860.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 860.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 860.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 861.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 861.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 861.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 861.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 862.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 864.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 864.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 865.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 868.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 870.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 872.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_76_17' pipeline 'VITIS_LOOP_76_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_76_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 873.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 875.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 877.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' pipeline 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWLEN' to 0.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.07 seconds; current allocated memory: 756.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:77:45)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:106:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.74 seconds; current allocated memory: 758.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_17' (../base/src/layers/Compute_HLS.cpp:76) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_20' (../base/src/layers/Compute_HLS.cpp:90) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_23' (../base/src/layers/Compute_HLS.cpp:99) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_26' (../base/src/layers/Compute_HLS.cpp:108) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.852 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_16' (../base/src/layers/Compute_HLS.cpp:75:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_15' (../base/src/layers/Compute_HLS.cpp:74:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_14' (../base/src/layers/Compute_HLS.cpp:73:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_13' (../base/src/layers/Compute_HLS.cpp:72:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_12' (../base/src/layers/Compute_HLS.cpp:71:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_19' (../base/src/layers/Compute_HLS.cpp:89:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_18' (../base/src/layers/Compute_HLS.cpp:88:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_22' (../base/src/layers/Compute_HLS.cpp:98:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_21' (../base/src/layers/Compute_HLS.cpp:97:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_25' (../base/src/layers/Compute_HLS.cpp:107:41) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_24' (../base/src/layers/Compute_HLS.cpp:106:37) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../base/src/layers/Compute_HLS.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:91:59)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:100:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 855.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 857.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 857.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 858.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 858.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 859.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 859.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 859.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_74_15_VITIS_LOOP_75_16_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_15_VITIS_LOOP_75_16_VITIS_LOOP_76_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_15_VITIS_LOOP_75_16_VITIS_LOOP_76_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 860.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 860.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 860.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 860.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 861.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 861.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 861.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 861.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 862.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 864.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 865.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 867.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 869.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 871.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_74_15_VITIS_LOOP_75_16_VITIS_LOOP_76_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_74_15_VITIS_LOOP_75_16_VITIS_LOOP_76_17' pipeline 'VITIS_LOOP_74_15_VITIS_LOOP_75_16_VITIS_LOOP_76_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_74_15_VITIS_LOOP_75_16_VITIS_LOOP_76_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 873.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline 'VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_88_18_VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 875.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline 'VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_97_21_VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 877.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' pipeline 'VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_106_24_VITIS_LOOP_107_25_VITIS_LOOP_108_26/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.305 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.24 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:60:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:78:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.73 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.113 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_20' (../base/src/layers/Compute_HLS.cpp:71) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_23' (../base/src/layers/Compute_HLS.cpp:80) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.449 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_19' (../base/src/layers/Compute_HLS.cpp:70:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_18' (../base/src/layers/Compute_HLS.cpp:69:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_22' (../base/src/layers/Compute_HLS.cpp:79:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_21' (../base/src/layers/Compute_HLS.cpp:78:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:72:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 847.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 847.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 847.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 848.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 849.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 850.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 851.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 851.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 851.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 852.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 853.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 856.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 860.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' pipeline 'VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 864.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' pipeline 'VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 866.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeLoop/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computeLoop computeLoop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.922 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.17 seconds; current allocated memory: 757.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:31:55)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:60:32)
INFO: [HLS 214-115] Multiple burst reads of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:26)
INFO: [HLS 214-115] Multiple burst reads of length 7200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:28:26)
INFO: [HLS 214-115] Multiple burst reads of length 1600 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:27)
INFO: [HLS 214-115] Multiple burst writes of length 6272 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:78:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.87 seconds; current allocated memory: 758.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.410 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (../base/src/layers/Compute_HLS.cpp:21) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_6' (../base/src/layers/Compute_HLS.cpp:30) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_10' (../base/src/layers/Compute_HLS.cpp:40) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_11' (../base/src/layers/Compute_HLS.cpp:48) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_17' (../base/src/layers/Compute_HLS.cpp:58) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_20' (../base/src/layers/Compute_HLS.cpp:71) in function 'ML::computeLoop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_23' (../base/src/layers/Compute_HLS.cpp:80) in function 'ML::computeLoop' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.727 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (../base/src/layers/Compute_HLS.cpp:20:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:19:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_5' (../base/src/layers/Compute_HLS.cpp:29:39) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_4' (../base/src/layers/Compute_HLS.cpp:28:35) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_9' (../base/src/layers/Compute_HLS.cpp:39:31) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_8' (../base/src/layers/Compute_HLS.cpp:38:30) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_7' (../base/src/layers/Compute_HLS.cpp:37:29) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_16' (../base/src/layers/Compute_HLS.cpp:57:52) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_15' (../base/src/layers/Compute_HLS.cpp:56:48) in function 'ML::computeLoop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_14' (../base/src/layers/Compute_HLS.cpp:55:44) in function 'ML::computeLoop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_13' (../base/src/layers/Compute_HLS.cpp:54:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_12' (../base/src/layers/Compute_HLS.cpp:53:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_19' (../base/src/layers/Compute_HLS.cpp:70:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_18' (../base/src/layers/Compute_HLS.cpp:69:36) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_22' (../base/src/layers/Compute_HLS.cpp:79:40) in function 'ML::computeLoop'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_21' (../base/src/layers/Compute_HLS.cpp:78:36) in function 'ML::computeLoop'.
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:22:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:31:55)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:41:71)
INFO: [HLS 200-472] Inferring partial write operation for 'layerBias_Internal' (../base/src/layers/Compute_HLS.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:59:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dataOut_Internal' (../base/src/layers/Compute_HLS.cpp:72:59)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 845.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeLoop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 847.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 847.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 848.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 849.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 849.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 850.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 850.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 850.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 851.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 851.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 852.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 853.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 854.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline 'VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_28_4_VITIS_LOOP_29_5_VITIS_LOOP_30_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 856.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline 'VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_37_7_VITIS_LOOP_39_9_VITIS_LOOP_40_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 858.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_48_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_48_11' pipeline 'VITIS_LOOP_48_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_48_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_48_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 861.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline 'VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_56_15_VITIS_LOOP_57_16_VITIS_LOOP_58_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' pipeline 'VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_69_18_VITIS_LOOP_70_19_VITIS_LOOP_71_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 864.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' pipeline 'VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeLoop_Pipeline_VITIS_LOOP_78_21_VITIS_LOOP_79_22_VITIS_LOOP_80_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:10:39)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:12:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.18 seconds; current allocated memory: 756.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.74 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.707 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.203 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 807.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 807.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 807.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 807.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_3' (loop 'VITIS_LOOP_38_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_3' (loop 'VITIS_LOOP_38_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 807.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 807.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 807.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 807.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 807.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 807.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_38_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 808.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dataIn_data', 'dataOut_data', 'layerWeight_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [RTMG 210-278] Implementing memory 'computePointHLS_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 812.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:10:39)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:12:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.63 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.648 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.961 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 803.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:42 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:42) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:42 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:42) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 805.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 805.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 805.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 806.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_40_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dataIn_data', 'dataOut_data', 'layerWeight_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [RTMG 210-278] Implementing memory 'computePointHLS_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 812.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:10:39)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:12:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.62 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.707 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.914 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 793.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 794.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 795.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 795.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:10:39)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:12:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.19 seconds; current allocated memory: 756.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.63 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (../base/src/layers/Compute_HLS.cpp:38) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.961 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 804.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('internal2_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'internal2', ../base/src/layers/Compute_HLS.cpp:43 on local variable 'internal2' and 'load' operation ('internal2_load', ../base/src/layers/Compute_HLS.cpp:43) on local variable 'internal2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('internal2_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'internal2', ../base/src/layers/Compute_HLS.cpp:43 on local variable 'internal2' and 'load' operation ('internal2_load', ../base/src/layers/Compute_HLS.cpp:43) on local variable 'internal2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 805.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 805.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 806.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' pipeline 'VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_41_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 808.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dataIn_data', 'dataOut_data', 'layerWeight_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [RTMG 210-278] Implementing memory 'computePointHLS_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 812.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:10:39)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:12:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.56 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.645 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.953 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 804.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:42 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:42) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:42 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:42) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 805.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 805.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 806.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' pipeline 'VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_41_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dataIn_data', 'dataOut_data', 'layerWeight_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [RTMG 210-278] Implementing memory 'computePointHLS_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 812.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:10:39)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (../base/src/layers/Compute_HLS.cpp:12:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.16 seconds; current allocated memory: 756.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.72 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.988 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:43 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:43) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:43 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:43) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 805.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 805.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 805.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 806.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' pipeline 'VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_41_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dataIn_data', 'dataOut_data', 'layerWeight_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [RTMG 210-278] Implementing memory 'computePointHLS_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 812.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.56 seconds. Elapsed time: 2.32 seconds; current allocated memory: 756.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.05 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.645 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 782.938 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 803.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 804.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 804.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 804.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:43 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:43) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:43 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:43) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 805.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 805.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 805.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 805.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 806.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 807.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' pipeline 'VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_41_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 808.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dataIn_data', 'dataOut_data', 'layerWeight_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [RTMG 210-278] Implementing memory 'computePointHLS_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 812.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 816.152 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.39 seconds. Elapsed time: 1.94 seconds; current allocated memory: 756.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:23:26)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:29:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.6 seconds; current allocated memory: 758.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.676 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../base/src/layers/Compute_HLS.cpp:23) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (../base/src/layers/Compute_HLS.cpp:29) in function 'ML::computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.172 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataIn_Internal' (../base/src/layers/Compute_HLS.cpp:24:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layerWeight_Internal' (../base/src/layers/Compute_HLS.cpp:30:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 807.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 807.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 807.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 807.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:42 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:42) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_41_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln41', ../base/src/layers/Compute_HLS.cpp:41) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:42 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:42) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 807.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 807.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 807.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_41_3' pipeline 'VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_41_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dataIn_data', 'dataOut_data', 'layerWeight_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [RTMG 210-278] Implementing memory 'computePointHLS_dataIn_Internal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 812.191 MB.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.12 seconds; current allocated memory: 756.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.38 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.086 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.566 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 790.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 790.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 790.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 790.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 790.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.22 seconds; current allocated memory: 756.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.22 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.574 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 790.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 790.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'dataOut_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.87 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.574 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 790.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 790.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 790.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'dataOut_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.07 seconds; current allocated memory: 756.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'float*' (../base/src/layers/Compute_HLS.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.88 seconds; current allocated memory: 758.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 783.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 784.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 784.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 785.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 785.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 786.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight_data' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.07 seconds; current allocated memory: 756.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.8 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.180 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'ML::computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.660 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 783.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln38', ../base/src/layers/Compute_HLS.cpp:38) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:39 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:39) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 784.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 784.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 784.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 786.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'dataOut_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.09 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.46 seconds; current allocated memory: 757.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (../base/src/layers/Compute_HLS.cpp:13) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.582 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln37', ../base/src/layers/Compute_HLS.cpp:37) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:38 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:38) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln37', ../base/src/layers/Compute_HLS.cpp:37) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:38 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:38) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 790.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 790.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 790.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 790.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'dataOut_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.56 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.02 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.39 seconds; current allocated memory: 757.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.125 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (../base/src/layers/Compute_HLS.cpp:11) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.691 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 783.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln14', ../base/src/layers/Compute_HLS.cpp:14) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:15 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:15) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln14', ../base/src/layers/Compute_HLS.cpp:14) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:15 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load_1', ../base/src/layers/Compute_HLS.cpp:15) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 784.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 784.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 784.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 786.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_data' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'dataOut_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.48 seconds. Elapsed time: 1.97 seconds; current allocated memory: 756.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.52 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.246 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln17', ../base/src/layers/Compute_HLS.cpp:17) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:18 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:18) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln17', ../base/src/layers/Compute_HLS.cpp:17) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:18 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:18) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.4 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:20 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:20) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 790.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_19_1' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.47 seconds. Elapsed time: 1.97 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (../base/src/layers/Compute_HLS.cpp:39:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.5 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'acc_part' (../base/src/layers/Compute_HLS.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'acc_part' (../base/src/layers/Compute_HLS.cpp:31) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.562 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_1' (../base/src/layers/Compute_HLS.cpp:29:8) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 794.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_35_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('acc_part_0_3_out_write_ln37', ../base/src/layers/Compute_HLS.cpp:37) of variable 'acc_part[1]', ../base/src/layers/Compute_HLS.cpp:37 on local variable 'acc_part_0_3_out' and 'load' operation ('acc_part_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:37) on local variable 'acc_part_0_3_out'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_35_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('acc_part_0_3_out_write_ln37', ../base/src/layers/Compute_HLS.cpp:37) of variable 'acc_part[1]', ../base/src/layers/Compute_HLS.cpp:37 on local variable 'acc_part_0_3_out' and 'load' operation ('acc_part_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:37) on local variable 'acc_part_0_3_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 796.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 796.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 797.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 797.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.43 seconds. CPU system time: 0.5 seconds. Elapsed time: 1.94 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (../base/src/layers/Compute_HLS.cpp:39:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.56 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.402 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'acc_part' (../base/src/layers/Compute_HLS.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'acc_part' (../base/src/layers/Compute_HLS.cpp:31) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.195 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_1' (../base/src/layers/Compute_HLS.cpp:29:8) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 791.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 791.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 791.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 791.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 791.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 791.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_final' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn', 'dataOut_init', 'layerWeight', 'layerBias', 'dataOut_final' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.45 seconds. Elapsed time: 1.94 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.68 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (../base/src/layers/Compute_HLS.cpp:14) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln17', ../base/src/layers/Compute_HLS.cpp:17) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:18 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:18) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln17', ../base/src/layers/Compute_HLS.cpp:17) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:18 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:18) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 790.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 790.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 790.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 790.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.1 seconds; current allocated memory: 756.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:47:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:51:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:55:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51:27) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (../base/src/layers/Compute_HLS.cpp:55:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:57:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.51 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:38) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.223 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 799.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 799.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.08 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.48 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (../base/src/layers/Compute_HLS.cpp:17) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:47:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:51:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:55:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51:27) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (../base/src/layers/Compute_HLS.cpp:55:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:57:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.45 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.449 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:38) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.223 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 799.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 799.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:52) on local variable 'partial_add[0]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:51:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:56:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_3' (../base/src/layers/Compute_HLS.cpp:51:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_51_3' (../base/src/layers/Compute_HLS.cpp:51:19) in function 'computePointHLS' has been removed because the loop is unrolled completely (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_4' (../base/src/layers/Compute_HLS.cpp:56:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:58:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.43 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:34) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.211 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 799.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 799.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.01 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_4' (../base/src/layers/Compute_HLS.cpp:55:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:57:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.55 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.449 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:34) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.621 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_2' (../base/src/layers/Compute_HLS.cpp:44:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 794.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 795.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_50_3' (loop 'VITIS_LOOP_50_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:52) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_50_3' (loop 'VITIS_LOOP_50_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:52) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_50_3' (loop 'VITIS_LOOP_50_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:52) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:52).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 8, loop 'VITIS_LOOP_50_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 796.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 796.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 796.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.08 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:51:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:56:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_3' (../base/src/layers/Compute_HLS.cpp:51:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_51_3' (../base/src/layers/Compute_HLS.cpp:51:19) in function 'computePointHLS' has been removed because the loop is unrolled completely (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_4' (../base/src/layers/Compute_HLS.cpp:56:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:58:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.54 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:34) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.203 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 799.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 799.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('partial_add_0_4_write_ln44', ../base/src/layers/Compute_HLS.cpp:44) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:58 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_4_load_1', ../base/src/layers/Compute_HLS.cpp:53) on local variable 'partial_add[0]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:47:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:51:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_5' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:56:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47:19) in function 'computePointHLS' completely with a factor of 8 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51:27) in function 'computePointHLS' completely with a factor of 8 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51:27) in function 'computePointHLS' has been removed because the loop is unrolled completely (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_5' (../base/src/layers/Compute_HLS.cpp:56:27) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:58:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.48 seconds; current allocated memory: 758.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.137 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.504 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:38) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.391 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:40:22)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:53:17)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:58:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 799.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 799.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln58', ../base/src/layers/Compute_HLS.cpp:58) of variable 'add1', ../base/src/layers/Compute_HLS.cpp:58 on array 'partial_add' and 'load' operation ('partial_add_load', ../base/src/layers/Compute_HLS.cpp:53) on array 'partial_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln58', ../base/src/layers/Compute_HLS.cpp:58) of variable 'add1', ../base/src/layers/Compute_HLS.cpp:58 on array 'partial_add' and 'load' operation ('partial_add_load', ../base/src/layers/Compute_HLS.cpp:53) on array 'partial_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln58', ../base/src/layers/Compute_HLS.cpp:58) of variable 'add44_1', ../base/src/layers/Compute_HLS.cpp:58 on array 'partial_add' and 'load' operation ('partial_add_load', ../base/src/layers/Compute_HLS.cpp:53) on array 'partial_add'.
WARNING: [HLS 200-880]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.05 seconds; current allocated memory: 756.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:47:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:52:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_5' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:57:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47:19) in function 'computePointHLS' completely with a factor of 8 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47:19) in function 'computePointHLS' has been removed because the loop is unrolled completely (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_4' (../base/src/layers/Compute_HLS.cpp:52:27) in function 'computePointHLS' completely with a factor of 8 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_52_4' (../base/src/layers/Compute_HLS.cpp:52:27) in function 'computePointHLS' has been removed because the loop is unrolled completely (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (../base/src/layers/Compute_HLS.cpp:57:27) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:59:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.65 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:38) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.402 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:40:22)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:59:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.402 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 799.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 799.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln59', ../base/src/layers/Compute_HLS.cpp:59) of variable 'add1', ../base/src/layers/Compute_HLS.cpp:59 on array 'partial_add' and 'load' operation ('partial_add_load', ../base/src/layers/Compute_HLS.cpp:54) on array 'partial_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln59', ../base/src/layers/Compute_HLS.cpp:59) of variable 'add1', ../base/src/layers/Compute_HLS.cpp:59 on array 'partial_add' and 'load' operation ('partial_add_load', ../base/src/layers/Compute_HLS.cpp:54) on array 'partial_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' (loop 'VITIS_LOOP_44_2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln59', ../base/src/layers/Compute_HLS.cpp:59) of variable 'add44_1', ../base/src/layers/Compute_HLS.cpp:59 on array 'partial_add' and 'load' operation ('partial_add_load', ../base/src/layers/Compute_HLS.cpp:54) on array 'partial_add'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.05 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.54 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.820 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 81, loop 'VITIS_LOOP_44_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 790.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 790.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 790.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_44_2' pipeline 'VITIS_LOOP_44_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_44_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 790.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_final' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn', 'dataOut_init', 'layerWeight', 'layerBias', 'dataOut_final' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 792.852 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 797.137 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 806.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computePointHLS.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.38 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.246 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (../base/src/layers/Compute_HLS.cpp:17) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:22 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:22) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:22 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:22) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.1 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.47 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.250 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:22 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:22) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 81, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_final' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn', 'dataOut_init', 'layerWeight', 'layerBias', 'dataOut_final' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.56 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.43 seconds; current allocated memory: 758.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.250 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 81, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 790.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 790.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_final' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn', 'dataOut_init', 'layerWeight', 'layerBias', 'dataOut_final' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 793.266 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 797.582 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 806.852 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.49 seconds. Elapsed time: 1.95 seconds; current allocated memory: 756.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.44 seconds; current allocated memory: 758.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.250 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 81, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 790.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerBias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_final' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn', 'dataOut_init', 'layerWeight', 'layerBias', 'dataOut_final' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 792.879 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 797.188 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 806.402 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.56 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (../base/src/layers/Compute_HLS.cpp:57:27) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:59:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.52 seconds; current allocated memory: 758.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.746 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:33:8) in function 'computePointHLS' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'partial_mult' (../base/src/layers/Compute_HLS.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_mult' (../base/src/layers/Compute_HLS.cpp:49:18)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:59:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 803.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 804.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 804.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_47_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 805.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 805.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 806.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (../base/src/layers/Compute_HLS.cpp:55:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:57:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.5 seconds; current allocated memory: 758.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:33) in function 'computePointHLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:33) in function 'computePointHLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47) in function 'computePointHLS' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51) in function 'computePointHLS' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.305 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 784.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln45', ../base/src/layers/Compute_HLS.cpp:45) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:59 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load', ../base/src/layers/Compute_HLS.cpp:59) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_write_ln45', ../base/src/layers/Compute_HLS.cpp:45) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:59 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_load', ../base/src/layers/Compute_HLS.cpp:59) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 80, loop 'VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 784.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 784.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 785.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 785.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_45_2' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (../base/src/layers/Compute_HLS.cpp:55:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:57:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.46 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.414 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45) in function 'computePointHLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45) in function 'computePointHLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47) in function 'computePointHLS' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51) in function 'computePointHLS' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.473 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 793.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 794.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57) and 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57) and 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57) and 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57) and 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57) and 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:57) and 'fadd' operation ('partial_add[0]', ../base/src/layers/Compute_HLS.cpp:52).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.98 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_4' (../base/src/layers/Compute_HLS.cpp:55:27) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:58:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.48 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:33) in function 'computePointHLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:33) in function 'computePointHLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47) in function 'computePointHLS' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 783.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58) and 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58) and 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58) and 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58) and 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58) and 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58) and 'fadd' operation ('dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:58).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 93, loop 'VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 785.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 785.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.16 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_4' (../base/src/layers/Compute_HLS.cpp:56:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.54 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.566 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 794.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 795.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 795.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' (loop 'VITIS_LOOP_47_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('partial_mult[1]', ../base/src/layers/Compute_HLS.cpp:49) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' (loop 'VITIS_LOOP_47_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('partial_mult[1]', ../base/src/layers/Compute_HLS.cpp:49) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' (loop 'VITIS_LOOP_47_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('partial_mult[1]', ../base/src/layers/Compute_HLS.cpp:49) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:49).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 8, loop 'VITIS_LOOP_47_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 796.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 796.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 797.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (../base/src/layers/Compute_HLS.cpp:57:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.56 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.344 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.520 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 803.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 805.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 805.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_47_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_52_4' (loop 'VITIS_LOOP_52_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54) and 'mux' operation ('tmp_1', ../base/src/layers/Compute_HLS.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_52_4' (loop 'VITIS_LOOP_52_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54) and 'mux' operation ('tmp_1', ../base/src/layers/Compute_HLS.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_52_4' (loop 'VITIS_LOOP_52_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54) and 'mux' operation ('tmp_1', ../base/src/layers/Compute_HLS.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.09 seconds; current allocated memory: 756.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (../base/src/layers/Compute_HLS.cpp:57:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.52 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.410 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.523 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 803.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 805.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 805.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_47_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 805.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 806.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 806.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 807.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_5' (../base/src/layers/Compute_HLS.cpp:56:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.5 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_3' (../base/src/layers/Compute_HLS.cpp:47) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_mult' (../base/src/layers/Compute_HLS.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 783.508 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 805.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 805.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_47_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 805.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_4'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_51_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:53) and 'mux' operation ('tmp_1', ../base/src/layers/Compute_HLS.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_51_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:53) and 'mux' operation ('tmp_1', ../base/src/layers/Compute_HLS.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_51_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:53) and 'mux' operation ('tmp_1', ../base/src/layers/Compute_HLS.cpp:53).
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.15 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_4' (../base/src/layers/Compute_HLS.cpp:57:27) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.54 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.391 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 793.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 795.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_51_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 796.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 796.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 796.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_4' (../base/src/layers/Compute_HLS.cpp:59:26) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.55 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.379 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.359 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 794.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 795.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 795.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('partial_add_0_3_out_write_ln54', ../base/src/layers/Compute_HLS.cpp:54) of variable 'partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54 on local variable 'partial_add_0_3_out' and 'load' operation ('partial_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:54) on local variable 'partial_add_0_3_out'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('partial_add_0_3_out_write_ln54', ../base/src/layers/Compute_HLS.cpp:54) of variable 'partial_add[1]', ../base/src/layers/Compute_HLS.cpp:54 on local variable 'partial_add_0_3_out' and 'load' operation ('partial_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:54) on local variable 'partial_add_0_3_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_51_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 796.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_4' (../base/src/layers/Compute_HLS.cpp:59:26) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.4 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.406 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.484 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:54:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 793.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 794.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_51_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 796.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 796.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 796.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.05 seconds; current allocated memory: 756.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_5' (../base/src/layers/Compute_HLS.cpp:60:26) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.4 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:39) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.574 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'partial_mult' (../base/src/layers/Compute_HLS.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_mult' (../base/src/layers/Compute_HLS.cpp:49:18)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:55:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 804.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 804.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_47_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_47_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 805.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 806.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (../base/src/layers/Compute_HLS.cpp:60:26) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:55:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.35 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.945 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 793.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 794.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 794.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_45_2_VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:55) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_45_2_VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:55) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_45_2_VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('partial_add[1]', ../base/src/layers/Compute_HLS.cpp:55) and 'mux' operation ('tmp', ../base/src/layers/Compute_HLS.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_45_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 795.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 795.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (../base/src/layers/Compute_HLS.cpp:60:26) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.44 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.359 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.355 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 794.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 795.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('partial_add_0_3_out_write_ln55', ../base/src/layers/Compute_HLS.cpp:55) of variable 'partial_add[1]', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'partial_add_0_3_out' and 'load' operation ('partial_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'partial_add_0_3_out'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('partial_add_0_3_out_write_ln55', ../base/src/layers/Compute_HLS.cpp:55) of variable 'partial_add[1]', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'partial_add_0_3_out' and 'load' operation ('partial_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'partial_add_0_3_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 796.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.56 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (../base/src/layers/Compute_HLS.cpp:60:26) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.42 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.340 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45) in function 'computePointHLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45) in function 'computePointHLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_3' (../base/src/layers/Compute_HLS.cpp:52) in function 'computePointHLS' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.410 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 793.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('partial_add_0_1_write_ln45', ../base/src/layers/Compute_HLS.cpp:45) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_1_load_1', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'partial_add[0]'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('partial_add_0_1_write_ln45', ../base/src/layers/Compute_HLS.cpp:45) of variable 'partial_add[0]', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'partial_add[0]' and 'load' operation ('partial_add_0_1_load_1', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'partial_add[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 795.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 795.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:66:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.37 seconds; current allocated memory: 757.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.219 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_2' (../base/src/layers/Compute_HLS.cpp:33) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.656 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_66_2' (loop 'VITIS_LOOP_66_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln66', ../base/src/layers/Compute_HLS.cpp:66) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:68 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:68) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_66_2' (loop 'VITIS_LOOP_66_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln66', ../base/src/layers/Compute_HLS.cpp:66) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:68 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:68) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 790.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 790.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 790.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 790.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_66_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_66_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_66_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_66_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_66_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_66_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_66_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.04 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (../base/src/layers/Compute_HLS.cpp:60:26) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.41 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.359 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.359 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 794.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('partial_add_0_3_out_write_ln55', ../base/src/layers/Compute_HLS.cpp:55) of variable 'partial_add[1]', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'partial_add_0_3_out' and 'load' operation ('partial_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'partial_add_0_3_out'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('partial_add_0_3_out_write_ln55', ../base/src/layers/Compute_HLS.cpp:55) of variable 'partial_add[1]', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'partial_add_0_3_out' and 'load' operation ('partial_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'partial_add_0_3_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 796.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (../base/src/layers/Compute_HLS.cpp:60:26) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.44 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.383 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.246 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:55:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 799.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 799.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 799.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 799.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 799.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_4' (../base/src/layers/Compute_HLS.cpp:59:26) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.38 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.363 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45) in function 'computePointHLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45) in function 'computePointHLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_3' (../base/src/layers/Compute_HLS.cpp:52) in function 'computePointHLS' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.633 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_add' (../base/src/layers/Compute_HLS.cpp:54:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 793.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 795.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln54', ../base/src/layers/Compute_HLS.cpp:54) of variable 'add3_7', ../base/src/layers/Compute_HLS.cpp:54 on array 'partial_add' and 'load' operation ('partial_add_load_7', ../base/src/layers/Compute_HLS.cpp:54) on array 'partial_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln54', ../base/src/layers/Compute_HLS.cpp:54) of variable 'add3_7', ../base/src/layers/Compute_HLS.cpp:54 on array 'partial_add' and 'load' operation ('partial_add_load_7', ../base/src/layers/Compute_HLS.cpp:54) on array 'partial_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln54', ../base/src/layers/Compute_HLS.cpp:54) of variable 'add3_7', ../base/src/layers/Compute_HLS.cpp:54 on array 'partial_add' and 'load' operation ('partial_add_load_7', ../base/src/layers/Compute_HLS.cpp:54) on array 'partial_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('partial_add_addr_write_ln54', ../base/src/layers/Compute_HLS.cpp:54) of variable 'add3_7', ../base/src/layers/Compute_HLS.cpp:54 on array 'partial_add' and 'load' operation ('partial_add_load_7', ../base/src/layers/Compute_HLS.cpp:54) on array 'partial_add'.
WARNING: [HLS 200-885] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_45_2' (loop 'VITIS_LOOP_45_2'): Unable to schedule 'store' operation ('partial_add_addr_1_write_ln54', ../base/src/layers/Compute_HLS.cpp:54) of variable 'add3_6', ../base/src/layers/Compute_HLS.cpp:54 on array 'partial_add' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'partial_add'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (../base/src/layers/Compute_HLS.cpp:60:26) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:45:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.55 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.301 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'partial_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.363 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (../base/src/layers/Compute_HLS.cpp:45:35) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 794.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 795.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 796.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 796.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 797.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.05 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.39 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.246 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (../base/src/layers/Compute_HLS.cpp:17) in function 'computePointHLS' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.840 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'dataOut_Internal'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dataOut_Internal_1_write_ln20', ../base/src/layers/Compute_HLS.cpp:20) of variable 'dataOut_Internal', ../base/src/layers/Compute_HLS.cpp:21 on local variable 'dataOut_Internal' and 'load' operation ('dataOut_Internal_1_load_1', ../base/src/layers/Compute_HLS.cpp:21) on local variable 'dataOut_Internal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 81, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 790.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 790.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 790.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 790.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 790.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.06 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_2' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_3' (../base/src/layers/Compute_HLS.cpp:51:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_2' (../base/src/layers/Compute_HLS.cpp:46:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.53 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.969 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 783.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'temp_add' and 'load' operation ('temp_add_load_1', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'temp_add' and 'load' operation ('temp_add_load_1', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'temp_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 784.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 784.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 785.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_2' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_3' (../base/src/layers/Compute_HLS.cpp:51:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_2' (../base/src/layers/Compute_HLS.cpp:46:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:47:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.49 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.273 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.809 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 783.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'temp_add' and 'load' operation ('temp_add_load_1', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'temp_add' and 'load' operation ('temp_add_load_1', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', ../base/src/layers/Compute_HLS.cpp:47) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:47) and bus read operation ('gmem_addr_read', ../base/src/layers/Compute_HLS.cpp:47) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:47).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 79, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 784.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 784.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 785.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 785.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.13 seconds; current allocated memory: 756.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_2' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_3' (../base/src/layers/Compute_HLS.cpp:52:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_2' (../base/src/layers/Compute_HLS.cpp:46:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:48:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.5 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.820 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 783.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add' and 'load' operation ('temp_add_load_1', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add' and 'load' operation ('temp_add_load_1', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', ../base/src/layers/Compute_HLS.cpp:48) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:48) and bus read operation ('gmem_addr_read', ../base/src/layers/Compute_HLS.cpp:48) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:48).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 79, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 784.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 784.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 785.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 785.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.56 seconds. Elapsed time: 2.12 seconds; current allocated memory: 756.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_2' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_3' (../base/src/layers/Compute_HLS.cpp:52:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_2' (../base/src/layers/Compute_HLS.cpp:46:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:39:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.43 seconds; current allocated memory: 758.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.379 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.047 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 791.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 791.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 791.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 791.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 791.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_39_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_39_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_39_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_39_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_39_1/m_axi_gmem_ARSIZE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:42:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:46:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_4' (../base/src/layers/Compute_HLS.cpp:52:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (../base/src/layers/Compute_HLS.cpp:42:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_3' (../base/src/layers/Compute_HLS.cpp:46:21) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.04 seconds; current allocated memory: 758.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.445 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.496 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 783.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 785.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 785.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 786.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 787.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 789.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.08 seconds; current allocated memory: 756.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_3' (../base/src/layers/Compute_HLS.cpp:50:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (../base/src/layers/Compute_HLS.cpp:42:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.93 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.410 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:45 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:45) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:45 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:45) on local variable 'temp_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 785.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 785.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 786.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 786.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 789.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.57 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_3' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (../base/src/layers/Compute_HLS.cpp:42:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.03 seconds; current allocated memory: 758.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.410 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.449 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'temp_add'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_write_ln39', ../base/src/layers/Compute_HLS.cpp:39) of variable 'temp_add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'temp_add' and 'load' operation ('temp_add_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'temp_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 785.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 785.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 786.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 786.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 789.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.15 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_3' (../base/src/layers/Compute_HLS.cpp:46:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.13 seconds; current allocated memory: 758.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:38) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln43', ../base/src/layers/Compute_HLS.cpp:43) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln43', ../base/src/layers/Compute_HLS.cpp:43) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 791.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 791.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.14 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_4' (../base/src/layers/Compute_HLS.cpp:52:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.88 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:38) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.531 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_43_2' (../base/src/layers/Compute_HLS.cpp:43:29) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_46_3' (loop 'VITIS_LOOP_46_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('temp_add_0_3_out_write_ln48', ../base/src/layers/Compute_HLS.cpp:48) of variable 'temp_add[1]', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add_0_3_out' and 'load' operation ('temp_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add_0_3_out'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_46_3' (loop 'VITIS_LOOP_46_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('temp_add_0_3_out_write_ln48', ../base/src/layers/Compute_HLS.cpp:48) of variable 'temp_add[1]', ../base/src/layers/Compute_HLS.cpp:48 on local variable 'temp_add_0_3_out' and 'load' operation ('temp_add_0_3_out_load', ../base/src/layers/Compute_HLS.cpp:48) on local variable 'temp_add_0_3_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 796.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 796.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 796.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.55 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_4' (../base/src/layers/Compute_HLS.cpp:51:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_3' (../base/src/layers/Compute_HLS.cpp:46:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.05 seconds; current allocated memory: 758.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (../base/src/layers/Compute_HLS.cpp:38) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_add' (../base/src/layers/Compute_HLS.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_add' (../base/src/layers/Compute_HLS.cpp:36) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.344 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 791.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln43', ../base/src/layers/Compute_HLS.cpp:43) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln43', ../base/src/layers/Compute_HLS.cpp:43) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:47 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:47) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 791.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 791.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 791.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 791.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 791.344 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_4' (../base/src/layers/Compute_HLS.cpp:50:20) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_3' (../base/src/layers/Compute_HLS.cpp:45:19) in function 'computePointHLS' completely with a factor of 8 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.04 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.480 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 783.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 784.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln42', ../base/src/layers/Compute_HLS.cpp:42) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:46 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:46) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln42', ../base/src/layers/Compute_HLS.cpp:42) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:46 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:46) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 83, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 787.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 787.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 787.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 788.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 791.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.1 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_4' (../base/src/layers/Compute_HLS.cpp:50:20) in function 'computePointHLS' completely with a factor of 15 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_3' (../base/src/layers/Compute_HLS.cpp:45:19) in function 'computePointHLS' completely with a factor of 16 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.5 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.609 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln42', ../base/src/layers/Compute_HLS.cpp:42) of variable 'add', ../base/src/layers/Compute_HLS.cpp:46 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:46) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln42', ../base/src/layers/Compute_HLS.cpp:42) of variable 'add', ../base/src/layers/Compute_HLS.cpp:46 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:46) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 788.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 788.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 789.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 789.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 793.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.24 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_4' (../base/src/layers/Compute_HLS.cpp:50:20) in function 'computePointHLS' completely with a factor of 63 (../base/src/layers/Compute_HLS.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_3' (../base/src/layers/Compute_HLS.cpp:45:19) in function 'computePointHLS' completely with a factor of 64 (../base/src/layers/Compute_HLS.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:46:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:46:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.97 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.5 seconds; current allocated memory: 758.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.855 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 787.191 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 790.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln42', ../base/src/layers/Compute_HLS.cpp:42) of variable 'add', ../base/src/layers/Compute_HLS.cpp:46 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:46) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln42', ../base/src/layers/Compute_HLS.cpp:42) of variable 'add', ../base/src/layers/Compute_HLS.cpp:46 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:46) on local variable 'add185'.
WARNING: [HLS 200-885] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to schedule bus request operation ('gmem_load_4_req', ../base/src/layers/Compute_HLS.cpp:46) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:46) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to schedule bus request operation ('gmem_load_5_req', ../base/src/layers/Compute_HLS.cpp:46) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:46) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to schedule bus request operation ('gmem_load_8_req', ../base/src/layers/Compute_HLS.cpp:46) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:46) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 90, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.56 seconds; current allocated memory: 798.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 798.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 801.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 802.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.05 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 31 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 32 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.59 seconds; current allocated memory: 758.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.762 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 785.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 787.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-885] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to schedule bus request operation ('gmem_load_4_req', ../base/src/layers/Compute_HLS.cpp:44) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:44) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 84, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 791.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 791.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 793.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 793.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 799.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.05 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 3 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 4 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.43 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (../base/src/layers/Compute_HLS.cpp:35) in function 'computePointHLS' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_add' (../base/src/layers/Compute_HLS.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_add' (../base/src/layers/Compute_HLS.cpp:33) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 791.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 791.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 791.340 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 8 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.55 seconds. Elapsed time: 4 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.465 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 784.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 83, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 787.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 787.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 787.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 788.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 791.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.55 seconds. Elapsed time: 2.17 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 15 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 16 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.01 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.605 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 788.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 788.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 789.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 789.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 793.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.14 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 7 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 8 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.98 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.480 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.789 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 784.551 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add3', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 83, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 787.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 787.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 787.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 788.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 791.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.24 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 31 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 32 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.49 seconds; current allocated memory: 758.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.734 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 785.062 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 791.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-885] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to schedule bus request operation ('gmem_load_4_req', ../base/src/layers/Compute_HLS.cpp:44) on port 'gmem' (../base/src/layers/Compute_HLS.cpp:44) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 84, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 791.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 791.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 793.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 793.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 799.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.34 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../base/src/layers/Compute_HLS.cpp:48:20) in function 'computePointHLS' completely with a factor of 15 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 16 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.94 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.6 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.605 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.285 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:44 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:44) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.45 seconds; current allocated memory: 788.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 788.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 789.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 789.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 793.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.29 seconds; current allocated memory: 756.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_4' (../base/src/layers/Compute_HLS.cpp:49:20) in function 'computePointHLS' completely with a factor of 15 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../base/src/layers/Compute_HLS.cpp:43:19) in function 'computePointHLS' completely with a factor of 16 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.71 seconds; current allocated memory: 758.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.621 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.297 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:45 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:45) on local variable 'add185'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add185_write_ln40', ../base/src/layers/Compute_HLS.cpp:40) of variable 'add', ../base/src/layers/Compute_HLS.cpp:45 on local variable 'add185' and 'load' operation ('add185_load', ../base/src/layers/Compute_HLS.cpp:45) on local variable 'add185'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 788.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 788.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 789.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 789.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 793.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.2 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:22:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:19) in function 'computePointHLS' completely with a factor of 15 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (../base/src/layers/Compute_HLS.cpp:22:19) in function 'computePointHLS' completely with a factor of 16 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.73 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.21 seconds; current allocated memory: 758.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.547 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 783.918 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 787.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 788.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 788.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_19_2/m_axi_gmem1_ARVALID' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.26 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:22:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:19) in function 'computePointHLS' completely with a factor of 31 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (../base/src/layers/Compute_HLS.cpp:22:19) in function 'computePointHLS' completely with a factor of 32 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.51 seconds. Elapsed time: 4 seconds; current allocated memory: 758.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 760.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.738 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 784.754 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 786.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 791.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 791.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 791.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 792.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_19_2/m_axi_gmem0_ARVALID' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.47 seconds. Elapsed time: 1.96 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:22:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:19) in function 'computePointHLS' completely with a factor of 15 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (../base/src/layers/Compute_HLS.cpp:22:19) in function 'computePointHLS' completely with a factor of 16 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.73 seconds; current allocated memory: 758.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.551 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.918 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 785.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 787.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 787.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 788.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 788.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_19_2/m_axi_gmem1_ARVALID' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.52 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.03 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:22:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:19) in function 'computePointHLS' completely with a factor of 31 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (../base/src/layers/Compute_HLS.cpp:22:19) in function 'computePointHLS' completely with a factor of 32 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.82 seconds; current allocated memory: 758.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.738 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 784.754 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 791.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 791.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 791.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 791.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 792.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_19_2/m_axi_gmem0_ARVALID' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.15 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:22:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (../base/src/layers/Compute_HLS.cpp:27:19) in function 'computePointHLS' completely with a factor of 63 (../base/src/layers/Compute_HLS.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (../base/src/layers/Compute_HLS.cpp:22:19) in function 'computePointHLS' completely with a factor of 64 (../base/src/layers/Compute_HLS.cpp:7:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:23:19)
WARNING: [HLS 214-167] The program may have out of bound array access (../base/src/layers/Compute_HLS.cpp:23:33)
INFO: [HLS 214-115] Multiple burst reads of length 52 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 52 and bit width 512 in loop 'VITIS_LOOP_19_2'(../base/src/layers/Compute_HLS.cpp:19:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.03 seconds; current allocated memory: 758.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 761.801 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 786.852 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 793.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add175_write_ln19', ../base/src/layers/Compute_HLS.cpp:19) of variable 'add', ../base/src/layers/Compute_HLS.cpp:23 on local variable 'add175' and 'load' operation ('add175_load', ../base/src/layers/Compute_HLS.cpp:23) on local variable 'add175'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_3', ../base/src/layers/Compute_HLS.cpp:23) on port 'gmem1' (../base/src/layers/Compute_HLS.cpp:23) and bus read operation ('gmem1_addr_read', ../base/src/layers/Compute_HLS.cpp:23) on port 'gmem1' (../base/src/layers/Compute_HLS.cpp:23).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 797.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 797.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 799.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:54:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_4' (../base/src/layers/Compute_HLS.cpp:54:19) in function 'computePointHLS' completely with a factor of 32 (../base/src/layers/Compute_HLS.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_5' (../base/src/layers/Compute_HLS.cpp:59:20) in function 'computePointHLS' completely with a factor of 31 (../base/src/layers/Compute_HLS.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 4500 and bit width 512 in loop 'VITIS_LOOP_49_2'(../base/src/layers/Compute_HLS.cpp:49:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:49:19)
INFO: [HLS 214-115] Multiple burst reads of length 4500 and bit width 512 in loop 'VITIS_LOOP_49_2'(../base/src/layers/Compute_HLS.cpp:49:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:49:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.61 seconds. Elapsed time: 4 seconds; current allocated memory: 758.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 760.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.945 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 785.359 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../base/src/layers/Compute_HLS.cpp:49:27) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 792.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add256_write_ln51', ../base/src/layers/Compute_HLS.cpp:51) of variable 'add', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'add256' and 'load' operation ('add256_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'add256'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add256_write_ln51', ../base/src/layers/Compute_HLS.cpp:51) of variable 'add', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'add256' and 'load' operation ('add256_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'add256'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_51_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 792.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 792.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 795.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 795.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' pipeline 'VITIS_LOOP_51_3' pipeline type 'loop pipeline'
