0.7
2020.2
Jun 10 2021
20:04:57
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/sim/Processor_TB.vhd,1637470999,vhdl,,,,processor_tb,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd,1637469673,vhdl,,,,processor,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd,1637291291,vhdl,,,,ascii_array_to_chars,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd,1637291291,vhdl,,,,chars_to_ascii_array,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v,1637291291,verilog,,E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v,,ArithmeticBlockREM8;SteeringLogicREM8;dgn_MBMmul8bit,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v,1637291291,verilog,,E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v,,ArithmeticBlock_SMBM_8x8_8_ConfigurableARD_08;SteeringLogic_SMBM_8x8_8_ConfigurableARD_08;dgn_REALM8x8mul8bit,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v,1637291291,verilog,,,,ArithmeticBlockM8;SteeringLogicM8;dgn_mitchellmul8bit,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd,1637469994,vhdl,,,,generate_a,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A_by_file.vhd,1637470428,vhdl,,,,generate_a_by_file,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd,1637291291,vhdl,,,,generate_b,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_E_by_file.vhd,1637470422,vhdl,,,,generate_e_by_file,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_S_by_file.vhd,1637470425,vhdl,,,,generate_s_by_file,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd,1637291291,vhdl,,,,generate_uv,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd,1637291291,vhdl,,,,generate_e,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd,1637291291,vhdl,,,,generate_s,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/packages.vhd,1637498938,vhdl,E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/sim/Processor_TB.vhd,,,configuration_set,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd,1637291293,vhdl,,,,random_generator,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1637291292,verilog,,,,glbl,,,,,,,,
