[INFO ODB-0227] LEF file: ./Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0227] LEF file: ./Nangate45/Nangate45_stdcell.lef, created 135 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
-- Before --

Cell type report:                       Count       Area
  Buffer                                 1908    2138.64
  Inverter                                225     139.92
  Sequential cell                         530    2396.66
  Multi-Input combinational cell        14095   17315.54
  Total                                 16758   21990.75
[-0.369, -0.296): ********************************************** (127)
[-0.296, -0.223): ************************* (69)
[-0.223, -0.150): ********************* (57)
[-0.150, -0.076): ********************************************** (129)
[-0.076, -0.003): * (2)
[-0.003,  0.070):  (0)
[ 0.070,  0.143): * (2)
[ 0.143,  0.217): ************************************************** (139)
[ 0.217,  0.290): * (4)
[ 0.290,  0.363]: *********************************************** (130)
Startpoint: _33243_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _33122_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _33243_/CK (DFF_X1)
   0.09    0.09 ^ _33243_/Q (DFF_X1)
   0.03    0.12 ^ _29829_/Z (BUF_X2)
   0.03    0.15 ^ _29921_/ZN (OR2_X1)
   0.03    0.18 ^ _29922_/Z (BUF_X4)
   0.02    0.20 v _29923_/ZN (NOR3_X2)
   0.09    0.28 ^ _30031_/ZN (AOI222_X2)
   0.04    0.33 v _30041_/ZN (OAI221_X1)
   0.08    0.41 v _32345_/ZN (OR4_X2)
   0.08    0.49 ^ _32346_/ZN (NOR4_X2)
   0.05    0.54 v _32347_/ZN (NAND4_X2)
   0.07    0.61 v _32588_/Z (XOR2_X2)
   0.06    0.67 v _32661_/Z (XOR2_X1)
   0.04    0.71 v _32662_/ZN (XNOR2_X1)
   0.06    0.77 v _32663_/Z (MUX2_X1)
   0.05    0.83 v _32664_/Z (XOR2_X1)
   0.00    0.83 v _33122_/D (DFF_X1)
           0.83   data arrival time

   0.50    0.50   clock core_clock (rise edge)
   0.00    0.50   clock network delay (ideal)
   0.00    0.50   clock reconvergence pessimism
           0.50 ^ _33122_/CK (DFF_X1)
  -0.04    0.46   library setup time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.83   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)


wns max -0.37
tns max -83.81
-- After --

[WARNING CUT-0021] Leakage power doesn't exist for cell LOGIC0_X1
[WARNING CUT-0021] Leakage power doesn't exist for cell LOGIC1_X1
Derived GENLIB library "NangateOpenCellLibrary" with 61 gates.
The number of nodes on the critical paths =      6  (100.00 %)
The cell delays are multiplied by the factor: <num_fanins> ^ (2.50).
Cannot meet the target required times (1.00). Continue anyway.
[-0.369, -0.296): ********************************************** (127)
[-0.296, -0.223): ************************* (69)
[-0.223, -0.150): ********************* (57)
[-0.150, -0.076): ********************************************** (129)
[-0.076, -0.003): * (2)
[-0.003,  0.070):  (0)
[ 0.070,  0.143): * (2)
[ 0.143,  0.217): ************************************************** (139)
[ 0.217,  0.290): * (4)
[ 0.290,  0.363]: *********************************************** (130)
Cell type report:                       Count       Area
  Buffer                                 1908    2138.64
  Inverter                                227     141.51
  Sequential cell                         530    2396.66
  Multi-Input combinational cell        14100   17320.06
  Total                                 16765   21996.87
Startpoint: _33243_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _33122_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _33243_/CK (DFF_X1)
   0.09    0.09 ^ _33243_/Q (DFF_X1)
   0.03    0.12 ^ _29829_/Z (BUF_X2)
   0.03    0.15 ^ _29921_/ZN (OR2_X1)
   0.03    0.18 ^ _29922_/Z (BUF_X4)
   0.02    0.20 v _29923_/ZN (NOR3_X2)
   0.09    0.28 ^ _30031_/ZN (AOI222_X2)
   0.04    0.33 v _30041_/ZN (OAI221_X1)
   0.08    0.41 v _32345_/ZN (OR4_X2)
   0.08    0.49 ^ _32346_/ZN (NOR4_X2)
   0.05    0.54 v _32347_/ZN (NAND4_X2)
   0.07    0.61 v _32588_/Z (XOR2_X2)
   0.06    0.67 v _32661_/Z (XOR2_X1)
   0.04    0.71 v _32662_/ZN (XNOR2_X1)
   0.06    0.77 v _32663_/Z (MUX2_X1)
   0.05    0.83 v _32664_/Z (XOR2_X1)
   0.00    0.83 v _33122_/D (DFF_X1)
           0.83   data arrival time

   0.50    0.50   clock core_clock (rise edge)
   0.00    0.50   clock network delay (ideal)
   0.00    0.50   clock reconvergence pessimism
           0.50 ^ _33122_/CK (DFF_X1)
  -0.04    0.46   library setup time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.83   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)


wns max -0.37
tns max -83.83
Used RMP cells:
  AND2_X2
  INV_X2
  NOR2_X2
  OR2_X2
[WARNING CUT-0021] Leakage power doesn't exist for cell LOGIC0_X1
[WARNING CUT-0021] Leakage power doesn't exist for cell LOGIC1_X1
Derived GENLIB library "NangateOpenCellLibrary" with 92 gates.
The number of nodes on the critical paths =    411  ( 1.47 %)
The cell delays are multiplied by the factor: <num_fanins> ^ (2.50).
Cannot meet the target required times (1.00). Continue anyway.
[-0.333, -0.263): ************** (36)
[-0.263, -0.194): ****************************************** (109)
[-0.194, -0.124): ********************************** (89)
[-0.124, -0.054): ********************************** (89)
[-0.054,  0.015): *********************** (61)
[ 0.015,  0.085):  (0)
[ 0.085,  0.154): ************************************************ (125)
[ 0.154,  0.224): ******* (17)
[ 0.224,  0.294): * (3)
[ 0.294,  0.363]: ************************************************** (130)
Cell type report:                       Count       Area
  Buffer                                 1772    1909.88
  Inverter                               3429    1824.23
  Sequential cell                         530    2396.66
  Multi-Input combinational cell        30518   27218.18
  Total                                 36249   33348.95
Startpoint: _33201_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _33128_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _33201_/CK (DFF_X1)
   0.08    0.08 ^ _33201_/Q (DFF_X1)
   0.04    0.12 ^ cut_20/Z (CLKBUF_X2)
   0.02    0.14 v cut_68/ZN (INV_X1)
   0.05    0.19 ^ cut_69/ZN (NAND2_X1)
   0.02    0.21 v cut_70/ZN (NOR2_X1)
   0.04    0.25 ^ cut_71/ZN (INV_X1)
   0.02    0.27 v cut_2497/ZN (NOR2_X1)
   0.03    0.31 ^ cut_2498/ZN (NOR2_X1)
   0.03    0.34 ^ cut_3756/ZN (AND2_X1)
   0.01    0.35 v cut_3757/ZN (INV_X1)
   0.03    0.37 ^ cut_3758/ZN (NOR2_X1)
   0.01    0.38 v cut_3759/ZN (INV_X1)
   0.03    0.41 ^ cut_3760/ZN (NOR2_X1)
   0.01    0.42 v cut_3761/ZN (NAND2_X1)
   0.03    0.45 ^ cut_3762/ZN (NOR2_X1)
   0.01    0.46 v cut_3789/ZN (NAND2_X1)
   0.07    0.53 ^ cut_3824/ZN (NOR2_X1)
   0.02    0.55 v cut_3825/ZN (INV_X1)
   0.07    0.62 v cut_3826/Z (XOR2_X1)
   0.06    0.68 v cut_24482/Z (XOR2_X1)
   0.06    0.74 v cut_24483/Z (XOR2_X1)
   0.02    0.76 ^ cut_24485/ZN (NAND2_X1)
   0.01    0.77 v cut_24486/ZN (NAND2_X1)
   0.01    0.78 ^ cut_24488/ZN (NAND2_X1)
   0.01    0.79 v cut_24491/ZN (NAND2_X1)
   0.00    0.79 v _33128_/D (DFF_X1)
           0.79   data arrival time

   0.50    0.50   clock core_clock (rise edge)
   0.00    0.50   clock network delay (ideal)
   0.00    0.50   clock reconvergence pessimism
           0.50 ^ _33128_/CK (DFF_X1)
  -0.04    0.46   library setup time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.79   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)


wns max -0.33
tns max -59.40
Used RMP cells:
  AND2_X1
  AND2_X2
  AND3_X1
  AND4_X1
  AOI211_X1
  AOI21_X1
  AOI22_X1
  BUF_X2
  CLKBUF_X1
  CLKBUF_X2
  CLKBUF_X3
  INV_X1
  MUX2_X1
  NAND2_X1
  NAND2_X2
  NAND3_X1
  NAND4_X1
  NOR2_X1
  NOR3_X1
  NOR4_X1
  OAI211_X1
  OAI21_X1
  OAI22_X1
  OR2_X1
  OR2_X2
  OR3_X1
  OR4_X1
  XNOR2_X1
  XOR2_X1
