

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_235_16'
================================================================
* Date:           Sat Apr 12 12:18:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.878 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       13|       13|  0.130 us|  0.130 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_1  |       11|       11|         5|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:235->../accelerator.h:154]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln235 = store i4 0, i4 %i" [../layer.h:235->../accelerator.h:154]   --->   Operation 9 'store' 'store_ln235' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_237_2.i60"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_42 = load i4 %i" [../layer.h:235->../accelerator.h:154]   --->   Operation 11 'load' 'i_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln235 = icmp_eq  i4 %i_42, i4 8" [../layer.h:235->../accelerator.h:154]   --->   Operation 12 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.86ns)   --->   "%add_ln235 = add i4 %i_42, i4 1" [../layer.h:235->../accelerator.h:154]   --->   Operation 13 'add' 'add_ln235' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.i60.split, void %_Z16updateWeightBiasILi64ELi8EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub" [../layer.h:235->../accelerator.h:154]   --->   Operation 14 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %i_42" [../layer.h:235->../accelerator.h:154]   --->   Operation 15 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 16 'getelementptr' 'update_temp_mat_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.79ns)   --->   "%update_temp_mat_load = load i3 %update_temp_mat_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 17 'load' 'update_temp_mat_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%update_temp_mat_15_addr = getelementptr i25 %update_temp_mat_15, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 18 'getelementptr' 'update_temp_mat_15_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%update_temp_mat_16_addr = getelementptr i25 %update_temp_mat_16, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 19 'getelementptr' 'update_temp_mat_16_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%update_temp_mat_17_addr = getelementptr i25 %update_temp_mat_17, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 20 'getelementptr' 'update_temp_mat_17_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%update_temp_mat_18_addr = getelementptr i25 %update_temp_mat_18, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 21 'getelementptr' 'update_temp_mat_18_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%update_temp_mat_19_addr = getelementptr i25 %update_temp_mat_19, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 22 'getelementptr' 'update_temp_mat_19_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%update_temp_mat_20_addr = getelementptr i25 %update_temp_mat_20, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 23 'getelementptr' 'update_temp_mat_20_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%update_temp_mat_21_addr = getelementptr i25 %update_temp_mat_21, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 24 'getelementptr' 'update_temp_mat_21_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%update_temp_mat_22_addr = getelementptr i25 %update_temp_mat_22, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 25 'getelementptr' 'update_temp_mat_22_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%update_temp_mat_23_addr = getelementptr i25 %update_temp_mat_23, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 26 'getelementptr' 'update_temp_mat_23_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%update_temp_mat_24_addr = getelementptr i25 %update_temp_mat_24, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 27 'getelementptr' 'update_temp_mat_24_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%update_temp_mat_25_addr = getelementptr i25 %update_temp_mat_25, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 28 'getelementptr' 'update_temp_mat_25_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%update_temp_mat_26_addr = getelementptr i25 %update_temp_mat_26, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 29 'getelementptr' 'update_temp_mat_26_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%update_temp_mat_27_addr = getelementptr i25 %update_temp_mat_27, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 30 'getelementptr' 'update_temp_mat_27_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%update_temp_mat_28_addr = getelementptr i25 %update_temp_mat_28, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 31 'getelementptr' 'update_temp_mat_28_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%update_temp_mat_29_addr = getelementptr i25 %update_temp_mat_29, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 32 'getelementptr' 'update_temp_mat_29_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%update_temp_mat_30_addr = getelementptr i25 %update_temp_mat_30, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 33 'getelementptr' 'update_temp_mat_30_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%update_temp_mat_31_addr = getelementptr i25 %update_temp_mat_31, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 34 'getelementptr' 'update_temp_mat_31_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%update_temp_mat_32_addr = getelementptr i25 %update_temp_mat_32, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 35 'getelementptr' 'update_temp_mat_32_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%update_temp_mat_33_addr = getelementptr i25 %update_temp_mat_33, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 36 'getelementptr' 'update_temp_mat_33_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%update_temp_mat_34_addr = getelementptr i25 %update_temp_mat_34, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 37 'getelementptr' 'update_temp_mat_34_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%update_temp_mat_35_addr = getelementptr i25 %update_temp_mat_35, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 38 'getelementptr' 'update_temp_mat_35_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%update_temp_mat_36_addr = getelementptr i25 %update_temp_mat_36, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 39 'getelementptr' 'update_temp_mat_36_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%update_temp_mat_37_addr = getelementptr i25 %update_temp_mat_37, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 40 'getelementptr' 'update_temp_mat_37_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%update_temp_mat_38_addr = getelementptr i25 %update_temp_mat_38, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 41 'getelementptr' 'update_temp_mat_38_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%update_temp_mat_39_addr = getelementptr i25 %update_temp_mat_39, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 42 'getelementptr' 'update_temp_mat_39_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%update_temp_mat_40_addr = getelementptr i25 %update_temp_mat_40, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 43 'getelementptr' 'update_temp_mat_40_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%update_temp_mat_41_addr = getelementptr i25 %update_temp_mat_41, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 44 'getelementptr' 'update_temp_mat_41_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%update_temp_mat_42_addr = getelementptr i25 %update_temp_mat_42, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 45 'getelementptr' 'update_temp_mat_42_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%update_temp_mat_43_addr = getelementptr i25 %update_temp_mat_43, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 46 'getelementptr' 'update_temp_mat_43_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%update_temp_mat_44_addr = getelementptr i25 %update_temp_mat_44, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 47 'getelementptr' 'update_temp_mat_44_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%update_temp_mat_45_addr = getelementptr i25 %update_temp_mat_45, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 48 'getelementptr' 'update_temp_mat_45_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%update_temp_mat_46_addr = getelementptr i25 %update_temp_mat_46, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 49 'getelementptr' 'update_temp_mat_46_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%update_temp_mat_47_addr = getelementptr i25 %update_temp_mat_47, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 50 'getelementptr' 'update_temp_mat_47_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%update_temp_mat_48_addr = getelementptr i25 %update_temp_mat_48, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 51 'getelementptr' 'update_temp_mat_48_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%update_temp_mat_49_addr = getelementptr i25 %update_temp_mat_49, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 52 'getelementptr' 'update_temp_mat_49_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%update_temp_mat_50_addr = getelementptr i25 %update_temp_mat_50, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 53 'getelementptr' 'update_temp_mat_50_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%update_temp_mat_51_addr = getelementptr i25 %update_temp_mat_51, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 54 'getelementptr' 'update_temp_mat_51_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%update_temp_mat_52_addr = getelementptr i25 %update_temp_mat_52, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 55 'getelementptr' 'update_temp_mat_52_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%update_temp_mat_53_addr = getelementptr i25 %update_temp_mat_53, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 56 'getelementptr' 'update_temp_mat_53_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%update_temp_mat_54_addr = getelementptr i25 %update_temp_mat_54, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 57 'getelementptr' 'update_temp_mat_54_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%update_temp_mat_55_addr = getelementptr i25 %update_temp_mat_55, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 58 'getelementptr' 'update_temp_mat_55_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%update_temp_mat_56_addr = getelementptr i25 %update_temp_mat_56, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 59 'getelementptr' 'update_temp_mat_56_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%update_temp_mat_57_addr = getelementptr i25 %update_temp_mat_57, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 60 'getelementptr' 'update_temp_mat_57_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%update_temp_mat_58_addr = getelementptr i25 %update_temp_mat_58, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 61 'getelementptr' 'update_temp_mat_58_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%update_temp_mat_59_addr = getelementptr i25 %update_temp_mat_59, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 62 'getelementptr' 'update_temp_mat_59_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%update_temp_mat_60_addr = getelementptr i25 %update_temp_mat_60, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 63 'getelementptr' 'update_temp_mat_60_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%update_temp_mat_61_addr = getelementptr i25 %update_temp_mat_61, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 64 'getelementptr' 'update_temp_mat_61_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%update_temp_mat_62_addr = getelementptr i25 %update_temp_mat_62, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 65 'getelementptr' 'update_temp_mat_62_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%update_temp_mat_63_addr = getelementptr i25 %update_temp_mat_63, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 66 'getelementptr' 'update_temp_mat_63_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%update_temp_mat_64_addr = getelementptr i25 %update_temp_mat_64, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 67 'getelementptr' 'update_temp_mat_64_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%update_temp_mat_65_addr = getelementptr i25 %update_temp_mat_65, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 68 'getelementptr' 'update_temp_mat_65_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%update_temp_mat_66_addr = getelementptr i25 %update_temp_mat_66, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 69 'getelementptr' 'update_temp_mat_66_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%update_temp_mat_67_addr = getelementptr i25 %update_temp_mat_67, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 70 'getelementptr' 'update_temp_mat_67_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%update_temp_mat_68_addr = getelementptr i25 %update_temp_mat_68, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 71 'getelementptr' 'update_temp_mat_68_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%update_temp_mat_69_addr = getelementptr i25 %update_temp_mat_69, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 72 'getelementptr' 'update_temp_mat_69_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%update_temp_mat_70_addr = getelementptr i25 %update_temp_mat_70, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 73 'getelementptr' 'update_temp_mat_70_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%update_temp_mat_71_addr = getelementptr i25 %update_temp_mat_71, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 74 'getelementptr' 'update_temp_mat_71_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%update_temp_mat_72_addr = getelementptr i25 %update_temp_mat_72, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 75 'getelementptr' 'update_temp_mat_72_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%update_temp_mat_73_addr = getelementptr i25 %update_temp_mat_73, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 76 'getelementptr' 'update_temp_mat_73_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%update_temp_mat_74_addr = getelementptr i25 %update_temp_mat_74, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 77 'getelementptr' 'update_temp_mat_74_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%update_temp_mat_75_addr = getelementptr i25 %update_temp_mat_75, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 78 'getelementptr' 'update_temp_mat_75_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%update_temp_mat_76_addr = getelementptr i25 %update_temp_mat_76, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 79 'getelementptr' 'update_temp_mat_76_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%update_temp_mat_77_addr = getelementptr i25 %update_temp_mat_77, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 80 'getelementptr' 'update_temp_mat_77_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.79ns)   --->   "%update_temp_mat_15_load = load i3 %update_temp_mat_15_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 81 'load' 'update_temp_mat_15_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 82 [2/2] (0.79ns)   --->   "%update_temp_mat_16_load = load i3 %update_temp_mat_16_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 82 'load' 'update_temp_mat_16_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 83 [2/2] (0.79ns)   --->   "%update_temp_mat_17_load = load i3 %update_temp_mat_17_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 83 'load' 'update_temp_mat_17_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 84 [2/2] (0.79ns)   --->   "%update_temp_mat_18_load = load i3 %update_temp_mat_18_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 84 'load' 'update_temp_mat_18_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 85 [2/2] (0.79ns)   --->   "%update_temp_mat_19_load = load i3 %update_temp_mat_19_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 85 'load' 'update_temp_mat_19_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 86 [2/2] (0.79ns)   --->   "%update_temp_mat_20_load = load i3 %update_temp_mat_20_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 86 'load' 'update_temp_mat_20_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (0.79ns)   --->   "%update_temp_mat_21_load = load i3 %update_temp_mat_21_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 87 'load' 'update_temp_mat_21_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (0.79ns)   --->   "%update_temp_mat_22_load = load i3 %update_temp_mat_22_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 88 'load' 'update_temp_mat_22_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 89 [2/2] (0.79ns)   --->   "%update_temp_mat_23_load = load i3 %update_temp_mat_23_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 89 'load' 'update_temp_mat_23_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (0.79ns)   --->   "%update_temp_mat_24_load = load i3 %update_temp_mat_24_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 90 'load' 'update_temp_mat_24_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (0.79ns)   --->   "%update_temp_mat_25_load = load i3 %update_temp_mat_25_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 91 'load' 'update_temp_mat_25_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (0.79ns)   --->   "%update_temp_mat_26_load = load i3 %update_temp_mat_26_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 92 'load' 'update_temp_mat_26_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (0.79ns)   --->   "%update_temp_mat_27_load = load i3 %update_temp_mat_27_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 93 'load' 'update_temp_mat_27_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 94 [2/2] (0.79ns)   --->   "%update_temp_mat_28_load = load i3 %update_temp_mat_28_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 94 'load' 'update_temp_mat_28_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 95 [2/2] (0.79ns)   --->   "%update_temp_mat_29_load = load i3 %update_temp_mat_29_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 95 'load' 'update_temp_mat_29_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 96 [2/2] (0.79ns)   --->   "%update_temp_mat_30_load = load i3 %update_temp_mat_30_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 96 'load' 'update_temp_mat_30_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 97 [2/2] (0.79ns)   --->   "%update_temp_mat_31_load = load i3 %update_temp_mat_31_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 97 'load' 'update_temp_mat_31_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 98 [2/2] (0.79ns)   --->   "%update_temp_mat_32_load = load i3 %update_temp_mat_32_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 98 'load' 'update_temp_mat_32_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 99 [2/2] (0.79ns)   --->   "%update_temp_mat_33_load = load i3 %update_temp_mat_33_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 99 'load' 'update_temp_mat_33_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 100 [2/2] (0.79ns)   --->   "%update_temp_mat_34_load = load i3 %update_temp_mat_34_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 100 'load' 'update_temp_mat_34_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 101 [2/2] (0.79ns)   --->   "%update_temp_mat_35_load = load i3 %update_temp_mat_35_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 101 'load' 'update_temp_mat_35_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 102 [2/2] (0.79ns)   --->   "%update_temp_mat_36_load = load i3 %update_temp_mat_36_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 102 'load' 'update_temp_mat_36_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 103 [2/2] (0.79ns)   --->   "%update_temp_mat_37_load = load i3 %update_temp_mat_37_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 103 'load' 'update_temp_mat_37_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 104 [2/2] (0.79ns)   --->   "%update_temp_mat_38_load = load i3 %update_temp_mat_38_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 104 'load' 'update_temp_mat_38_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 105 [2/2] (0.79ns)   --->   "%update_temp_mat_39_load = load i3 %update_temp_mat_39_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 105 'load' 'update_temp_mat_39_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 106 [2/2] (0.79ns)   --->   "%update_temp_mat_40_load = load i3 %update_temp_mat_40_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 106 'load' 'update_temp_mat_40_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 107 [2/2] (0.79ns)   --->   "%update_temp_mat_41_load = load i3 %update_temp_mat_41_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 107 'load' 'update_temp_mat_41_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 108 [2/2] (0.79ns)   --->   "%update_temp_mat_42_load = load i3 %update_temp_mat_42_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 108 'load' 'update_temp_mat_42_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 109 [2/2] (0.79ns)   --->   "%update_temp_mat_43_load = load i3 %update_temp_mat_43_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 109 'load' 'update_temp_mat_43_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 110 [2/2] (0.79ns)   --->   "%update_temp_mat_44_load = load i3 %update_temp_mat_44_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 110 'load' 'update_temp_mat_44_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 111 [2/2] (0.79ns)   --->   "%update_temp_mat_45_load = load i3 %update_temp_mat_45_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 111 'load' 'update_temp_mat_45_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 112 [2/2] (0.79ns)   --->   "%update_temp_mat_46_load = load i3 %update_temp_mat_46_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 112 'load' 'update_temp_mat_46_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 113 [2/2] (0.79ns)   --->   "%update_temp_mat_47_load = load i3 %update_temp_mat_47_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 113 'load' 'update_temp_mat_47_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 114 [2/2] (0.79ns)   --->   "%update_temp_mat_48_load = load i3 %update_temp_mat_48_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 114 'load' 'update_temp_mat_48_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 115 [2/2] (0.79ns)   --->   "%update_temp_mat_49_load = load i3 %update_temp_mat_49_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 115 'load' 'update_temp_mat_49_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 116 [2/2] (0.79ns)   --->   "%update_temp_mat_50_load = load i3 %update_temp_mat_50_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 116 'load' 'update_temp_mat_50_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 117 [2/2] (0.79ns)   --->   "%update_temp_mat_51_load = load i3 %update_temp_mat_51_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 117 'load' 'update_temp_mat_51_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 118 [2/2] (0.79ns)   --->   "%update_temp_mat_52_load = load i3 %update_temp_mat_52_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 118 'load' 'update_temp_mat_52_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 119 [2/2] (0.79ns)   --->   "%update_temp_mat_53_load = load i3 %update_temp_mat_53_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 119 'load' 'update_temp_mat_53_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 120 [2/2] (0.79ns)   --->   "%update_temp_mat_54_load = load i3 %update_temp_mat_54_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 120 'load' 'update_temp_mat_54_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 121 [2/2] (0.79ns)   --->   "%update_temp_mat_55_load = load i3 %update_temp_mat_55_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 121 'load' 'update_temp_mat_55_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 122 [2/2] (0.79ns)   --->   "%update_temp_mat_56_load = load i3 %update_temp_mat_56_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 122 'load' 'update_temp_mat_56_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 123 [2/2] (0.79ns)   --->   "%update_temp_mat_57_load = load i3 %update_temp_mat_57_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 123 'load' 'update_temp_mat_57_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 124 [2/2] (0.79ns)   --->   "%update_temp_mat_58_load = load i3 %update_temp_mat_58_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 124 'load' 'update_temp_mat_58_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 125 [2/2] (0.79ns)   --->   "%update_temp_mat_59_load = load i3 %update_temp_mat_59_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 125 'load' 'update_temp_mat_59_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 126 [2/2] (0.79ns)   --->   "%update_temp_mat_60_load = load i3 %update_temp_mat_60_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 126 'load' 'update_temp_mat_60_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 127 [2/2] (0.79ns)   --->   "%update_temp_mat_61_load = load i3 %update_temp_mat_61_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 127 'load' 'update_temp_mat_61_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 128 [2/2] (0.79ns)   --->   "%update_temp_mat_62_load = load i3 %update_temp_mat_62_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 128 'load' 'update_temp_mat_62_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 129 [2/2] (0.79ns)   --->   "%update_temp_mat_63_load = load i3 %update_temp_mat_63_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 129 'load' 'update_temp_mat_63_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 130 [2/2] (0.79ns)   --->   "%update_temp_mat_64_load = load i3 %update_temp_mat_64_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 130 'load' 'update_temp_mat_64_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 131 [2/2] (0.79ns)   --->   "%update_temp_mat_65_load = load i3 %update_temp_mat_65_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 131 'load' 'update_temp_mat_65_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 132 [2/2] (0.79ns)   --->   "%update_temp_mat_66_load = load i3 %update_temp_mat_66_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 132 'load' 'update_temp_mat_66_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 133 [2/2] (0.79ns)   --->   "%update_temp_mat_67_load = load i3 %update_temp_mat_67_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 133 'load' 'update_temp_mat_67_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 134 [2/2] (0.79ns)   --->   "%update_temp_mat_68_load = load i3 %update_temp_mat_68_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 134 'load' 'update_temp_mat_68_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 135 [2/2] (0.79ns)   --->   "%update_temp_mat_69_load = load i3 %update_temp_mat_69_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 135 'load' 'update_temp_mat_69_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 136 [2/2] (0.79ns)   --->   "%update_temp_mat_70_load = load i3 %update_temp_mat_70_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 136 'load' 'update_temp_mat_70_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 137 [2/2] (0.79ns)   --->   "%update_temp_mat_71_load = load i3 %update_temp_mat_71_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 137 'load' 'update_temp_mat_71_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 138 [2/2] (0.79ns)   --->   "%update_temp_mat_72_load = load i3 %update_temp_mat_72_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 138 'load' 'update_temp_mat_72_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 139 [2/2] (0.79ns)   --->   "%update_temp_mat_73_load = load i3 %update_temp_mat_73_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 139 'load' 'update_temp_mat_73_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 140 [2/2] (0.79ns)   --->   "%update_temp_mat_74_load = load i3 %update_temp_mat_74_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 140 'load' 'update_temp_mat_74_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 141 [2/2] (0.79ns)   --->   "%update_temp_mat_75_load = load i3 %update_temp_mat_75_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 141 'load' 'update_temp_mat_75_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 142 [2/2] (0.79ns)   --->   "%update_temp_mat_76_load = load i3 %update_temp_mat_76_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 142 'load' 'update_temp_mat_76_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 143 [2/2] (0.79ns)   --->   "%update_temp_mat_77_load = load i3 %update_temp_mat_77_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 143 'load' 'update_temp_mat_77_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%d_l1_0_addr = getelementptr i25 %d_l1_0, i64 0, i64 %zext_ln235" [../layer.h:248->../accelerator.h:154]   --->   Operation 144 'getelementptr' 'd_l1_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (0.79ns)   --->   "%d_l1_0_load = load i3 %d_l1_0_addr" [../layer.h:248->../accelerator.h:154]   --->   Operation 145 'load' 'd_l1_0_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 146 [1/1] (0.48ns)   --->   "%store_ln235 = store i4 %add_ln235, i4 %i" [../layer.h:235->../accelerator.h:154]   --->   Operation 146 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 147 [1/2] (0.79ns)   --->   "%update_temp_mat_load = load i3 %update_temp_mat_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 147 'load' 'update_temp_mat_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i25 %update_temp_mat_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 148 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 149 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/2] (0.79ns)   --->   "%update_temp_mat_15_load = load i3 %update_temp_mat_15_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 150 'load' 'update_temp_mat_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln241_17 = sext i25 %update_temp_mat_15_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 151 'sext' 'sext_ln241_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 152 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/2] (0.79ns)   --->   "%update_temp_mat_16_load = load i3 %update_temp_mat_16_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 153 'load' 'update_temp_mat_16_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln241_19 = sext i25 %update_temp_mat_16_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 154 'sext' 'sext_ln241_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 155 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/2] (0.79ns)   --->   "%update_temp_mat_17_load = load i3 %update_temp_mat_17_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 156 'load' 'update_temp_mat_17_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln241_21 = sext i25 %update_temp_mat_17_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 157 'sext' 'sext_ln241_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 158 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/2] (0.79ns)   --->   "%update_temp_mat_18_load = load i3 %update_temp_mat_18_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 159 'load' 'update_temp_mat_18_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln241_23 = sext i25 %update_temp_mat_18_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 160 'sext' 'sext_ln241_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_11)   --->   "%mul_ln241_11 = mul i34 %sext_ln241_23, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 161 'mul' 'mul_ln241_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/2] (0.79ns)   --->   "%update_temp_mat_19_load = load i3 %update_temp_mat_19_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 162 'load' 'update_temp_mat_19_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln241_25 = sext i25 %update_temp_mat_19_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 163 'sext' 'sext_ln241_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_12)   --->   "%mul_ln241_12 = mul i34 %sext_ln241_25, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 164 'mul' 'mul_ln241_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/2] (0.79ns)   --->   "%update_temp_mat_20_load = load i3 %update_temp_mat_20_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 165 'load' 'update_temp_mat_20_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln241_27 = sext i25 %update_temp_mat_20_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 166 'sext' 'sext_ln241_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_13)   --->   "%mul_ln241_13 = mul i34 %sext_ln241_27, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 167 'mul' 'mul_ln241_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/2] (0.79ns)   --->   "%update_temp_mat_21_load = load i3 %update_temp_mat_21_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 168 'load' 'update_temp_mat_21_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln241_29 = sext i25 %update_temp_mat_21_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 169 'sext' 'sext_ln241_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_14)   --->   "%mul_ln241_14 = mul i34 %sext_ln241_29, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 170 'mul' 'mul_ln241_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 171 [1/2] (0.79ns)   --->   "%update_temp_mat_22_load = load i3 %update_temp_mat_22_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 171 'load' 'update_temp_mat_22_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln241_31 = sext i25 %update_temp_mat_22_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 172 'sext' 'sext_ln241_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_15)   --->   "%mul_ln241_15 = mul i34 %sext_ln241_31, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 173 'mul' 'mul_ln241_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/2] (0.79ns)   --->   "%update_temp_mat_23_load = load i3 %update_temp_mat_23_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 174 'load' 'update_temp_mat_23_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln241_33 = sext i25 %update_temp_mat_23_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 175 'sext' 'sext_ln241_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_16)   --->   "%mul_ln241_16 = mul i34 %sext_ln241_33, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 176 'mul' 'mul_ln241_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/2] (0.79ns)   --->   "%update_temp_mat_24_load = load i3 %update_temp_mat_24_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 177 'load' 'update_temp_mat_24_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln241_35 = sext i25 %update_temp_mat_24_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 178 'sext' 'sext_ln241_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_17)   --->   "%mul_ln241_17 = mul i34 %sext_ln241_35, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 179 'mul' 'mul_ln241_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/2] (0.79ns)   --->   "%update_temp_mat_25_load = load i3 %update_temp_mat_25_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 180 'load' 'update_temp_mat_25_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln241_37 = sext i25 %update_temp_mat_25_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 181 'sext' 'sext_ln241_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_18)   --->   "%mul_ln241_18 = mul i34 %sext_ln241_37, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 182 'mul' 'mul_ln241_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/2] (0.79ns)   --->   "%update_temp_mat_26_load = load i3 %update_temp_mat_26_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 183 'load' 'update_temp_mat_26_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln241_39 = sext i25 %update_temp_mat_26_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 184 'sext' 'sext_ln241_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_19)   --->   "%mul_ln241_19 = mul i34 %sext_ln241_39, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 185 'mul' 'mul_ln241_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/2] (0.79ns)   --->   "%update_temp_mat_27_load = load i3 %update_temp_mat_27_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 186 'load' 'update_temp_mat_27_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln241_41 = sext i25 %update_temp_mat_27_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 187 'sext' 'sext_ln241_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_20)   --->   "%mul_ln241_20 = mul i34 %sext_ln241_41, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 188 'mul' 'mul_ln241_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/2] (0.79ns)   --->   "%update_temp_mat_28_load = load i3 %update_temp_mat_28_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 189 'load' 'update_temp_mat_28_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln241_43 = sext i25 %update_temp_mat_28_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 190 'sext' 'sext_ln241_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_21)   --->   "%mul_ln241_21 = mul i34 %sext_ln241_43, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 191 'mul' 'mul_ln241_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/2] (0.79ns)   --->   "%update_temp_mat_29_load = load i3 %update_temp_mat_29_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 192 'load' 'update_temp_mat_29_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln241_45 = sext i25 %update_temp_mat_29_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 193 'sext' 'sext_ln241_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_22)   --->   "%mul_ln241_22 = mul i34 %sext_ln241_45, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 194 'mul' 'mul_ln241_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [1/2] (0.79ns)   --->   "%update_temp_mat_30_load = load i3 %update_temp_mat_30_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 195 'load' 'update_temp_mat_30_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln241_47 = sext i25 %update_temp_mat_30_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 196 'sext' 'sext_ln241_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_23)   --->   "%mul_ln241_23 = mul i34 %sext_ln241_47, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 197 'mul' 'mul_ln241_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/2] (0.79ns)   --->   "%update_temp_mat_31_load = load i3 %update_temp_mat_31_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 198 'load' 'update_temp_mat_31_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln241_49 = sext i25 %update_temp_mat_31_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 199 'sext' 'sext_ln241_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_24)   --->   "%mul_ln241_24 = mul i34 %sext_ln241_49, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 200 'mul' 'mul_ln241_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/2] (0.79ns)   --->   "%update_temp_mat_32_load = load i3 %update_temp_mat_32_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 201 'load' 'update_temp_mat_32_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln241_51 = sext i25 %update_temp_mat_32_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 202 'sext' 'sext_ln241_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_25)   --->   "%mul_ln241_25 = mul i34 %sext_ln241_51, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 203 'mul' 'mul_ln241_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/2] (0.79ns)   --->   "%update_temp_mat_33_load = load i3 %update_temp_mat_33_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 204 'load' 'update_temp_mat_33_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln241_53 = sext i25 %update_temp_mat_33_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 205 'sext' 'sext_ln241_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_26)   --->   "%mul_ln241_26 = mul i34 %sext_ln241_53, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 206 'mul' 'mul_ln241_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/2] (0.79ns)   --->   "%update_temp_mat_34_load = load i3 %update_temp_mat_34_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 207 'load' 'update_temp_mat_34_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln241_55 = sext i25 %update_temp_mat_34_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 208 'sext' 'sext_ln241_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_27)   --->   "%mul_ln241_27 = mul i34 %sext_ln241_55, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 209 'mul' 'mul_ln241_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/2] (0.79ns)   --->   "%update_temp_mat_35_load = load i3 %update_temp_mat_35_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 210 'load' 'update_temp_mat_35_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln241_57 = sext i25 %update_temp_mat_35_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 211 'sext' 'sext_ln241_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_28)   --->   "%mul_ln241_28 = mul i34 %sext_ln241_57, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 212 'mul' 'mul_ln241_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/2] (0.79ns)   --->   "%update_temp_mat_36_load = load i3 %update_temp_mat_36_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 213 'load' 'update_temp_mat_36_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln241_59 = sext i25 %update_temp_mat_36_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 214 'sext' 'sext_ln241_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_29)   --->   "%mul_ln241_29 = mul i34 %sext_ln241_59, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 215 'mul' 'mul_ln241_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [1/2] (0.79ns)   --->   "%update_temp_mat_37_load = load i3 %update_temp_mat_37_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 216 'load' 'update_temp_mat_37_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln241_61 = sext i25 %update_temp_mat_37_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 217 'sext' 'sext_ln241_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_30)   --->   "%mul_ln241_30 = mul i34 %sext_ln241_61, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 218 'mul' 'mul_ln241_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 219 [1/2] (0.79ns)   --->   "%update_temp_mat_38_load = load i3 %update_temp_mat_38_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 219 'load' 'update_temp_mat_38_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln241_63 = sext i25 %update_temp_mat_38_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 220 'sext' 'sext_ln241_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_31)   --->   "%mul_ln241_31 = mul i34 %sext_ln241_63, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 221 'mul' 'mul_ln241_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/2] (0.79ns)   --->   "%update_temp_mat_39_load = load i3 %update_temp_mat_39_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 222 'load' 'update_temp_mat_39_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln241_65 = sext i25 %update_temp_mat_39_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 223 'sext' 'sext_ln241_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_32)   --->   "%mul_ln241_32 = mul i34 %sext_ln241_65, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 224 'mul' 'mul_ln241_32' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/2] (0.79ns)   --->   "%update_temp_mat_40_load = load i3 %update_temp_mat_40_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 225 'load' 'update_temp_mat_40_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln241_67 = sext i25 %update_temp_mat_40_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 226 'sext' 'sext_ln241_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_33)   --->   "%mul_ln241_33 = mul i34 %sext_ln241_67, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 227 'mul' 'mul_ln241_33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 228 [1/2] (0.79ns)   --->   "%update_temp_mat_41_load = load i3 %update_temp_mat_41_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 228 'load' 'update_temp_mat_41_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln241_69 = sext i25 %update_temp_mat_41_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 229 'sext' 'sext_ln241_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_34)   --->   "%mul_ln241_34 = mul i34 %sext_ln241_69, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 230 'mul' 'mul_ln241_34' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/2] (0.79ns)   --->   "%update_temp_mat_42_load = load i3 %update_temp_mat_42_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 231 'load' 'update_temp_mat_42_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln241_71 = sext i25 %update_temp_mat_42_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 232 'sext' 'sext_ln241_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_35)   --->   "%mul_ln241_35 = mul i34 %sext_ln241_71, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 233 'mul' 'mul_ln241_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/2] (0.79ns)   --->   "%update_temp_mat_43_load = load i3 %update_temp_mat_43_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 234 'load' 'update_temp_mat_43_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln241_73 = sext i25 %update_temp_mat_43_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 235 'sext' 'sext_ln241_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_36)   --->   "%mul_ln241_36 = mul i34 %sext_ln241_73, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 236 'mul' 'mul_ln241_36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/2] (0.79ns)   --->   "%update_temp_mat_44_load = load i3 %update_temp_mat_44_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 237 'load' 'update_temp_mat_44_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln241_75 = sext i25 %update_temp_mat_44_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 238 'sext' 'sext_ln241_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_37)   --->   "%mul_ln241_37 = mul i34 %sext_ln241_75, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 239 'mul' 'mul_ln241_37' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 240 [1/2] (0.79ns)   --->   "%update_temp_mat_45_load = load i3 %update_temp_mat_45_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 240 'load' 'update_temp_mat_45_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln241_77 = sext i25 %update_temp_mat_45_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 241 'sext' 'sext_ln241_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_38)   --->   "%mul_ln241_38 = mul i34 %sext_ln241_77, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 242 'mul' 'mul_ln241_38' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/2] (0.79ns)   --->   "%update_temp_mat_46_load = load i3 %update_temp_mat_46_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 243 'load' 'update_temp_mat_46_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln241_79 = sext i25 %update_temp_mat_46_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 244 'sext' 'sext_ln241_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_39)   --->   "%mul_ln241_39 = mul i34 %sext_ln241_79, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 245 'mul' 'mul_ln241_39' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [1/2] (0.79ns)   --->   "%update_temp_mat_47_load = load i3 %update_temp_mat_47_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 246 'load' 'update_temp_mat_47_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln241_81 = sext i25 %update_temp_mat_47_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 247 'sext' 'sext_ln241_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_40)   --->   "%mul_ln241_40 = mul i34 %sext_ln241_81, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 248 'mul' 'mul_ln241_40' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [1/2] (0.79ns)   --->   "%update_temp_mat_48_load = load i3 %update_temp_mat_48_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 249 'load' 'update_temp_mat_48_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln241_83 = sext i25 %update_temp_mat_48_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 250 'sext' 'sext_ln241_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_41)   --->   "%mul_ln241_41 = mul i34 %sext_ln241_83, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 251 'mul' 'mul_ln241_41' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 252 [1/2] (0.79ns)   --->   "%update_temp_mat_49_load = load i3 %update_temp_mat_49_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 252 'load' 'update_temp_mat_49_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln241_85 = sext i25 %update_temp_mat_49_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 253 'sext' 'sext_ln241_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_42)   --->   "%mul_ln241_42 = mul i34 %sext_ln241_85, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 254 'mul' 'mul_ln241_42' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/2] (0.79ns)   --->   "%update_temp_mat_50_load = load i3 %update_temp_mat_50_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 255 'load' 'update_temp_mat_50_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln241_87 = sext i25 %update_temp_mat_50_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 256 'sext' 'sext_ln241_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_43)   --->   "%mul_ln241_43 = mul i34 %sext_ln241_87, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 257 'mul' 'mul_ln241_43' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 258 [1/2] (0.79ns)   --->   "%update_temp_mat_51_load = load i3 %update_temp_mat_51_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 258 'load' 'update_temp_mat_51_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln241_89 = sext i25 %update_temp_mat_51_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 259 'sext' 'sext_ln241_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_44)   --->   "%mul_ln241_44 = mul i34 %sext_ln241_89, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 260 'mul' 'mul_ln241_44' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 261 [1/2] (0.79ns)   --->   "%update_temp_mat_52_load = load i3 %update_temp_mat_52_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 261 'load' 'update_temp_mat_52_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln241_91 = sext i25 %update_temp_mat_52_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 262 'sext' 'sext_ln241_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_45)   --->   "%mul_ln241_45 = mul i34 %sext_ln241_91, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 263 'mul' 'mul_ln241_45' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 264 [1/2] (0.79ns)   --->   "%update_temp_mat_53_load = load i3 %update_temp_mat_53_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 264 'load' 'update_temp_mat_53_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln241_93 = sext i25 %update_temp_mat_53_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 265 'sext' 'sext_ln241_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_46)   --->   "%mul_ln241_46 = mul i34 %sext_ln241_93, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 266 'mul' 'mul_ln241_46' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/2] (0.79ns)   --->   "%update_temp_mat_54_load = load i3 %update_temp_mat_54_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 267 'load' 'update_temp_mat_54_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln241_95 = sext i25 %update_temp_mat_54_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 268 'sext' 'sext_ln241_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_47)   --->   "%mul_ln241_47 = mul i34 %sext_ln241_95, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 269 'mul' 'mul_ln241_47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 270 [1/2] (0.79ns)   --->   "%update_temp_mat_55_load = load i3 %update_temp_mat_55_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 270 'load' 'update_temp_mat_55_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln241_97 = sext i25 %update_temp_mat_55_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 271 'sext' 'sext_ln241_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_48)   --->   "%mul_ln241_48 = mul i34 %sext_ln241_97, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 272 'mul' 'mul_ln241_48' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 273 [1/2] (0.79ns)   --->   "%update_temp_mat_56_load = load i3 %update_temp_mat_56_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 273 'load' 'update_temp_mat_56_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln241_99 = sext i25 %update_temp_mat_56_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 274 'sext' 'sext_ln241_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_49)   --->   "%mul_ln241_49 = mul i34 %sext_ln241_99, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 275 'mul' 'mul_ln241_49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 276 [1/2] (0.79ns)   --->   "%update_temp_mat_57_load = load i3 %update_temp_mat_57_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 276 'load' 'update_temp_mat_57_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln241_101 = sext i25 %update_temp_mat_57_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 277 'sext' 'sext_ln241_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_50)   --->   "%mul_ln241_50 = mul i34 %sext_ln241_101, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 278 'mul' 'mul_ln241_50' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 279 [1/2] (0.79ns)   --->   "%update_temp_mat_58_load = load i3 %update_temp_mat_58_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 279 'load' 'update_temp_mat_58_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln241_103 = sext i25 %update_temp_mat_58_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 280 'sext' 'sext_ln241_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_51)   --->   "%mul_ln241_51 = mul i34 %sext_ln241_103, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 281 'mul' 'mul_ln241_51' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 282 [1/2] (0.79ns)   --->   "%update_temp_mat_59_load = load i3 %update_temp_mat_59_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 282 'load' 'update_temp_mat_59_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln241_105 = sext i25 %update_temp_mat_59_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 283 'sext' 'sext_ln241_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_52)   --->   "%mul_ln241_52 = mul i34 %sext_ln241_105, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 284 'mul' 'mul_ln241_52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 285 [1/2] (0.79ns)   --->   "%update_temp_mat_60_load = load i3 %update_temp_mat_60_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 285 'load' 'update_temp_mat_60_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln241_107 = sext i25 %update_temp_mat_60_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 286 'sext' 'sext_ln241_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_53)   --->   "%mul_ln241_53 = mul i34 %sext_ln241_107, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 287 'mul' 'mul_ln241_53' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 288 [1/2] (0.79ns)   --->   "%update_temp_mat_61_load = load i3 %update_temp_mat_61_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 288 'load' 'update_temp_mat_61_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln241_109 = sext i25 %update_temp_mat_61_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 289 'sext' 'sext_ln241_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_54)   --->   "%mul_ln241_54 = mul i34 %sext_ln241_109, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 290 'mul' 'mul_ln241_54' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 291 [1/2] (0.79ns)   --->   "%update_temp_mat_62_load = load i3 %update_temp_mat_62_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 291 'load' 'update_temp_mat_62_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln241_111 = sext i25 %update_temp_mat_62_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 292 'sext' 'sext_ln241_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_55)   --->   "%mul_ln241_55 = mul i34 %sext_ln241_111, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 293 'mul' 'mul_ln241_55' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 294 [1/2] (0.79ns)   --->   "%update_temp_mat_63_load = load i3 %update_temp_mat_63_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 294 'load' 'update_temp_mat_63_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln241_113 = sext i25 %update_temp_mat_63_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 295 'sext' 'sext_ln241_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_56)   --->   "%mul_ln241_56 = mul i34 %sext_ln241_113, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 296 'mul' 'mul_ln241_56' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [1/2] (0.79ns)   --->   "%update_temp_mat_64_load = load i3 %update_temp_mat_64_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 297 'load' 'update_temp_mat_64_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln241_115 = sext i25 %update_temp_mat_64_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 298 'sext' 'sext_ln241_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_57)   --->   "%mul_ln241_57 = mul i34 %sext_ln241_115, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 299 'mul' 'mul_ln241_57' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 300 [1/2] (0.79ns)   --->   "%update_temp_mat_65_load = load i3 %update_temp_mat_65_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 300 'load' 'update_temp_mat_65_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln241_117 = sext i25 %update_temp_mat_65_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 301 'sext' 'sext_ln241_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_58)   --->   "%mul_ln241_58 = mul i34 %sext_ln241_117, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 302 'mul' 'mul_ln241_58' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 303 [1/2] (0.79ns)   --->   "%update_temp_mat_66_load = load i3 %update_temp_mat_66_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 303 'load' 'update_temp_mat_66_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln241_119 = sext i25 %update_temp_mat_66_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 304 'sext' 'sext_ln241_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_59)   --->   "%mul_ln241_59 = mul i34 %sext_ln241_119, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 305 'mul' 'mul_ln241_59' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 306 [1/2] (0.79ns)   --->   "%update_temp_mat_67_load = load i3 %update_temp_mat_67_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 306 'load' 'update_temp_mat_67_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln241_121 = sext i25 %update_temp_mat_67_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 307 'sext' 'sext_ln241_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_60)   --->   "%mul_ln241_60 = mul i34 %sext_ln241_121, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 308 'mul' 'mul_ln241_60' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 309 [1/2] (0.79ns)   --->   "%update_temp_mat_68_load = load i3 %update_temp_mat_68_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 309 'load' 'update_temp_mat_68_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln241_123 = sext i25 %update_temp_mat_68_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 310 'sext' 'sext_ln241_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_61)   --->   "%mul_ln241_61 = mul i34 %sext_ln241_123, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 311 'mul' 'mul_ln241_61' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 312 [1/2] (0.79ns)   --->   "%update_temp_mat_69_load = load i3 %update_temp_mat_69_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 312 'load' 'update_temp_mat_69_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln241_125 = sext i25 %update_temp_mat_69_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 313 'sext' 'sext_ln241_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_62)   --->   "%mul_ln241_62 = mul i34 %sext_ln241_125, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 314 'mul' 'mul_ln241_62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 315 [1/2] (0.79ns)   --->   "%update_temp_mat_70_load = load i3 %update_temp_mat_70_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 315 'load' 'update_temp_mat_70_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln241_127 = sext i25 %update_temp_mat_70_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 316 'sext' 'sext_ln241_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_63)   --->   "%mul_ln241_63 = mul i34 %sext_ln241_127, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 317 'mul' 'mul_ln241_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 318 [1/2] (0.79ns)   --->   "%update_temp_mat_71_load = load i3 %update_temp_mat_71_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 318 'load' 'update_temp_mat_71_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln241_129 = sext i25 %update_temp_mat_71_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 319 'sext' 'sext_ln241_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_64)   --->   "%mul_ln241_64 = mul i34 %sext_ln241_129, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 320 'mul' 'mul_ln241_64' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 321 [1/2] (0.79ns)   --->   "%update_temp_mat_72_load = load i3 %update_temp_mat_72_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 321 'load' 'update_temp_mat_72_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln241_131 = sext i25 %update_temp_mat_72_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 322 'sext' 'sext_ln241_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_65)   --->   "%mul_ln241_65 = mul i34 %sext_ln241_131, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 323 'mul' 'mul_ln241_65' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 324 [1/2] (0.79ns)   --->   "%update_temp_mat_73_load = load i3 %update_temp_mat_73_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 324 'load' 'update_temp_mat_73_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln241_133 = sext i25 %update_temp_mat_73_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 325 'sext' 'sext_ln241_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_66)   --->   "%mul_ln241_66 = mul i34 %sext_ln241_133, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 326 'mul' 'mul_ln241_66' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 327 [1/2] (0.79ns)   --->   "%update_temp_mat_74_load = load i3 %update_temp_mat_74_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 327 'load' 'update_temp_mat_74_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln241_135 = sext i25 %update_temp_mat_74_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 328 'sext' 'sext_ln241_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_67)   --->   "%mul_ln241_67 = mul i34 %sext_ln241_135, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 329 'mul' 'mul_ln241_67' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 330 [1/2] (0.79ns)   --->   "%update_temp_mat_75_load = load i3 %update_temp_mat_75_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 330 'load' 'update_temp_mat_75_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln241_137 = sext i25 %update_temp_mat_75_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 331 'sext' 'sext_ln241_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_68)   --->   "%mul_ln241_68 = mul i34 %sext_ln241_137, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 332 'mul' 'mul_ln241_68' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 333 [1/2] (0.79ns)   --->   "%update_temp_mat_76_load = load i3 %update_temp_mat_76_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 333 'load' 'update_temp_mat_76_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln241_139 = sext i25 %update_temp_mat_76_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 334 'sext' 'sext_ln241_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_69)   --->   "%mul_ln241_69 = mul i34 %sext_ln241_139, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 335 'mul' 'mul_ln241_69' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 336 [1/2] (0.79ns)   --->   "%update_temp_mat_77_load = load i3 %update_temp_mat_77_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 336 'load' 'update_temp_mat_77_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln241_141 = sext i25 %update_temp_mat_77_load" [../layer.h:241->../accelerator.h:154]   --->   Operation 337 'sext' 'sext_ln241_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_70)   --->   "%mul_ln241_70 = mul i34 %sext_ln241_141, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 338 'mul' 'mul_ln241_70' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 339 [1/2] (0.79ns)   --->   "%d_l1_0_load = load i3 %d_l1_0_addr" [../layer.h:248->../accelerator.h:154]   --->   Operation 339 'load' 'd_l1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i25 %d_l1_0_load" [../layer.h:248->../accelerator.h:154]   --->   Operation 340 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [3/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:154]   --->   Operation 341 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 342 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 342 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%weights_l1_0_addr = getelementptr i25 %weights_l1_0, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 343 'getelementptr' 'weights_l1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [2/2] (0.79ns)   --->   "%weights_l1_0_load = load i3 %weights_l1_0_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 344 'load' 'weights_l1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%weights_l1_1_addr = getelementptr i25 %weights_l1_1, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 345 'getelementptr' 'weights_l1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%weights_l1_2_addr = getelementptr i25 %weights_l1_2, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 346 'getelementptr' 'weights_l1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%weights_l1_3_addr = getelementptr i25 %weights_l1_3, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 347 'getelementptr' 'weights_l1_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%weights_l1_4_addr = getelementptr i25 %weights_l1_4, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 348 'getelementptr' 'weights_l1_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%weights_l1_5_addr = getelementptr i25 %weights_l1_5, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 349 'getelementptr' 'weights_l1_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%weights_l1_6_addr = getelementptr i25 %weights_l1_6, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 350 'getelementptr' 'weights_l1_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%weights_l1_7_addr = getelementptr i25 %weights_l1_7, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 351 'getelementptr' 'weights_l1_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%weights_l1_8_addr = getelementptr i25 %weights_l1_8, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 352 'getelementptr' 'weights_l1_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%weights_l1_9_addr = getelementptr i25 %weights_l1_9, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 353 'getelementptr' 'weights_l1_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%weights_l1_10_addr = getelementptr i25 %weights_l1_10, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 354 'getelementptr' 'weights_l1_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%weights_l1_11_addr = getelementptr i25 %weights_l1_11, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 355 'getelementptr' 'weights_l1_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%weights_l1_12_addr = getelementptr i25 %weights_l1_12, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 356 'getelementptr' 'weights_l1_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%weights_l1_13_addr = getelementptr i25 %weights_l1_13, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 357 'getelementptr' 'weights_l1_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%weights_l1_14_addr = getelementptr i25 %weights_l1_14, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 358 'getelementptr' 'weights_l1_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%weights_l1_15_addr = getelementptr i25 %weights_l1_15, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 359 'getelementptr' 'weights_l1_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%weights_l1_16_addr = getelementptr i25 %weights_l1_16, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 360 'getelementptr' 'weights_l1_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%weights_l1_17_addr = getelementptr i25 %weights_l1_17, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 361 'getelementptr' 'weights_l1_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%weights_l1_18_addr = getelementptr i25 %weights_l1_18, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 362 'getelementptr' 'weights_l1_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%weights_l1_19_addr = getelementptr i25 %weights_l1_19, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 363 'getelementptr' 'weights_l1_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%weights_l1_20_addr = getelementptr i25 %weights_l1_20, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 364 'getelementptr' 'weights_l1_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%weights_l1_21_addr = getelementptr i25 %weights_l1_21, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 365 'getelementptr' 'weights_l1_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%weights_l1_22_addr = getelementptr i25 %weights_l1_22, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 366 'getelementptr' 'weights_l1_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%weights_l1_23_addr = getelementptr i25 %weights_l1_23, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 367 'getelementptr' 'weights_l1_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%weights_l1_24_addr = getelementptr i25 %weights_l1_24, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 368 'getelementptr' 'weights_l1_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%weights_l1_25_addr = getelementptr i25 %weights_l1_25, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 369 'getelementptr' 'weights_l1_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%weights_l1_26_addr = getelementptr i25 %weights_l1_26, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 370 'getelementptr' 'weights_l1_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%weights_l1_27_addr = getelementptr i25 %weights_l1_27, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 371 'getelementptr' 'weights_l1_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%weights_l1_28_addr = getelementptr i25 %weights_l1_28, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 372 'getelementptr' 'weights_l1_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%weights_l1_29_addr = getelementptr i25 %weights_l1_29, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 373 'getelementptr' 'weights_l1_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%weights_l1_30_addr = getelementptr i25 %weights_l1_30, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 374 'getelementptr' 'weights_l1_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%weights_l1_31_addr = getelementptr i25 %weights_l1_31, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 375 'getelementptr' 'weights_l1_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%weights_l1_32_addr = getelementptr i25 %weights_l1_32, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 376 'getelementptr' 'weights_l1_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%weights_l1_33_addr = getelementptr i25 %weights_l1_33, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 377 'getelementptr' 'weights_l1_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%weights_l1_34_addr = getelementptr i25 %weights_l1_34, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 378 'getelementptr' 'weights_l1_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%weights_l1_35_addr = getelementptr i25 %weights_l1_35, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 379 'getelementptr' 'weights_l1_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%weights_l1_36_addr = getelementptr i25 %weights_l1_36, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 380 'getelementptr' 'weights_l1_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%weights_l1_37_addr = getelementptr i25 %weights_l1_37, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 381 'getelementptr' 'weights_l1_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%weights_l1_38_addr = getelementptr i25 %weights_l1_38, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 382 'getelementptr' 'weights_l1_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%weights_l1_39_addr = getelementptr i25 %weights_l1_39, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 383 'getelementptr' 'weights_l1_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%weights_l1_40_addr = getelementptr i25 %weights_l1_40, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 384 'getelementptr' 'weights_l1_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%weights_l1_41_addr = getelementptr i25 %weights_l1_41, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 385 'getelementptr' 'weights_l1_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%weights_l1_42_addr = getelementptr i25 %weights_l1_42, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 386 'getelementptr' 'weights_l1_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%weights_l1_43_addr = getelementptr i25 %weights_l1_43, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 387 'getelementptr' 'weights_l1_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%weights_l1_44_addr = getelementptr i25 %weights_l1_44, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 388 'getelementptr' 'weights_l1_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%weights_l1_45_addr = getelementptr i25 %weights_l1_45, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 389 'getelementptr' 'weights_l1_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%weights_l1_46_addr = getelementptr i25 %weights_l1_46, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 390 'getelementptr' 'weights_l1_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%weights_l1_47_addr = getelementptr i25 %weights_l1_47, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 391 'getelementptr' 'weights_l1_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%weights_l1_48_addr = getelementptr i25 %weights_l1_48, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 392 'getelementptr' 'weights_l1_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%weights_l1_49_addr = getelementptr i25 %weights_l1_49, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 393 'getelementptr' 'weights_l1_49_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%weights_l1_50_addr = getelementptr i25 %weights_l1_50, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 394 'getelementptr' 'weights_l1_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%weights_l1_51_addr = getelementptr i25 %weights_l1_51, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 395 'getelementptr' 'weights_l1_51_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%weights_l1_52_addr = getelementptr i25 %weights_l1_52, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 396 'getelementptr' 'weights_l1_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%weights_l1_53_addr = getelementptr i25 %weights_l1_53, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 397 'getelementptr' 'weights_l1_53_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%weights_l1_54_addr = getelementptr i25 %weights_l1_54, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 398 'getelementptr' 'weights_l1_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%weights_l1_55_addr = getelementptr i25 %weights_l1_55, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 399 'getelementptr' 'weights_l1_55_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%weights_l1_56_addr = getelementptr i25 %weights_l1_56, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 400 'getelementptr' 'weights_l1_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%weights_l1_57_addr = getelementptr i25 %weights_l1_57, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 401 'getelementptr' 'weights_l1_57_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%weights_l1_58_addr = getelementptr i25 %weights_l1_58, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 402 'getelementptr' 'weights_l1_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%weights_l1_59_addr = getelementptr i25 %weights_l1_59, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 403 'getelementptr' 'weights_l1_59_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%weights_l1_60_addr = getelementptr i25 %weights_l1_60, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 404 'getelementptr' 'weights_l1_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%weights_l1_61_addr = getelementptr i25 %weights_l1_61, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 405 'getelementptr' 'weights_l1_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%weights_l1_62_addr = getelementptr i25 %weights_l1_62, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 406 'getelementptr' 'weights_l1_62_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 407 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 408 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 408 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 409 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 409 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 410 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_11)   --->   "%mul_ln241_11 = mul i34 %sext_ln241_23, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 410 'mul' 'mul_ln241_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 411 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_12)   --->   "%mul_ln241_12 = mul i34 %sext_ln241_25, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 411 'mul' 'mul_ln241_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 412 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_13)   --->   "%mul_ln241_13 = mul i34 %sext_ln241_27, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 412 'mul' 'mul_ln241_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 413 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_14)   --->   "%mul_ln241_14 = mul i34 %sext_ln241_29, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 413 'mul' 'mul_ln241_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 414 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_15)   --->   "%mul_ln241_15 = mul i34 %sext_ln241_31, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 414 'mul' 'mul_ln241_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 415 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_16)   --->   "%mul_ln241_16 = mul i34 %sext_ln241_33, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 415 'mul' 'mul_ln241_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 416 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_17)   --->   "%mul_ln241_17 = mul i34 %sext_ln241_35, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 416 'mul' 'mul_ln241_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 417 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_18)   --->   "%mul_ln241_18 = mul i34 %sext_ln241_37, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 417 'mul' 'mul_ln241_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 418 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_19)   --->   "%mul_ln241_19 = mul i34 %sext_ln241_39, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 418 'mul' 'mul_ln241_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 419 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_20)   --->   "%mul_ln241_20 = mul i34 %sext_ln241_41, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 419 'mul' 'mul_ln241_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 420 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_21)   --->   "%mul_ln241_21 = mul i34 %sext_ln241_43, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 420 'mul' 'mul_ln241_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 421 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_22)   --->   "%mul_ln241_22 = mul i34 %sext_ln241_45, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 421 'mul' 'mul_ln241_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 422 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_23)   --->   "%mul_ln241_23 = mul i34 %sext_ln241_47, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 422 'mul' 'mul_ln241_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 423 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_24)   --->   "%mul_ln241_24 = mul i34 %sext_ln241_49, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 423 'mul' 'mul_ln241_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 424 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_25)   --->   "%mul_ln241_25 = mul i34 %sext_ln241_51, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 424 'mul' 'mul_ln241_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 425 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_26)   --->   "%mul_ln241_26 = mul i34 %sext_ln241_53, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 425 'mul' 'mul_ln241_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 426 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_27)   --->   "%mul_ln241_27 = mul i34 %sext_ln241_55, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 426 'mul' 'mul_ln241_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 427 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_28)   --->   "%mul_ln241_28 = mul i34 %sext_ln241_57, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 427 'mul' 'mul_ln241_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 428 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_29)   --->   "%mul_ln241_29 = mul i34 %sext_ln241_59, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 428 'mul' 'mul_ln241_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 429 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_30)   --->   "%mul_ln241_30 = mul i34 %sext_ln241_61, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 429 'mul' 'mul_ln241_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 430 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_31)   --->   "%mul_ln241_31 = mul i34 %sext_ln241_63, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 430 'mul' 'mul_ln241_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 431 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_32)   --->   "%mul_ln241_32 = mul i34 %sext_ln241_65, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 431 'mul' 'mul_ln241_32' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 432 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_33)   --->   "%mul_ln241_33 = mul i34 %sext_ln241_67, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 432 'mul' 'mul_ln241_33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 433 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_34)   --->   "%mul_ln241_34 = mul i34 %sext_ln241_69, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 433 'mul' 'mul_ln241_34' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 434 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_35)   --->   "%mul_ln241_35 = mul i34 %sext_ln241_71, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 434 'mul' 'mul_ln241_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 435 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_36)   --->   "%mul_ln241_36 = mul i34 %sext_ln241_73, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 435 'mul' 'mul_ln241_36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 436 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_37)   --->   "%mul_ln241_37 = mul i34 %sext_ln241_75, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 436 'mul' 'mul_ln241_37' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 437 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_38)   --->   "%mul_ln241_38 = mul i34 %sext_ln241_77, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 437 'mul' 'mul_ln241_38' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 438 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_39)   --->   "%mul_ln241_39 = mul i34 %sext_ln241_79, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 438 'mul' 'mul_ln241_39' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 439 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_40)   --->   "%mul_ln241_40 = mul i34 %sext_ln241_81, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 439 'mul' 'mul_ln241_40' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 440 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_41)   --->   "%mul_ln241_41 = mul i34 %sext_ln241_83, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 440 'mul' 'mul_ln241_41' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 441 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_42)   --->   "%mul_ln241_42 = mul i34 %sext_ln241_85, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 441 'mul' 'mul_ln241_42' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 442 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_43)   --->   "%mul_ln241_43 = mul i34 %sext_ln241_87, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 442 'mul' 'mul_ln241_43' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 443 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_44)   --->   "%mul_ln241_44 = mul i34 %sext_ln241_89, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 443 'mul' 'mul_ln241_44' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 444 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_45)   --->   "%mul_ln241_45 = mul i34 %sext_ln241_91, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 444 'mul' 'mul_ln241_45' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 445 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_46)   --->   "%mul_ln241_46 = mul i34 %sext_ln241_93, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 445 'mul' 'mul_ln241_46' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 446 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_47)   --->   "%mul_ln241_47 = mul i34 %sext_ln241_95, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 446 'mul' 'mul_ln241_47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 447 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_48)   --->   "%mul_ln241_48 = mul i34 %sext_ln241_97, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 447 'mul' 'mul_ln241_48' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 448 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_49)   --->   "%mul_ln241_49 = mul i34 %sext_ln241_99, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 448 'mul' 'mul_ln241_49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 449 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_50)   --->   "%mul_ln241_50 = mul i34 %sext_ln241_101, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 449 'mul' 'mul_ln241_50' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 450 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_51)   --->   "%mul_ln241_51 = mul i34 %sext_ln241_103, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 450 'mul' 'mul_ln241_51' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 451 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_52)   --->   "%mul_ln241_52 = mul i34 %sext_ln241_105, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 451 'mul' 'mul_ln241_52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 452 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_53)   --->   "%mul_ln241_53 = mul i34 %sext_ln241_107, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 452 'mul' 'mul_ln241_53' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 453 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_54)   --->   "%mul_ln241_54 = mul i34 %sext_ln241_109, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 453 'mul' 'mul_ln241_54' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 454 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_55)   --->   "%mul_ln241_55 = mul i34 %sext_ln241_111, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 454 'mul' 'mul_ln241_55' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 455 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_56)   --->   "%mul_ln241_56 = mul i34 %sext_ln241_113, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 455 'mul' 'mul_ln241_56' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 456 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_57)   --->   "%mul_ln241_57 = mul i34 %sext_ln241_115, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 456 'mul' 'mul_ln241_57' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 457 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_58)   --->   "%mul_ln241_58 = mul i34 %sext_ln241_117, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 457 'mul' 'mul_ln241_58' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 458 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_59)   --->   "%mul_ln241_59 = mul i34 %sext_ln241_119, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 458 'mul' 'mul_ln241_59' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 459 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_60)   --->   "%mul_ln241_60 = mul i34 %sext_ln241_121, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 459 'mul' 'mul_ln241_60' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 460 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_61)   --->   "%mul_ln241_61 = mul i34 %sext_ln241_123, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 460 'mul' 'mul_ln241_61' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 461 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_62)   --->   "%mul_ln241_62 = mul i34 %sext_ln241_125, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 461 'mul' 'mul_ln241_62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 462 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_63)   --->   "%mul_ln241_63 = mul i34 %sext_ln241_127, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 462 'mul' 'mul_ln241_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 463 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_64)   --->   "%mul_ln241_64 = mul i34 %sext_ln241_129, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 463 'mul' 'mul_ln241_64' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 464 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_65)   --->   "%mul_ln241_65 = mul i34 %sext_ln241_131, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 464 'mul' 'mul_ln241_65' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 465 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_66)   --->   "%mul_ln241_66 = mul i34 %sext_ln241_133, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 465 'mul' 'mul_ln241_66' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 466 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_67)   --->   "%mul_ln241_67 = mul i34 %sext_ln241_135, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 466 'mul' 'mul_ln241_67' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 467 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_68)   --->   "%mul_ln241_68 = mul i34 %sext_ln241_137, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 467 'mul' 'mul_ln241_68' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 468 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_69)   --->   "%mul_ln241_69 = mul i34 %sext_ln241_139, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 468 'mul' 'mul_ln241_69' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 469 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_70)   --->   "%mul_ln241_70 = mul i34 %sext_ln241_141, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 469 'mul' 'mul_ln241_70' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%weights_l1_63_addr = getelementptr i25 %weights_l1_63, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:154]   --->   Operation 470 'getelementptr' 'weights_l1_63_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [2/2] (0.79ns)   --->   "%weights_l1_1_load = load i3 %weights_l1_1_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 471 'load' 'weights_l1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 472 [2/2] (0.79ns)   --->   "%weights_l1_2_load = load i3 %weights_l1_2_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 472 'load' 'weights_l1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 473 [2/2] (0.79ns)   --->   "%weights_l1_3_load = load i3 %weights_l1_3_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 473 'load' 'weights_l1_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 474 [2/2] (0.79ns)   --->   "%weights_l1_4_load = load i3 %weights_l1_4_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 474 'load' 'weights_l1_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 475 [2/2] (0.79ns)   --->   "%weights_l1_5_load = load i3 %weights_l1_5_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 475 'load' 'weights_l1_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 476 [2/2] (0.79ns)   --->   "%weights_l1_6_load = load i3 %weights_l1_6_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 476 'load' 'weights_l1_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 477 [2/2] (0.79ns)   --->   "%weights_l1_7_load = load i3 %weights_l1_7_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 477 'load' 'weights_l1_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 478 [2/2] (0.79ns)   --->   "%weights_l1_8_load = load i3 %weights_l1_8_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 478 'load' 'weights_l1_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 479 [2/2] (0.79ns)   --->   "%weights_l1_9_load = load i3 %weights_l1_9_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 479 'load' 'weights_l1_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 480 [2/2] (0.79ns)   --->   "%weights_l1_10_load = load i3 %weights_l1_10_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 480 'load' 'weights_l1_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 481 [2/2] (0.79ns)   --->   "%weights_l1_11_load = load i3 %weights_l1_11_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 481 'load' 'weights_l1_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 482 [2/2] (0.79ns)   --->   "%weights_l1_12_load = load i3 %weights_l1_12_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 482 'load' 'weights_l1_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 483 [2/2] (0.79ns)   --->   "%weights_l1_13_load = load i3 %weights_l1_13_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 483 'load' 'weights_l1_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 484 [2/2] (0.79ns)   --->   "%weights_l1_14_load = load i3 %weights_l1_14_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 484 'load' 'weights_l1_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 485 [2/2] (0.79ns)   --->   "%weights_l1_15_load = load i3 %weights_l1_15_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 485 'load' 'weights_l1_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 486 [2/2] (0.79ns)   --->   "%weights_l1_16_load = load i3 %weights_l1_16_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 486 'load' 'weights_l1_16_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 487 [2/2] (0.79ns)   --->   "%weights_l1_17_load = load i3 %weights_l1_17_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 487 'load' 'weights_l1_17_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 488 [2/2] (0.79ns)   --->   "%weights_l1_18_load = load i3 %weights_l1_18_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 488 'load' 'weights_l1_18_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 489 [2/2] (0.79ns)   --->   "%weights_l1_19_load = load i3 %weights_l1_19_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 489 'load' 'weights_l1_19_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 490 [2/2] (0.79ns)   --->   "%weights_l1_20_load = load i3 %weights_l1_20_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 490 'load' 'weights_l1_20_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 491 [2/2] (0.79ns)   --->   "%weights_l1_21_load = load i3 %weights_l1_21_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 491 'load' 'weights_l1_21_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 492 [2/2] (0.79ns)   --->   "%weights_l1_22_load = load i3 %weights_l1_22_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 492 'load' 'weights_l1_22_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 493 [2/2] (0.79ns)   --->   "%weights_l1_23_load = load i3 %weights_l1_23_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 493 'load' 'weights_l1_23_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 494 [2/2] (0.79ns)   --->   "%weights_l1_24_load = load i3 %weights_l1_24_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 494 'load' 'weights_l1_24_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 495 [2/2] (0.79ns)   --->   "%weights_l1_25_load = load i3 %weights_l1_25_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 495 'load' 'weights_l1_25_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 496 [2/2] (0.79ns)   --->   "%weights_l1_26_load = load i3 %weights_l1_26_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 496 'load' 'weights_l1_26_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 497 [2/2] (0.79ns)   --->   "%weights_l1_27_load = load i3 %weights_l1_27_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 497 'load' 'weights_l1_27_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 498 [2/2] (0.79ns)   --->   "%weights_l1_28_load = load i3 %weights_l1_28_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 498 'load' 'weights_l1_28_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 499 [2/2] (0.79ns)   --->   "%weights_l1_29_load = load i3 %weights_l1_29_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 499 'load' 'weights_l1_29_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 500 [2/2] (0.79ns)   --->   "%weights_l1_30_load = load i3 %weights_l1_30_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 500 'load' 'weights_l1_30_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 501 [2/2] (0.79ns)   --->   "%weights_l1_31_load = load i3 %weights_l1_31_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 501 'load' 'weights_l1_31_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 502 [2/2] (0.79ns)   --->   "%weights_l1_32_load = load i3 %weights_l1_32_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 502 'load' 'weights_l1_32_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 503 [2/2] (0.79ns)   --->   "%weights_l1_33_load = load i3 %weights_l1_33_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 503 'load' 'weights_l1_33_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 504 [2/2] (0.79ns)   --->   "%weights_l1_34_load = load i3 %weights_l1_34_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 504 'load' 'weights_l1_34_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 505 [2/2] (0.79ns)   --->   "%weights_l1_35_load = load i3 %weights_l1_35_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 505 'load' 'weights_l1_35_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 506 [2/2] (0.79ns)   --->   "%weights_l1_36_load = load i3 %weights_l1_36_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 506 'load' 'weights_l1_36_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 507 [2/2] (0.79ns)   --->   "%weights_l1_37_load = load i3 %weights_l1_37_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 507 'load' 'weights_l1_37_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 508 [2/2] (0.79ns)   --->   "%weights_l1_38_load = load i3 %weights_l1_38_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 508 'load' 'weights_l1_38_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 509 [2/2] (0.79ns)   --->   "%weights_l1_39_load = load i3 %weights_l1_39_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 509 'load' 'weights_l1_39_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 510 [2/2] (0.79ns)   --->   "%weights_l1_40_load = load i3 %weights_l1_40_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 510 'load' 'weights_l1_40_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 511 [2/2] (0.79ns)   --->   "%weights_l1_41_load = load i3 %weights_l1_41_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 511 'load' 'weights_l1_41_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 512 [2/2] (0.79ns)   --->   "%weights_l1_42_load = load i3 %weights_l1_42_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 512 'load' 'weights_l1_42_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 513 [2/2] (0.79ns)   --->   "%weights_l1_43_load = load i3 %weights_l1_43_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 513 'load' 'weights_l1_43_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 514 [2/2] (0.79ns)   --->   "%weights_l1_44_load = load i3 %weights_l1_44_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 514 'load' 'weights_l1_44_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 515 [2/2] (0.79ns)   --->   "%weights_l1_45_load = load i3 %weights_l1_45_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 515 'load' 'weights_l1_45_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 516 [2/2] (0.79ns)   --->   "%weights_l1_46_load = load i3 %weights_l1_46_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 516 'load' 'weights_l1_46_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 517 [2/2] (0.79ns)   --->   "%weights_l1_47_load = load i3 %weights_l1_47_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 517 'load' 'weights_l1_47_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 518 [2/2] (0.79ns)   --->   "%weights_l1_48_load = load i3 %weights_l1_48_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 518 'load' 'weights_l1_48_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 519 [2/2] (0.79ns)   --->   "%weights_l1_49_load = load i3 %weights_l1_49_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 519 'load' 'weights_l1_49_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 520 [2/2] (0.79ns)   --->   "%weights_l1_50_load = load i3 %weights_l1_50_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 520 'load' 'weights_l1_50_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 521 [2/2] (0.79ns)   --->   "%weights_l1_51_load = load i3 %weights_l1_51_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 521 'load' 'weights_l1_51_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 522 [2/2] (0.79ns)   --->   "%weights_l1_52_load = load i3 %weights_l1_52_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 522 'load' 'weights_l1_52_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 523 [2/2] (0.79ns)   --->   "%weights_l1_53_load = load i3 %weights_l1_53_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 523 'load' 'weights_l1_53_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 524 [2/2] (0.79ns)   --->   "%weights_l1_54_load = load i3 %weights_l1_54_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 524 'load' 'weights_l1_54_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 525 [2/2] (0.79ns)   --->   "%weights_l1_55_load = load i3 %weights_l1_55_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 525 'load' 'weights_l1_55_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 526 [2/2] (0.79ns)   --->   "%weights_l1_56_load = load i3 %weights_l1_56_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 526 'load' 'weights_l1_56_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 527 [2/2] (0.79ns)   --->   "%weights_l1_57_load = load i3 %weights_l1_57_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 527 'load' 'weights_l1_57_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 528 [2/2] (0.79ns)   --->   "%weights_l1_58_load = load i3 %weights_l1_58_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 528 'load' 'weights_l1_58_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 529 [2/2] (0.79ns)   --->   "%weights_l1_59_load = load i3 %weights_l1_59_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 529 'load' 'weights_l1_59_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 530 [2/2] (0.79ns)   --->   "%weights_l1_60_load = load i3 %weights_l1_60_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 530 'load' 'weights_l1_60_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 531 [2/2] (0.79ns)   --->   "%weights_l1_61_load = load i3 %weights_l1_61_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 531 'load' 'weights_l1_61_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 532 [2/2] (0.79ns)   --->   "%weights_l1_62_load = load i3 %weights_l1_62_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 532 'load' 'weights_l1_62_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 533 [2/2] (0.79ns)   --->   "%weights_l1_63_load = load i3 %weights_l1_63_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 533 'load' 'weights_l1_63_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 534 [2/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:154]   --->   Operation 534 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%biases_l1_addr = getelementptr i25 %biases_l1, i64 0, i64 %zext_ln235" [../layer.h:248->../accelerator.h:154]   --->   Operation 535 'getelementptr' 'biases_l1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [2/2] (0.79ns)   --->   "%biases_l1_load = load i3 %biases_l1_addr" [../layer.h:248->../accelerator.h:154]   --->   Operation 536 'load' 'biases_l1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.62>
ST_4 : Operation 537 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 537 'mul' 'mul_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 538 [1/2] (0.79ns)   --->   "%weights_l1_0_load = load i3 %weights_l1_0_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 538 'load' 'weights_l1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln241_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_0_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 539 'bitconcatenate' 'shl_ln241_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%sext_ln241_16 = sext i34 %mul_ln241" [../layer.h:241->../accelerator.h:154]   --->   Operation 540 'sext' 'sext_ln241_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln241_1, i42 %sext_ln241_16" [../layer.h:241->../accelerator.h:154]   --->   Operation 541 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 542 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 542 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 543 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_8)   --->   "%sext_ln241_18 = sext i34 %mul_ln241_8" [../layer.h:241->../accelerator.h:154]   --->   Operation 543 'sext' 'sext_ln241_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 544 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 545 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_9)   --->   "%sext_ln241_20 = sext i34 %mul_ln241_9" [../layer.h:241->../accelerator.h:154]   --->   Operation 545 'sext' 'sext_ln241_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 546 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 547 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_10)   --->   "%sext_ln241_22 = sext i34 %mul_ln241_10" [../layer.h:241->../accelerator.h:154]   --->   Operation 547 'sext' 'sext_ln241_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_11)   --->   "%mul_ln241_11 = mul i34 %sext_ln241_23, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 548 'mul' 'mul_ln241_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 549 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_11)   --->   "%sext_ln241_24 = sext i34 %mul_ln241_11" [../layer.h:241->../accelerator.h:154]   --->   Operation 549 'sext' 'sext_ln241_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_12)   --->   "%mul_ln241_12 = mul i34 %sext_ln241_25, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 550 'mul' 'mul_ln241_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 551 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_12)   --->   "%sext_ln241_26 = sext i34 %mul_ln241_12" [../layer.h:241->../accelerator.h:154]   --->   Operation 551 'sext' 'sext_ln241_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_13)   --->   "%mul_ln241_13 = mul i34 %sext_ln241_27, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 552 'mul' 'mul_ln241_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 553 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_13)   --->   "%sext_ln241_28 = sext i34 %mul_ln241_13" [../layer.h:241->../accelerator.h:154]   --->   Operation 553 'sext' 'sext_ln241_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_14)   --->   "%mul_ln241_14 = mul i34 %sext_ln241_29, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 554 'mul' 'mul_ln241_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 555 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_14)   --->   "%sext_ln241_30 = sext i34 %mul_ln241_14" [../layer.h:241->../accelerator.h:154]   --->   Operation 555 'sext' 'sext_ln241_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_15)   --->   "%mul_ln241_15 = mul i34 %sext_ln241_31, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 556 'mul' 'mul_ln241_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 557 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_15)   --->   "%sext_ln241_32 = sext i34 %mul_ln241_15" [../layer.h:241->../accelerator.h:154]   --->   Operation 557 'sext' 'sext_ln241_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_16)   --->   "%mul_ln241_16 = mul i34 %sext_ln241_33, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 558 'mul' 'mul_ln241_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 559 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_16)   --->   "%sext_ln241_34 = sext i34 %mul_ln241_16" [../layer.h:241->../accelerator.h:154]   --->   Operation 559 'sext' 'sext_ln241_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_17)   --->   "%mul_ln241_17 = mul i34 %sext_ln241_35, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 560 'mul' 'mul_ln241_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 561 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_17)   --->   "%sext_ln241_36 = sext i34 %mul_ln241_17" [../layer.h:241->../accelerator.h:154]   --->   Operation 561 'sext' 'sext_ln241_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_18)   --->   "%mul_ln241_18 = mul i34 %sext_ln241_37, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 562 'mul' 'mul_ln241_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_18)   --->   "%sext_ln241_38 = sext i34 %mul_ln241_18" [../layer.h:241->../accelerator.h:154]   --->   Operation 563 'sext' 'sext_ln241_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_19)   --->   "%mul_ln241_19 = mul i34 %sext_ln241_39, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 564 'mul' 'mul_ln241_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 565 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_19)   --->   "%sext_ln241_40 = sext i34 %mul_ln241_19" [../layer.h:241->../accelerator.h:154]   --->   Operation 565 'sext' 'sext_ln241_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_20)   --->   "%mul_ln241_20 = mul i34 %sext_ln241_41, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 566 'mul' 'mul_ln241_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 567 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_20)   --->   "%sext_ln241_42 = sext i34 %mul_ln241_20" [../layer.h:241->../accelerator.h:154]   --->   Operation 567 'sext' 'sext_ln241_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_21)   --->   "%mul_ln241_21 = mul i34 %sext_ln241_43, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 568 'mul' 'mul_ln241_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 569 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_21)   --->   "%sext_ln241_44 = sext i34 %mul_ln241_21" [../layer.h:241->../accelerator.h:154]   --->   Operation 569 'sext' 'sext_ln241_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_22)   --->   "%mul_ln241_22 = mul i34 %sext_ln241_45, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 570 'mul' 'mul_ln241_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 571 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_22)   --->   "%sext_ln241_46 = sext i34 %mul_ln241_22" [../layer.h:241->../accelerator.h:154]   --->   Operation 571 'sext' 'sext_ln241_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_23)   --->   "%mul_ln241_23 = mul i34 %sext_ln241_47, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 572 'mul' 'mul_ln241_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 573 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_23)   --->   "%sext_ln241_48 = sext i34 %mul_ln241_23" [../layer.h:241->../accelerator.h:154]   --->   Operation 573 'sext' 'sext_ln241_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_24)   --->   "%mul_ln241_24 = mul i34 %sext_ln241_49, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 574 'mul' 'mul_ln241_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 575 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_24)   --->   "%sext_ln241_50 = sext i34 %mul_ln241_24" [../layer.h:241->../accelerator.h:154]   --->   Operation 575 'sext' 'sext_ln241_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_25)   --->   "%mul_ln241_25 = mul i34 %sext_ln241_51, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 576 'mul' 'mul_ln241_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 577 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_25)   --->   "%sext_ln241_52 = sext i34 %mul_ln241_25" [../layer.h:241->../accelerator.h:154]   --->   Operation 577 'sext' 'sext_ln241_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_26)   --->   "%mul_ln241_26 = mul i34 %sext_ln241_53, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 578 'mul' 'mul_ln241_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 579 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_26)   --->   "%sext_ln241_54 = sext i34 %mul_ln241_26" [../layer.h:241->../accelerator.h:154]   --->   Operation 579 'sext' 'sext_ln241_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_27)   --->   "%mul_ln241_27 = mul i34 %sext_ln241_55, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 580 'mul' 'mul_ln241_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 581 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_27)   --->   "%sext_ln241_56 = sext i34 %mul_ln241_27" [../layer.h:241->../accelerator.h:154]   --->   Operation 581 'sext' 'sext_ln241_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 582 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_28)   --->   "%mul_ln241_28 = mul i34 %sext_ln241_57, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 582 'mul' 'mul_ln241_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 583 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_28)   --->   "%sext_ln241_58 = sext i34 %mul_ln241_28" [../layer.h:241->../accelerator.h:154]   --->   Operation 583 'sext' 'sext_ln241_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_29)   --->   "%mul_ln241_29 = mul i34 %sext_ln241_59, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 584 'mul' 'mul_ln241_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 585 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_29)   --->   "%sext_ln241_60 = sext i34 %mul_ln241_29" [../layer.h:241->../accelerator.h:154]   --->   Operation 585 'sext' 'sext_ln241_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_30)   --->   "%mul_ln241_30 = mul i34 %sext_ln241_61, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 586 'mul' 'mul_ln241_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_30)   --->   "%sext_ln241_62 = sext i34 %mul_ln241_30" [../layer.h:241->../accelerator.h:154]   --->   Operation 587 'sext' 'sext_ln241_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 588 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_31)   --->   "%mul_ln241_31 = mul i34 %sext_ln241_63, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 588 'mul' 'mul_ln241_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_31)   --->   "%sext_ln241_64 = sext i34 %mul_ln241_31" [../layer.h:241->../accelerator.h:154]   --->   Operation 589 'sext' 'sext_ln241_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_32)   --->   "%mul_ln241_32 = mul i34 %sext_ln241_65, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 590 'mul' 'mul_ln241_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 591 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_32)   --->   "%sext_ln241_66 = sext i34 %mul_ln241_32" [../layer.h:241->../accelerator.h:154]   --->   Operation 591 'sext' 'sext_ln241_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_33)   --->   "%mul_ln241_33 = mul i34 %sext_ln241_67, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 592 'mul' 'mul_ln241_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 593 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_33)   --->   "%sext_ln241_68 = sext i34 %mul_ln241_33" [../layer.h:241->../accelerator.h:154]   --->   Operation 593 'sext' 'sext_ln241_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 594 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_34)   --->   "%mul_ln241_34 = mul i34 %sext_ln241_69, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 594 'mul' 'mul_ln241_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 595 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_34)   --->   "%sext_ln241_70 = sext i34 %mul_ln241_34" [../layer.h:241->../accelerator.h:154]   --->   Operation 595 'sext' 'sext_ln241_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_35)   --->   "%mul_ln241_35 = mul i34 %sext_ln241_71, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 596 'mul' 'mul_ln241_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_35)   --->   "%sext_ln241_72 = sext i34 %mul_ln241_35" [../layer.h:241->../accelerator.h:154]   --->   Operation 597 'sext' 'sext_ln241_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_36)   --->   "%mul_ln241_36 = mul i34 %sext_ln241_73, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 598 'mul' 'mul_ln241_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 599 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_36)   --->   "%sext_ln241_74 = sext i34 %mul_ln241_36" [../layer.h:241->../accelerator.h:154]   --->   Operation 599 'sext' 'sext_ln241_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 600 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_37)   --->   "%mul_ln241_37 = mul i34 %sext_ln241_75, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 600 'mul' 'mul_ln241_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 601 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_37)   --->   "%sext_ln241_76 = sext i34 %mul_ln241_37" [../layer.h:241->../accelerator.h:154]   --->   Operation 601 'sext' 'sext_ln241_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_38)   --->   "%mul_ln241_38 = mul i34 %sext_ln241_77, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 602 'mul' 'mul_ln241_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 603 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_38)   --->   "%sext_ln241_78 = sext i34 %mul_ln241_38" [../layer.h:241->../accelerator.h:154]   --->   Operation 603 'sext' 'sext_ln241_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 604 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_39)   --->   "%mul_ln241_39 = mul i34 %sext_ln241_79, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 604 'mul' 'mul_ln241_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 605 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_39)   --->   "%sext_ln241_80 = sext i34 %mul_ln241_39" [../layer.h:241->../accelerator.h:154]   --->   Operation 605 'sext' 'sext_ln241_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_40)   --->   "%mul_ln241_40 = mul i34 %sext_ln241_81, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 606 'mul' 'mul_ln241_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 607 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_40)   --->   "%sext_ln241_82 = sext i34 %mul_ln241_40" [../layer.h:241->../accelerator.h:154]   --->   Operation 607 'sext' 'sext_ln241_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_41)   --->   "%mul_ln241_41 = mul i34 %sext_ln241_83, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 608 'mul' 'mul_ln241_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 609 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_41)   --->   "%sext_ln241_84 = sext i34 %mul_ln241_41" [../layer.h:241->../accelerator.h:154]   --->   Operation 609 'sext' 'sext_ln241_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_42)   --->   "%mul_ln241_42 = mul i34 %sext_ln241_85, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 610 'mul' 'mul_ln241_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 611 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_42)   --->   "%sext_ln241_86 = sext i34 %mul_ln241_42" [../layer.h:241->../accelerator.h:154]   --->   Operation 611 'sext' 'sext_ln241_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 612 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_43)   --->   "%mul_ln241_43 = mul i34 %sext_ln241_87, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 612 'mul' 'mul_ln241_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 613 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_43)   --->   "%sext_ln241_88 = sext i34 %mul_ln241_43" [../layer.h:241->../accelerator.h:154]   --->   Operation 613 'sext' 'sext_ln241_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_44)   --->   "%mul_ln241_44 = mul i34 %sext_ln241_89, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 614 'mul' 'mul_ln241_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 615 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_44)   --->   "%sext_ln241_90 = sext i34 %mul_ln241_44" [../layer.h:241->../accelerator.h:154]   --->   Operation 615 'sext' 'sext_ln241_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_45)   --->   "%mul_ln241_45 = mul i34 %sext_ln241_91, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 616 'mul' 'mul_ln241_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 617 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_45)   --->   "%sext_ln241_92 = sext i34 %mul_ln241_45" [../layer.h:241->../accelerator.h:154]   --->   Operation 617 'sext' 'sext_ln241_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_46)   --->   "%mul_ln241_46 = mul i34 %sext_ln241_93, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 618 'mul' 'mul_ln241_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 619 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_46)   --->   "%sext_ln241_94 = sext i34 %mul_ln241_46" [../layer.h:241->../accelerator.h:154]   --->   Operation 619 'sext' 'sext_ln241_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_47)   --->   "%mul_ln241_47 = mul i34 %sext_ln241_95, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 620 'mul' 'mul_ln241_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 621 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_47)   --->   "%sext_ln241_96 = sext i34 %mul_ln241_47" [../layer.h:241->../accelerator.h:154]   --->   Operation 621 'sext' 'sext_ln241_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_48)   --->   "%mul_ln241_48 = mul i34 %sext_ln241_97, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 622 'mul' 'mul_ln241_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 623 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_48)   --->   "%sext_ln241_98 = sext i34 %mul_ln241_48" [../layer.h:241->../accelerator.h:154]   --->   Operation 623 'sext' 'sext_ln241_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_49)   --->   "%mul_ln241_49 = mul i34 %sext_ln241_99, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 624 'mul' 'mul_ln241_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 625 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_49)   --->   "%sext_ln241_100 = sext i34 %mul_ln241_49" [../layer.h:241->../accelerator.h:154]   --->   Operation 625 'sext' 'sext_ln241_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_50)   --->   "%mul_ln241_50 = mul i34 %sext_ln241_101, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 626 'mul' 'mul_ln241_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_50)   --->   "%sext_ln241_102 = sext i34 %mul_ln241_50" [../layer.h:241->../accelerator.h:154]   --->   Operation 627 'sext' 'sext_ln241_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 628 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_51)   --->   "%mul_ln241_51 = mul i34 %sext_ln241_103, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 628 'mul' 'mul_ln241_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 629 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_51)   --->   "%sext_ln241_104 = sext i34 %mul_ln241_51" [../layer.h:241->../accelerator.h:154]   --->   Operation 629 'sext' 'sext_ln241_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_52)   --->   "%mul_ln241_52 = mul i34 %sext_ln241_105, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 630 'mul' 'mul_ln241_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 631 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_52)   --->   "%sext_ln241_106 = sext i34 %mul_ln241_52" [../layer.h:241->../accelerator.h:154]   --->   Operation 631 'sext' 'sext_ln241_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_53)   --->   "%mul_ln241_53 = mul i34 %sext_ln241_107, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 632 'mul' 'mul_ln241_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 633 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_53)   --->   "%sext_ln241_108 = sext i34 %mul_ln241_53" [../layer.h:241->../accelerator.h:154]   --->   Operation 633 'sext' 'sext_ln241_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_54)   --->   "%mul_ln241_54 = mul i34 %sext_ln241_109, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 634 'mul' 'mul_ln241_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 635 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_54)   --->   "%sext_ln241_110 = sext i34 %mul_ln241_54" [../layer.h:241->../accelerator.h:154]   --->   Operation 635 'sext' 'sext_ln241_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_55)   --->   "%mul_ln241_55 = mul i34 %sext_ln241_111, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 636 'mul' 'mul_ln241_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 637 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_55)   --->   "%sext_ln241_112 = sext i34 %mul_ln241_55" [../layer.h:241->../accelerator.h:154]   --->   Operation 637 'sext' 'sext_ln241_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_56)   --->   "%mul_ln241_56 = mul i34 %sext_ln241_113, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 638 'mul' 'mul_ln241_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 639 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_56)   --->   "%sext_ln241_114 = sext i34 %mul_ln241_56" [../layer.h:241->../accelerator.h:154]   --->   Operation 639 'sext' 'sext_ln241_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_57)   --->   "%mul_ln241_57 = mul i34 %sext_ln241_115, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 640 'mul' 'mul_ln241_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 641 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_57)   --->   "%sext_ln241_116 = sext i34 %mul_ln241_57" [../layer.h:241->../accelerator.h:154]   --->   Operation 641 'sext' 'sext_ln241_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_58)   --->   "%mul_ln241_58 = mul i34 %sext_ln241_117, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 642 'mul' 'mul_ln241_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 643 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_58)   --->   "%sext_ln241_118 = sext i34 %mul_ln241_58" [../layer.h:241->../accelerator.h:154]   --->   Operation 643 'sext' 'sext_ln241_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 644 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_59)   --->   "%mul_ln241_59 = mul i34 %sext_ln241_119, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 644 'mul' 'mul_ln241_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 645 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_59)   --->   "%sext_ln241_120 = sext i34 %mul_ln241_59" [../layer.h:241->../accelerator.h:154]   --->   Operation 645 'sext' 'sext_ln241_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_60)   --->   "%mul_ln241_60 = mul i34 %sext_ln241_121, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 646 'mul' 'mul_ln241_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 647 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_60)   --->   "%sext_ln241_122 = sext i34 %mul_ln241_60" [../layer.h:241->../accelerator.h:154]   --->   Operation 647 'sext' 'sext_ln241_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_61)   --->   "%mul_ln241_61 = mul i34 %sext_ln241_123, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 648 'mul' 'mul_ln241_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_61)   --->   "%sext_ln241_124 = sext i34 %mul_ln241_61" [../layer.h:241->../accelerator.h:154]   --->   Operation 649 'sext' 'sext_ln241_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 650 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_62)   --->   "%mul_ln241_62 = mul i34 %sext_ln241_125, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 650 'mul' 'mul_ln241_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 651 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_62)   --->   "%sext_ln241_126 = sext i34 %mul_ln241_62" [../layer.h:241->../accelerator.h:154]   --->   Operation 651 'sext' 'sext_ln241_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 652 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_63)   --->   "%mul_ln241_63 = mul i34 %sext_ln241_127, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 652 'mul' 'mul_ln241_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 653 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_63)   --->   "%sext_ln241_128 = sext i34 %mul_ln241_63" [../layer.h:241->../accelerator.h:154]   --->   Operation 653 'sext' 'sext_ln241_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 654 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_64)   --->   "%mul_ln241_64 = mul i34 %sext_ln241_129, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 654 'mul' 'mul_ln241_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 655 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_64)   --->   "%sext_ln241_130 = sext i34 %mul_ln241_64" [../layer.h:241->../accelerator.h:154]   --->   Operation 655 'sext' 'sext_ln241_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 656 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_65)   --->   "%mul_ln241_65 = mul i34 %sext_ln241_131, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 656 'mul' 'mul_ln241_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 657 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_65)   --->   "%sext_ln241_132 = sext i34 %mul_ln241_65" [../layer.h:241->../accelerator.h:154]   --->   Operation 657 'sext' 'sext_ln241_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 658 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_66)   --->   "%mul_ln241_66 = mul i34 %sext_ln241_133, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 658 'mul' 'mul_ln241_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 659 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_66)   --->   "%sext_ln241_134 = sext i34 %mul_ln241_66" [../layer.h:241->../accelerator.h:154]   --->   Operation 659 'sext' 'sext_ln241_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 660 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_67)   --->   "%mul_ln241_67 = mul i34 %sext_ln241_135, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 660 'mul' 'mul_ln241_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 661 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_67)   --->   "%sext_ln241_136 = sext i34 %mul_ln241_67" [../layer.h:241->../accelerator.h:154]   --->   Operation 661 'sext' 'sext_ln241_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_68)   --->   "%mul_ln241_68 = mul i34 %sext_ln241_137, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 662 'mul' 'mul_ln241_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 663 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_68)   --->   "%sext_ln241_138 = sext i34 %mul_ln241_68" [../layer.h:241->../accelerator.h:154]   --->   Operation 663 'sext' 'sext_ln241_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 664 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_69)   --->   "%mul_ln241_69 = mul i34 %sext_ln241_139, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 664 'mul' 'mul_ln241_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 665 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_69)   --->   "%sext_ln241_140 = sext i34 %mul_ln241_69" [../layer.h:241->../accelerator.h:154]   --->   Operation 665 'sext' 'sext_ln241_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 666 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_70)   --->   "%mul_ln241_70 = mul i34 %sext_ln241_141, i34 131" [../layer.h:241->../accelerator.h:154]   --->   Operation 666 'mul' 'mul_ln241_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 667 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_70)   --->   "%sext_ln241_142 = sext i34 %mul_ln241_70" [../layer.h:241->../accelerator.h:154]   --->   Operation 667 'sext' 'sext_ln241_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 668 [1/2] (0.79ns)   --->   "%weights_l1_1_load = load i3 %weights_l1_1_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 668 'load' 'weights_l1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln241_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_1_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 669 'bitconcatenate' 'shl_ln241_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 670 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_8 = sub i42 %shl_ln241_2, i42 %sext_ln241_18" [../layer.h:241->../accelerator.h:154]   --->   Operation 670 'sub' 'sub_ln241_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 671 [1/2] (0.79ns)   --->   "%weights_l1_2_load = load i3 %weights_l1_2_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 671 'load' 'weights_l1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln241_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_2_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 672 'bitconcatenate' 'shl_ln241_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 673 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_9 = sub i42 %shl_ln241_3, i42 %sext_ln241_20" [../layer.h:241->../accelerator.h:154]   --->   Operation 673 'sub' 'sub_ln241_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 674 [1/2] (0.79ns)   --->   "%weights_l1_3_load = load i3 %weights_l1_3_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 674 'load' 'weights_l1_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%shl_ln241_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_3_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 675 'bitconcatenate' 'shl_ln241_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_10 = sub i42 %shl_ln241_4, i42 %sext_ln241_22" [../layer.h:241->../accelerator.h:154]   --->   Operation 676 'sub' 'sub_ln241_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 677 [1/2] (0.79ns)   --->   "%weights_l1_4_load = load i3 %weights_l1_4_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 677 'load' 'weights_l1_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln241_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_4_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 678 'bitconcatenate' 'shl_ln241_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_11 = sub i42 %shl_ln241_5, i42 %sext_ln241_24" [../layer.h:241->../accelerator.h:154]   --->   Operation 679 'sub' 'sub_ln241_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 680 [1/2] (0.79ns)   --->   "%weights_l1_5_load = load i3 %weights_l1_5_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 680 'load' 'weights_l1_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln241_6 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_5_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 681 'bitconcatenate' 'shl_ln241_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_12 = sub i42 %shl_ln241_6, i42 %sext_ln241_26" [../layer.h:241->../accelerator.h:154]   --->   Operation 682 'sub' 'sub_ln241_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 683 [1/2] (0.79ns)   --->   "%weights_l1_6_load = load i3 %weights_l1_6_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 683 'load' 'weights_l1_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln241_7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_6_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 684 'bitconcatenate' 'shl_ln241_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_13 = sub i42 %shl_ln241_7, i42 %sext_ln241_28" [../layer.h:241->../accelerator.h:154]   --->   Operation 685 'sub' 'sub_ln241_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 686 [1/2] (0.79ns)   --->   "%weights_l1_7_load = load i3 %weights_l1_7_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 686 'load' 'weights_l1_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%shl_ln241_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_7_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 687 'bitconcatenate' 'shl_ln241_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_14 = sub i42 %shl_ln241_s, i42 %sext_ln241_30" [../layer.h:241->../accelerator.h:154]   --->   Operation 688 'sub' 'sub_ln241_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 689 [1/2] (0.79ns)   --->   "%weights_l1_8_load = load i3 %weights_l1_8_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 689 'load' 'weights_l1_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%shl_ln241_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_8_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 690 'bitconcatenate' 'shl_ln241_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_15 = sub i42 %shl_ln241_8, i42 %sext_ln241_32" [../layer.h:241->../accelerator.h:154]   --->   Operation 691 'sub' 'sub_ln241_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 692 [1/2] (0.79ns)   --->   "%weights_l1_9_load = load i3 %weights_l1_9_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 692 'load' 'weights_l1_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%shl_ln241_9 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_9_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 693 'bitconcatenate' 'shl_ln241_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_16 = sub i42 %shl_ln241_9, i42 %sext_ln241_34" [../layer.h:241->../accelerator.h:154]   --->   Operation 694 'sub' 'sub_ln241_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 695 [1/2] (0.79ns)   --->   "%weights_l1_10_load = load i3 %weights_l1_10_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 695 'load' 'weights_l1_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln241_10 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_10_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 696 'bitconcatenate' 'shl_ln241_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_17 = sub i42 %shl_ln241_10, i42 %sext_ln241_36" [../layer.h:241->../accelerator.h:154]   --->   Operation 697 'sub' 'sub_ln241_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 698 [1/2] (0.79ns)   --->   "%weights_l1_11_load = load i3 %weights_l1_11_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 698 'load' 'weights_l1_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%shl_ln241_11 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_11_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 699 'bitconcatenate' 'shl_ln241_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 700 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_18 = sub i42 %shl_ln241_11, i42 %sext_ln241_38" [../layer.h:241->../accelerator.h:154]   --->   Operation 700 'sub' 'sub_ln241_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 701 [1/2] (0.79ns)   --->   "%weights_l1_12_load = load i3 %weights_l1_12_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 701 'load' 'weights_l1_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%shl_ln241_12 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_12_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 702 'bitconcatenate' 'shl_ln241_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_19 = sub i42 %shl_ln241_12, i42 %sext_ln241_40" [../layer.h:241->../accelerator.h:154]   --->   Operation 703 'sub' 'sub_ln241_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 704 [1/2] (0.79ns)   --->   "%weights_l1_13_load = load i3 %weights_l1_13_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 704 'load' 'weights_l1_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%shl_ln241_13 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_13_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 705 'bitconcatenate' 'shl_ln241_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 706 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_20 = sub i42 %shl_ln241_13, i42 %sext_ln241_42" [../layer.h:241->../accelerator.h:154]   --->   Operation 706 'sub' 'sub_ln241_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 707 [1/2] (0.79ns)   --->   "%weights_l1_14_load = load i3 %weights_l1_14_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 707 'load' 'weights_l1_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln241_14 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_14_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 708 'bitconcatenate' 'shl_ln241_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_21 = sub i42 %shl_ln241_14, i42 %sext_ln241_44" [../layer.h:241->../accelerator.h:154]   --->   Operation 709 'sub' 'sub_ln241_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 710 [1/2] (0.79ns)   --->   "%weights_l1_15_load = load i3 %weights_l1_15_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 710 'load' 'weights_l1_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%shl_ln241_15 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_15_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 711 'bitconcatenate' 'shl_ln241_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_22 = sub i42 %shl_ln241_15, i42 %sext_ln241_46" [../layer.h:241->../accelerator.h:154]   --->   Operation 712 'sub' 'sub_ln241_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 713 [1/2] (0.79ns)   --->   "%weights_l1_16_load = load i3 %weights_l1_16_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 713 'load' 'weights_l1_16_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln241_16 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_16_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 714 'bitconcatenate' 'shl_ln241_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 715 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_23 = sub i42 %shl_ln241_16, i42 %sext_ln241_48" [../layer.h:241->../accelerator.h:154]   --->   Operation 715 'sub' 'sub_ln241_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 716 [1/2] (0.79ns)   --->   "%weights_l1_17_load = load i3 %weights_l1_17_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 716 'load' 'weights_l1_17_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%shl_ln241_17 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_17_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 717 'bitconcatenate' 'shl_ln241_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_24 = sub i42 %shl_ln241_17, i42 %sext_ln241_50" [../layer.h:241->../accelerator.h:154]   --->   Operation 718 'sub' 'sub_ln241_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 719 [1/2] (0.79ns)   --->   "%weights_l1_18_load = load i3 %weights_l1_18_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 719 'load' 'weights_l1_18_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%shl_ln241_18 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_18_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 720 'bitconcatenate' 'shl_ln241_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 721 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_25 = sub i42 %shl_ln241_18, i42 %sext_ln241_52" [../layer.h:241->../accelerator.h:154]   --->   Operation 721 'sub' 'sub_ln241_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 722 [1/2] (0.79ns)   --->   "%weights_l1_19_load = load i3 %weights_l1_19_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 722 'load' 'weights_l1_19_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln241_19 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_19_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 723 'bitconcatenate' 'shl_ln241_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 724 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_26 = sub i42 %shl_ln241_19, i42 %sext_ln241_54" [../layer.h:241->../accelerator.h:154]   --->   Operation 724 'sub' 'sub_ln241_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 725 [1/2] (0.79ns)   --->   "%weights_l1_20_load = load i3 %weights_l1_20_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 725 'load' 'weights_l1_20_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%shl_ln241_20 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_20_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 726 'bitconcatenate' 'shl_ln241_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 727 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_27 = sub i42 %shl_ln241_20, i42 %sext_ln241_56" [../layer.h:241->../accelerator.h:154]   --->   Operation 727 'sub' 'sub_ln241_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 728 [1/2] (0.79ns)   --->   "%weights_l1_21_load = load i3 %weights_l1_21_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 728 'load' 'weights_l1_21_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln241_21 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_21_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 729 'bitconcatenate' 'shl_ln241_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_28 = sub i42 %shl_ln241_21, i42 %sext_ln241_58" [../layer.h:241->../accelerator.h:154]   --->   Operation 730 'sub' 'sub_ln241_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [1/2] (0.79ns)   --->   "%weights_l1_22_load = load i3 %weights_l1_22_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 731 'load' 'weights_l1_22_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln241_22 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_22_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 732 'bitconcatenate' 'shl_ln241_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 733 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_29 = sub i42 %shl_ln241_22, i42 %sext_ln241_60" [../layer.h:241->../accelerator.h:154]   --->   Operation 733 'sub' 'sub_ln241_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 734 [1/2] (0.79ns)   --->   "%weights_l1_23_load = load i3 %weights_l1_23_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 734 'load' 'weights_l1_23_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln241_23 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_23_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 735 'bitconcatenate' 'shl_ln241_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 736 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_30 = sub i42 %shl_ln241_23, i42 %sext_ln241_62" [../layer.h:241->../accelerator.h:154]   --->   Operation 736 'sub' 'sub_ln241_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 737 [1/2] (0.79ns)   --->   "%weights_l1_24_load = load i3 %weights_l1_24_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 737 'load' 'weights_l1_24_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln241_24 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_24_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 738 'bitconcatenate' 'shl_ln241_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 739 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_31 = sub i42 %shl_ln241_24, i42 %sext_ln241_64" [../layer.h:241->../accelerator.h:154]   --->   Operation 739 'sub' 'sub_ln241_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 740 [1/2] (0.79ns)   --->   "%weights_l1_25_load = load i3 %weights_l1_25_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 740 'load' 'weights_l1_25_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%shl_ln241_25 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_25_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 741 'bitconcatenate' 'shl_ln241_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 742 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_32 = sub i42 %shl_ln241_25, i42 %sext_ln241_66" [../layer.h:241->../accelerator.h:154]   --->   Operation 742 'sub' 'sub_ln241_32' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 743 [1/2] (0.79ns)   --->   "%weights_l1_26_load = load i3 %weights_l1_26_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 743 'load' 'weights_l1_26_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln241_26 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_26_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 744 'bitconcatenate' 'shl_ln241_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 745 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_33 = sub i42 %shl_ln241_26, i42 %sext_ln241_68" [../layer.h:241->../accelerator.h:154]   --->   Operation 745 'sub' 'sub_ln241_33' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 746 [1/2] (0.79ns)   --->   "%weights_l1_27_load = load i3 %weights_l1_27_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 746 'load' 'weights_l1_27_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln241_27 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_27_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 747 'bitconcatenate' 'shl_ln241_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 748 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_34 = sub i42 %shl_ln241_27, i42 %sext_ln241_70" [../layer.h:241->../accelerator.h:154]   --->   Operation 748 'sub' 'sub_ln241_34' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 749 [1/2] (0.79ns)   --->   "%weights_l1_28_load = load i3 %weights_l1_28_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 749 'load' 'weights_l1_28_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln241_28 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_28_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 750 'bitconcatenate' 'shl_ln241_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 751 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_35 = sub i42 %shl_ln241_28, i42 %sext_ln241_72" [../layer.h:241->../accelerator.h:154]   --->   Operation 751 'sub' 'sub_ln241_35' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 752 [1/2] (0.79ns)   --->   "%weights_l1_29_load = load i3 %weights_l1_29_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 752 'load' 'weights_l1_29_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln241_29 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_29_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 753 'bitconcatenate' 'shl_ln241_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 754 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_36 = sub i42 %shl_ln241_29, i42 %sext_ln241_74" [../layer.h:241->../accelerator.h:154]   --->   Operation 754 'sub' 'sub_ln241_36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 755 [1/2] (0.79ns)   --->   "%weights_l1_30_load = load i3 %weights_l1_30_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 755 'load' 'weights_l1_30_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln241_30 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_30_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 756 'bitconcatenate' 'shl_ln241_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 757 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_37 = sub i42 %shl_ln241_30, i42 %sext_ln241_76" [../layer.h:241->../accelerator.h:154]   --->   Operation 757 'sub' 'sub_ln241_37' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 758 [1/2] (0.79ns)   --->   "%weights_l1_31_load = load i3 %weights_l1_31_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 758 'load' 'weights_l1_31_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln241_31 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_31_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 759 'bitconcatenate' 'shl_ln241_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 760 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_38 = sub i42 %shl_ln241_31, i42 %sext_ln241_78" [../layer.h:241->../accelerator.h:154]   --->   Operation 760 'sub' 'sub_ln241_38' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 761 [1/2] (0.79ns)   --->   "%weights_l1_32_load = load i3 %weights_l1_32_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 761 'load' 'weights_l1_32_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%shl_ln241_32 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_32_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 762 'bitconcatenate' 'shl_ln241_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 763 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_39 = sub i42 %shl_ln241_32, i42 %sext_ln241_80" [../layer.h:241->../accelerator.h:154]   --->   Operation 763 'sub' 'sub_ln241_39' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 764 [1/2] (0.79ns)   --->   "%weights_l1_33_load = load i3 %weights_l1_33_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 764 'load' 'weights_l1_33_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln241_33 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_33_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 765 'bitconcatenate' 'shl_ln241_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 766 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_40 = sub i42 %shl_ln241_33, i42 %sext_ln241_82" [../layer.h:241->../accelerator.h:154]   --->   Operation 766 'sub' 'sub_ln241_40' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 767 [1/2] (0.79ns)   --->   "%weights_l1_34_load = load i3 %weights_l1_34_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 767 'load' 'weights_l1_34_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%shl_ln241_34 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_34_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 768 'bitconcatenate' 'shl_ln241_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 769 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_41 = sub i42 %shl_ln241_34, i42 %sext_ln241_84" [../layer.h:241->../accelerator.h:154]   --->   Operation 769 'sub' 'sub_ln241_41' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 770 [1/2] (0.79ns)   --->   "%weights_l1_35_load = load i3 %weights_l1_35_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 770 'load' 'weights_l1_35_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln241_35 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_35_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 771 'bitconcatenate' 'shl_ln241_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 772 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_42 = sub i42 %shl_ln241_35, i42 %sext_ln241_86" [../layer.h:241->../accelerator.h:154]   --->   Operation 772 'sub' 'sub_ln241_42' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 773 [1/2] (0.79ns)   --->   "%weights_l1_36_load = load i3 %weights_l1_36_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 773 'load' 'weights_l1_36_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%shl_ln241_36 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_36_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 774 'bitconcatenate' 'shl_ln241_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 775 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_43 = sub i42 %shl_ln241_36, i42 %sext_ln241_88" [../layer.h:241->../accelerator.h:154]   --->   Operation 775 'sub' 'sub_ln241_43' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 776 [1/2] (0.79ns)   --->   "%weights_l1_37_load = load i3 %weights_l1_37_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 776 'load' 'weights_l1_37_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln241_37 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_37_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 777 'bitconcatenate' 'shl_ln241_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 778 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_44 = sub i42 %shl_ln241_37, i42 %sext_ln241_90" [../layer.h:241->../accelerator.h:154]   --->   Operation 778 'sub' 'sub_ln241_44' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 779 [1/2] (0.79ns)   --->   "%weights_l1_38_load = load i3 %weights_l1_38_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 779 'load' 'weights_l1_38_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln241_38 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_38_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 780 'bitconcatenate' 'shl_ln241_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 781 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_45 = sub i42 %shl_ln241_38, i42 %sext_ln241_92" [../layer.h:241->../accelerator.h:154]   --->   Operation 781 'sub' 'sub_ln241_45' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 782 [1/2] (0.79ns)   --->   "%weights_l1_39_load = load i3 %weights_l1_39_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 782 'load' 'weights_l1_39_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln241_39 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_39_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 783 'bitconcatenate' 'shl_ln241_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 784 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_46 = sub i42 %shl_ln241_39, i42 %sext_ln241_94" [../layer.h:241->../accelerator.h:154]   --->   Operation 784 'sub' 'sub_ln241_46' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 785 [1/2] (0.79ns)   --->   "%weights_l1_40_load = load i3 %weights_l1_40_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 785 'load' 'weights_l1_40_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%shl_ln241_40 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_40_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 786 'bitconcatenate' 'shl_ln241_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 787 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_47 = sub i42 %shl_ln241_40, i42 %sext_ln241_96" [../layer.h:241->../accelerator.h:154]   --->   Operation 787 'sub' 'sub_ln241_47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 788 [1/2] (0.79ns)   --->   "%weights_l1_41_load = load i3 %weights_l1_41_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 788 'load' 'weights_l1_41_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%shl_ln241_41 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_41_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 789 'bitconcatenate' 'shl_ln241_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 790 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_48 = sub i42 %shl_ln241_41, i42 %sext_ln241_98" [../layer.h:241->../accelerator.h:154]   --->   Operation 790 'sub' 'sub_ln241_48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 791 [1/2] (0.79ns)   --->   "%weights_l1_42_load = load i3 %weights_l1_42_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 791 'load' 'weights_l1_42_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%shl_ln241_42 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_42_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 792 'bitconcatenate' 'shl_ln241_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 793 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_49 = sub i42 %shl_ln241_42, i42 %sext_ln241_100" [../layer.h:241->../accelerator.h:154]   --->   Operation 793 'sub' 'sub_ln241_49' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 794 [1/2] (0.79ns)   --->   "%weights_l1_43_load = load i3 %weights_l1_43_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 794 'load' 'weights_l1_43_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%shl_ln241_43 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_43_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 795 'bitconcatenate' 'shl_ln241_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 796 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_50 = sub i42 %shl_ln241_43, i42 %sext_ln241_102" [../layer.h:241->../accelerator.h:154]   --->   Operation 796 'sub' 'sub_ln241_50' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 797 [1/2] (0.79ns)   --->   "%weights_l1_44_load = load i3 %weights_l1_44_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 797 'load' 'weights_l1_44_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%shl_ln241_44 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_44_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 798 'bitconcatenate' 'shl_ln241_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 799 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_51 = sub i42 %shl_ln241_44, i42 %sext_ln241_104" [../layer.h:241->../accelerator.h:154]   --->   Operation 799 'sub' 'sub_ln241_51' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 800 [1/2] (0.79ns)   --->   "%weights_l1_45_load = load i3 %weights_l1_45_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 800 'load' 'weights_l1_45_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%shl_ln241_45 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_45_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 801 'bitconcatenate' 'shl_ln241_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 802 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_52 = sub i42 %shl_ln241_45, i42 %sext_ln241_106" [../layer.h:241->../accelerator.h:154]   --->   Operation 802 'sub' 'sub_ln241_52' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 803 [1/2] (0.79ns)   --->   "%weights_l1_46_load = load i3 %weights_l1_46_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 803 'load' 'weights_l1_46_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%shl_ln241_46 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_46_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 804 'bitconcatenate' 'shl_ln241_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 805 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_53 = sub i42 %shl_ln241_46, i42 %sext_ln241_108" [../layer.h:241->../accelerator.h:154]   --->   Operation 805 'sub' 'sub_ln241_53' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 806 [1/2] (0.79ns)   --->   "%weights_l1_47_load = load i3 %weights_l1_47_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 806 'load' 'weights_l1_47_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln241_47 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_47_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 807 'bitconcatenate' 'shl_ln241_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_54 = sub i42 %shl_ln241_47, i42 %sext_ln241_110" [../layer.h:241->../accelerator.h:154]   --->   Operation 808 'sub' 'sub_ln241_54' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 809 [1/2] (0.79ns)   --->   "%weights_l1_48_load = load i3 %weights_l1_48_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 809 'load' 'weights_l1_48_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln241_48 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_48_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 810 'bitconcatenate' 'shl_ln241_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 811 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_55 = sub i42 %shl_ln241_48, i42 %sext_ln241_112" [../layer.h:241->../accelerator.h:154]   --->   Operation 811 'sub' 'sub_ln241_55' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 812 [1/2] (0.79ns)   --->   "%weights_l1_49_load = load i3 %weights_l1_49_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 812 'load' 'weights_l1_49_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 813 [1/1] (0.00ns)   --->   "%shl_ln241_49 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_49_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 813 'bitconcatenate' 'shl_ln241_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 814 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_56 = sub i42 %shl_ln241_49, i42 %sext_ln241_114" [../layer.h:241->../accelerator.h:154]   --->   Operation 814 'sub' 'sub_ln241_56' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 815 [1/2] (0.79ns)   --->   "%weights_l1_50_load = load i3 %weights_l1_50_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 815 'load' 'weights_l1_50_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln241_50 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_50_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 816 'bitconcatenate' 'shl_ln241_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_57 = sub i42 %shl_ln241_50, i42 %sext_ln241_116" [../layer.h:241->../accelerator.h:154]   --->   Operation 817 'sub' 'sub_ln241_57' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 818 [1/2] (0.79ns)   --->   "%weights_l1_51_load = load i3 %weights_l1_51_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 818 'load' 'weights_l1_51_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln241_51 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_51_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 819 'bitconcatenate' 'shl_ln241_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 820 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_58 = sub i42 %shl_ln241_51, i42 %sext_ln241_118" [../layer.h:241->../accelerator.h:154]   --->   Operation 820 'sub' 'sub_ln241_58' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 821 [1/2] (0.79ns)   --->   "%weights_l1_52_load = load i3 %weights_l1_52_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 821 'load' 'weights_l1_52_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln241_52 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_52_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 822 'bitconcatenate' 'shl_ln241_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 823 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_59 = sub i42 %shl_ln241_52, i42 %sext_ln241_120" [../layer.h:241->../accelerator.h:154]   --->   Operation 823 'sub' 'sub_ln241_59' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 824 [1/2] (0.79ns)   --->   "%weights_l1_53_load = load i3 %weights_l1_53_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 824 'load' 'weights_l1_53_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln241_53 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_53_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 825 'bitconcatenate' 'shl_ln241_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_60 = sub i42 %shl_ln241_53, i42 %sext_ln241_122" [../layer.h:241->../accelerator.h:154]   --->   Operation 826 'sub' 'sub_ln241_60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 827 [1/2] (0.79ns)   --->   "%weights_l1_54_load = load i3 %weights_l1_54_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 827 'load' 'weights_l1_54_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%shl_ln241_54 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_54_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 828 'bitconcatenate' 'shl_ln241_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 829 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_61 = sub i42 %shl_ln241_54, i42 %sext_ln241_124" [../layer.h:241->../accelerator.h:154]   --->   Operation 829 'sub' 'sub_ln241_61' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 830 [1/2] (0.79ns)   --->   "%weights_l1_55_load = load i3 %weights_l1_55_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 830 'load' 'weights_l1_55_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln241_55 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_55_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 831 'bitconcatenate' 'shl_ln241_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 832 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_62 = sub i42 %shl_ln241_55, i42 %sext_ln241_126" [../layer.h:241->../accelerator.h:154]   --->   Operation 832 'sub' 'sub_ln241_62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 833 [1/2] (0.79ns)   --->   "%weights_l1_56_load = load i3 %weights_l1_56_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 833 'load' 'weights_l1_56_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln241_56 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_56_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 834 'bitconcatenate' 'shl_ln241_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 835 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_63 = sub i42 %shl_ln241_56, i42 %sext_ln241_128" [../layer.h:241->../accelerator.h:154]   --->   Operation 835 'sub' 'sub_ln241_63' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 836 [1/2] (0.79ns)   --->   "%weights_l1_57_load = load i3 %weights_l1_57_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 836 'load' 'weights_l1_57_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln241_57 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_57_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 837 'bitconcatenate' 'shl_ln241_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_64 = sub i42 %shl_ln241_57, i42 %sext_ln241_130" [../layer.h:241->../accelerator.h:154]   --->   Operation 838 'sub' 'sub_ln241_64' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 839 [1/2] (0.79ns)   --->   "%weights_l1_58_load = load i3 %weights_l1_58_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 839 'load' 'weights_l1_58_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln241_58 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_58_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 840 'bitconcatenate' 'shl_ln241_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 841 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_65 = sub i42 %shl_ln241_58, i42 %sext_ln241_132" [../layer.h:241->../accelerator.h:154]   --->   Operation 841 'sub' 'sub_ln241_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 842 [1/2] (0.79ns)   --->   "%weights_l1_59_load = load i3 %weights_l1_59_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 842 'load' 'weights_l1_59_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln241_59 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_59_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 843 'bitconcatenate' 'shl_ln241_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_66 = sub i42 %shl_ln241_59, i42 %sext_ln241_134" [../layer.h:241->../accelerator.h:154]   --->   Operation 844 'sub' 'sub_ln241_66' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 845 [1/2] (0.79ns)   --->   "%weights_l1_60_load = load i3 %weights_l1_60_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 845 'load' 'weights_l1_60_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln241_60 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_60_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 846 'bitconcatenate' 'shl_ln241_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 847 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_67 = sub i42 %shl_ln241_60, i42 %sext_ln241_136" [../layer.h:241->../accelerator.h:154]   --->   Operation 847 'sub' 'sub_ln241_67' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 848 [1/2] (0.79ns)   --->   "%weights_l1_61_load = load i3 %weights_l1_61_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 848 'load' 'weights_l1_61_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln241_61 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_61_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 849 'bitconcatenate' 'shl_ln241_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 850 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_68 = sub i42 %shl_ln241_61, i42 %sext_ln241_138" [../layer.h:241->../accelerator.h:154]   --->   Operation 850 'sub' 'sub_ln241_68' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 851 [1/2] (0.79ns)   --->   "%weights_l1_62_load = load i3 %weights_l1_62_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 851 'load' 'weights_l1_62_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln241_62 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_62_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 852 'bitconcatenate' 'shl_ln241_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 853 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_69 = sub i42 %shl_ln241_62, i42 %sext_ln241_140" [../layer.h:241->../accelerator.h:154]   --->   Operation 853 'sub' 'sub_ln241_69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 854 [1/2] (0.79ns)   --->   "%weights_l1_63_load = load i3 %weights_l1_63_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 854 'load' 'weights_l1_63_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln241_63 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_63_load, i17 0" [../layer.h:241->../accelerator.h:154]   --->   Operation 855 'bitconcatenate' 'shl_ln241_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 856 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_70 = sub i42 %shl_ln241_63, i42 %sext_ln241_142" [../layer.h:241->../accelerator.h:154]   --->   Operation 856 'sub' 'sub_ln241_70' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 857 [1/3] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:154]   --->   Operation 857 'mul' 'mul_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 858 [1/2] (0.79ns)   --->   "%biases_l1_load = load i3 %biases_l1_addr" [../layer.h:248->../accelerator.h:154]   --->   Operation 858 'load' 'biases_l1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%shl_ln248_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %biases_l1_load, i17 0" [../layer.h:248->../accelerator.h:154]   --->   Operation 859 'bitconcatenate' 'shl_ln248_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 860 [1/1] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%sext_ln248_2 = sext i34 %mul_ln248" [../layer.h:248->../accelerator.h:154]   --->   Operation 860 'sext' 'sext_ln248_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 861 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln248_1, i42 %sext_ln248_2" [../layer.h:248->../accelerator.h:154]   --->   Operation 861 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1061 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 1061 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 1.62>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:235->../accelerator.h:154]   --->   Operation 862 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (0.00ns)   --->   "%speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:235->../accelerator.h:154]   --->   Operation 863 'speclooptripcount' 'speclooptripcount_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94" [../layer.h:235->../accelerator.h:154]   --->   Operation 864 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 865 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln241_1, i42 %sext_ln241_16" [../layer.h:241->../accelerator.h:154]   --->   Operation 865 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln241_1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 866 'partselect' 'trunc_ln241_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 867 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_8 = sub i42 %shl_ln241_2, i42 %sext_ln241_18" [../layer.h:241->../accelerator.h:154]   --->   Operation 867 'sub' 'sub_ln241_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln241_2 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_8, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 868 'partselect' 'trunc_ln241_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 869 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_9 = sub i42 %shl_ln241_3, i42 %sext_ln241_20" [../layer.h:241->../accelerator.h:154]   --->   Operation 869 'sub' 'sub_ln241_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln241_3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_9, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 870 'partselect' 'trunc_ln241_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 871 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_10 = sub i42 %shl_ln241_4, i42 %sext_ln241_22" [../layer.h:241->../accelerator.h:154]   --->   Operation 871 'sub' 'sub_ln241_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln241_4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_10, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 872 'partselect' 'trunc_ln241_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 873 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_11 = sub i42 %shl_ln241_5, i42 %sext_ln241_24" [../layer.h:241->../accelerator.h:154]   --->   Operation 873 'sub' 'sub_ln241_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln241_5 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_11, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 874 'partselect' 'trunc_ln241_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 875 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_12 = sub i42 %shl_ln241_6, i42 %sext_ln241_26" [../layer.h:241->../accelerator.h:154]   --->   Operation 875 'sub' 'sub_ln241_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln241_6 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_12, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 876 'partselect' 'trunc_ln241_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 877 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_13 = sub i42 %shl_ln241_7, i42 %sext_ln241_28" [../layer.h:241->../accelerator.h:154]   --->   Operation 877 'sub' 'sub_ln241_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln241_7 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_13, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 878 'partselect' 'trunc_ln241_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 879 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_14 = sub i42 %shl_ln241_s, i42 %sext_ln241_30" [../layer.h:241->../accelerator.h:154]   --->   Operation 879 'sub' 'sub_ln241_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln241_s = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_14, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 880 'partselect' 'trunc_ln241_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 881 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_15 = sub i42 %shl_ln241_8, i42 %sext_ln241_32" [../layer.h:241->../accelerator.h:154]   --->   Operation 881 'sub' 'sub_ln241_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln241_8 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_15, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 882 'partselect' 'trunc_ln241_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 883 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_16 = sub i42 %shl_ln241_9, i42 %sext_ln241_34" [../layer.h:241->../accelerator.h:154]   --->   Operation 883 'sub' 'sub_ln241_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln241_9 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_16, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 884 'partselect' 'trunc_ln241_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 885 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_17 = sub i42 %shl_ln241_10, i42 %sext_ln241_36" [../layer.h:241->../accelerator.h:154]   --->   Operation 885 'sub' 'sub_ln241_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln241_10 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_17, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 886 'partselect' 'trunc_ln241_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 887 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_18 = sub i42 %shl_ln241_11, i42 %sext_ln241_38" [../layer.h:241->../accelerator.h:154]   --->   Operation 887 'sub' 'sub_ln241_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln241_11 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_18, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 888 'partselect' 'trunc_ln241_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 889 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_19 = sub i42 %shl_ln241_12, i42 %sext_ln241_40" [../layer.h:241->../accelerator.h:154]   --->   Operation 889 'sub' 'sub_ln241_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln241_12 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_19, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 890 'partselect' 'trunc_ln241_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 891 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_20 = sub i42 %shl_ln241_13, i42 %sext_ln241_42" [../layer.h:241->../accelerator.h:154]   --->   Operation 891 'sub' 'sub_ln241_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln241_13 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_20, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 892 'partselect' 'trunc_ln241_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 893 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_21 = sub i42 %shl_ln241_14, i42 %sext_ln241_44" [../layer.h:241->../accelerator.h:154]   --->   Operation 893 'sub' 'sub_ln241_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln241_14 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_21, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 894 'partselect' 'trunc_ln241_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 895 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_22 = sub i42 %shl_ln241_15, i42 %sext_ln241_46" [../layer.h:241->../accelerator.h:154]   --->   Operation 895 'sub' 'sub_ln241_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln241_15 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_22, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 896 'partselect' 'trunc_ln241_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 897 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_23 = sub i42 %shl_ln241_16, i42 %sext_ln241_48" [../layer.h:241->../accelerator.h:154]   --->   Operation 897 'sub' 'sub_ln241_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln241_16 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_23, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 898 'partselect' 'trunc_ln241_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 899 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_24 = sub i42 %shl_ln241_17, i42 %sext_ln241_50" [../layer.h:241->../accelerator.h:154]   --->   Operation 899 'sub' 'sub_ln241_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln241_17 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_24, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 900 'partselect' 'trunc_ln241_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 901 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_25 = sub i42 %shl_ln241_18, i42 %sext_ln241_52" [../layer.h:241->../accelerator.h:154]   --->   Operation 901 'sub' 'sub_ln241_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln241_18 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_25, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 902 'partselect' 'trunc_ln241_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 903 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_26 = sub i42 %shl_ln241_19, i42 %sext_ln241_54" [../layer.h:241->../accelerator.h:154]   --->   Operation 903 'sub' 'sub_ln241_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln241_19 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_26, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 904 'partselect' 'trunc_ln241_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 905 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_27 = sub i42 %shl_ln241_20, i42 %sext_ln241_56" [../layer.h:241->../accelerator.h:154]   --->   Operation 905 'sub' 'sub_ln241_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln241_20 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_27, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 906 'partselect' 'trunc_ln241_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 907 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_28 = sub i42 %shl_ln241_21, i42 %sext_ln241_58" [../layer.h:241->../accelerator.h:154]   --->   Operation 907 'sub' 'sub_ln241_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln241_21 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_28, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 908 'partselect' 'trunc_ln241_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 909 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_29 = sub i42 %shl_ln241_22, i42 %sext_ln241_60" [../layer.h:241->../accelerator.h:154]   --->   Operation 909 'sub' 'sub_ln241_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln241_22 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_29, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 910 'partselect' 'trunc_ln241_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 911 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_30 = sub i42 %shl_ln241_23, i42 %sext_ln241_62" [../layer.h:241->../accelerator.h:154]   --->   Operation 911 'sub' 'sub_ln241_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln241_23 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_30, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 912 'partselect' 'trunc_ln241_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 913 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_31 = sub i42 %shl_ln241_24, i42 %sext_ln241_64" [../layer.h:241->../accelerator.h:154]   --->   Operation 913 'sub' 'sub_ln241_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln241_24 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_31, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 914 'partselect' 'trunc_ln241_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 915 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_32 = sub i42 %shl_ln241_25, i42 %sext_ln241_66" [../layer.h:241->../accelerator.h:154]   --->   Operation 915 'sub' 'sub_ln241_32' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln241_25 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_32, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 916 'partselect' 'trunc_ln241_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 917 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_33 = sub i42 %shl_ln241_26, i42 %sext_ln241_68" [../layer.h:241->../accelerator.h:154]   --->   Operation 917 'sub' 'sub_ln241_33' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln241_26 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_33, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 918 'partselect' 'trunc_ln241_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 919 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_34 = sub i42 %shl_ln241_27, i42 %sext_ln241_70" [../layer.h:241->../accelerator.h:154]   --->   Operation 919 'sub' 'sub_ln241_34' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln241_27 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_34, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 920 'partselect' 'trunc_ln241_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 921 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_35 = sub i42 %shl_ln241_28, i42 %sext_ln241_72" [../layer.h:241->../accelerator.h:154]   --->   Operation 921 'sub' 'sub_ln241_35' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln241_28 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_35, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 922 'partselect' 'trunc_ln241_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 923 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_36 = sub i42 %shl_ln241_29, i42 %sext_ln241_74" [../layer.h:241->../accelerator.h:154]   --->   Operation 923 'sub' 'sub_ln241_36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln241_29 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_36, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 924 'partselect' 'trunc_ln241_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 925 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_37 = sub i42 %shl_ln241_30, i42 %sext_ln241_76" [../layer.h:241->../accelerator.h:154]   --->   Operation 925 'sub' 'sub_ln241_37' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln241_30 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_37, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 926 'partselect' 'trunc_ln241_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 927 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_38 = sub i42 %shl_ln241_31, i42 %sext_ln241_78" [../layer.h:241->../accelerator.h:154]   --->   Operation 927 'sub' 'sub_ln241_38' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln241_31 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_38, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 928 'partselect' 'trunc_ln241_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 929 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_39 = sub i42 %shl_ln241_32, i42 %sext_ln241_80" [../layer.h:241->../accelerator.h:154]   --->   Operation 929 'sub' 'sub_ln241_39' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln241_32 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_39, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 930 'partselect' 'trunc_ln241_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 931 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_40 = sub i42 %shl_ln241_33, i42 %sext_ln241_82" [../layer.h:241->../accelerator.h:154]   --->   Operation 931 'sub' 'sub_ln241_40' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln241_33 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_40, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 932 'partselect' 'trunc_ln241_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 933 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_41 = sub i42 %shl_ln241_34, i42 %sext_ln241_84" [../layer.h:241->../accelerator.h:154]   --->   Operation 933 'sub' 'sub_ln241_41' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln241_34 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_41, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 934 'partselect' 'trunc_ln241_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 935 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_42 = sub i42 %shl_ln241_35, i42 %sext_ln241_86" [../layer.h:241->../accelerator.h:154]   --->   Operation 935 'sub' 'sub_ln241_42' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln241_35 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_42, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 936 'partselect' 'trunc_ln241_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 937 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_43 = sub i42 %shl_ln241_36, i42 %sext_ln241_88" [../layer.h:241->../accelerator.h:154]   --->   Operation 937 'sub' 'sub_ln241_43' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln241_36 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_43, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 938 'partselect' 'trunc_ln241_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 939 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_44 = sub i42 %shl_ln241_37, i42 %sext_ln241_90" [../layer.h:241->../accelerator.h:154]   --->   Operation 939 'sub' 'sub_ln241_44' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln241_37 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_44, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 940 'partselect' 'trunc_ln241_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 941 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_45 = sub i42 %shl_ln241_38, i42 %sext_ln241_92" [../layer.h:241->../accelerator.h:154]   --->   Operation 941 'sub' 'sub_ln241_45' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln241_38 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_45, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 942 'partselect' 'trunc_ln241_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 943 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_46 = sub i42 %shl_ln241_39, i42 %sext_ln241_94" [../layer.h:241->../accelerator.h:154]   --->   Operation 943 'sub' 'sub_ln241_46' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln241_39 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_46, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 944 'partselect' 'trunc_ln241_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 945 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_47 = sub i42 %shl_ln241_40, i42 %sext_ln241_96" [../layer.h:241->../accelerator.h:154]   --->   Operation 945 'sub' 'sub_ln241_47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln241_40 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_47, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 946 'partselect' 'trunc_ln241_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 947 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_48 = sub i42 %shl_ln241_41, i42 %sext_ln241_98" [../layer.h:241->../accelerator.h:154]   --->   Operation 947 'sub' 'sub_ln241_48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln241_41 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_48, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 948 'partselect' 'trunc_ln241_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 949 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_49 = sub i42 %shl_ln241_42, i42 %sext_ln241_100" [../layer.h:241->../accelerator.h:154]   --->   Operation 949 'sub' 'sub_ln241_49' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln241_42 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_49, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 950 'partselect' 'trunc_ln241_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 951 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_50 = sub i42 %shl_ln241_43, i42 %sext_ln241_102" [../layer.h:241->../accelerator.h:154]   --->   Operation 951 'sub' 'sub_ln241_50' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln241_43 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_50, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 952 'partselect' 'trunc_ln241_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 953 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_51 = sub i42 %shl_ln241_44, i42 %sext_ln241_104" [../layer.h:241->../accelerator.h:154]   --->   Operation 953 'sub' 'sub_ln241_51' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln241_44 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_51, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 954 'partselect' 'trunc_ln241_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 955 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_52 = sub i42 %shl_ln241_45, i42 %sext_ln241_106" [../layer.h:241->../accelerator.h:154]   --->   Operation 955 'sub' 'sub_ln241_52' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln241_45 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_52, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 956 'partselect' 'trunc_ln241_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 957 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_53 = sub i42 %shl_ln241_46, i42 %sext_ln241_108" [../layer.h:241->../accelerator.h:154]   --->   Operation 957 'sub' 'sub_ln241_53' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln241_46 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_53, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 958 'partselect' 'trunc_ln241_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 959 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_54 = sub i42 %shl_ln241_47, i42 %sext_ln241_110" [../layer.h:241->../accelerator.h:154]   --->   Operation 959 'sub' 'sub_ln241_54' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln241_47 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_54, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 960 'partselect' 'trunc_ln241_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 961 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_55 = sub i42 %shl_ln241_48, i42 %sext_ln241_112" [../layer.h:241->../accelerator.h:154]   --->   Operation 961 'sub' 'sub_ln241_55' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln241_48 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_55, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 962 'partselect' 'trunc_ln241_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 963 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_56 = sub i42 %shl_ln241_49, i42 %sext_ln241_114" [../layer.h:241->../accelerator.h:154]   --->   Operation 963 'sub' 'sub_ln241_56' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln241_49 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_56, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 964 'partselect' 'trunc_ln241_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 965 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_57 = sub i42 %shl_ln241_50, i42 %sext_ln241_116" [../layer.h:241->../accelerator.h:154]   --->   Operation 965 'sub' 'sub_ln241_57' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln241_50 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_57, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 966 'partselect' 'trunc_ln241_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 967 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_58 = sub i42 %shl_ln241_51, i42 %sext_ln241_118" [../layer.h:241->../accelerator.h:154]   --->   Operation 967 'sub' 'sub_ln241_58' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln241_51 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_58, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 968 'partselect' 'trunc_ln241_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 969 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_59 = sub i42 %shl_ln241_52, i42 %sext_ln241_120" [../layer.h:241->../accelerator.h:154]   --->   Operation 969 'sub' 'sub_ln241_59' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln241_52 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_59, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 970 'partselect' 'trunc_ln241_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 971 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_60 = sub i42 %shl_ln241_53, i42 %sext_ln241_122" [../layer.h:241->../accelerator.h:154]   --->   Operation 971 'sub' 'sub_ln241_60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln241_53 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_60, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 972 'partselect' 'trunc_ln241_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 973 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_61 = sub i42 %shl_ln241_54, i42 %sext_ln241_124" [../layer.h:241->../accelerator.h:154]   --->   Operation 973 'sub' 'sub_ln241_61' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln241_54 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_61, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 974 'partselect' 'trunc_ln241_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 975 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_62 = sub i42 %shl_ln241_55, i42 %sext_ln241_126" [../layer.h:241->../accelerator.h:154]   --->   Operation 975 'sub' 'sub_ln241_62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln241_55 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_62, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 976 'partselect' 'trunc_ln241_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 977 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_63 = sub i42 %shl_ln241_56, i42 %sext_ln241_128" [../layer.h:241->../accelerator.h:154]   --->   Operation 977 'sub' 'sub_ln241_63' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln241_56 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_63, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 978 'partselect' 'trunc_ln241_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 979 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_64 = sub i42 %shl_ln241_57, i42 %sext_ln241_130" [../layer.h:241->../accelerator.h:154]   --->   Operation 979 'sub' 'sub_ln241_64' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln241_57 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_64, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 980 'partselect' 'trunc_ln241_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 981 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_65 = sub i42 %shl_ln241_58, i42 %sext_ln241_132" [../layer.h:241->../accelerator.h:154]   --->   Operation 981 'sub' 'sub_ln241_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln241_58 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_65, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 982 'partselect' 'trunc_ln241_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 983 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_66 = sub i42 %shl_ln241_59, i42 %sext_ln241_134" [../layer.h:241->../accelerator.h:154]   --->   Operation 983 'sub' 'sub_ln241_66' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln241_59 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_66, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 984 'partselect' 'trunc_ln241_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 985 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_67 = sub i42 %shl_ln241_60, i42 %sext_ln241_136" [../layer.h:241->../accelerator.h:154]   --->   Operation 985 'sub' 'sub_ln241_67' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln241_60 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_67, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 986 'partselect' 'trunc_ln241_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 987 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_68 = sub i42 %shl_ln241_61, i42 %sext_ln241_138" [../layer.h:241->../accelerator.h:154]   --->   Operation 987 'sub' 'sub_ln241_68' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln241_61 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_68, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 988 'partselect' 'trunc_ln241_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 989 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_69 = sub i42 %shl_ln241_62, i42 %sext_ln241_140" [../layer.h:241->../accelerator.h:154]   --->   Operation 989 'sub' 'sub_ln241_69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln241_62 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_69, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 990 'partselect' 'trunc_ln241_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 991 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_70 = sub i42 %shl_ln241_63, i42 %sext_ln241_142" [../layer.h:241->../accelerator.h:154]   --->   Operation 991 'sub' 'sub_ln241_70' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln241_63 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_70, i32 17, i32 41" [../layer.h:241->../accelerator.h:154]   --->   Operation 992 'partselect' 'trunc_ln241_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 993 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_1, i3 %weights_l1_0_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 993 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 994 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_2, i3 %weights_l1_1_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 994 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 995 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_3, i3 %weights_l1_2_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 995 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 996 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_4, i3 %weights_l1_3_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 996 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 997 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_5, i3 %weights_l1_4_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 997 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 998 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_6, i3 %weights_l1_5_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 998 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 999 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_7, i3 %weights_l1_6_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 999 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1000 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_s, i3 %weights_l1_7_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1000 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1001 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_8, i3 %weights_l1_8_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1001 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1002 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_9, i3 %weights_l1_9_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1002 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1003 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_10, i3 %weights_l1_10_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1003 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1004 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_11, i3 %weights_l1_11_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1004 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1005 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_12, i3 %weights_l1_12_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1005 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1006 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_13, i3 %weights_l1_13_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1006 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1007 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_14, i3 %weights_l1_14_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1007 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1008 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_15, i3 %weights_l1_15_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1008 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1009 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_16, i3 %weights_l1_16_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1009 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1010 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_17, i3 %weights_l1_17_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1010 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1011 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_18, i3 %weights_l1_18_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1011 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1012 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_19, i3 %weights_l1_19_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1012 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1013 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_20, i3 %weights_l1_20_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1013 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1014 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_21, i3 %weights_l1_21_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1014 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1015 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_22, i3 %weights_l1_22_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1015 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1016 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_23, i3 %weights_l1_23_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1016 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1017 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_24, i3 %weights_l1_24_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1017 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1018 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_25, i3 %weights_l1_25_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1018 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1019 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_26, i3 %weights_l1_26_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1019 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1020 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_27, i3 %weights_l1_27_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1020 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1021 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_28, i3 %weights_l1_28_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1021 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1022 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_29, i3 %weights_l1_29_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1022 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1023 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_30, i3 %weights_l1_30_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1023 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1024 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_31, i3 %weights_l1_31_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1024 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1025 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_32, i3 %weights_l1_32_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1025 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1026 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_33, i3 %weights_l1_33_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1026 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1027 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_34, i3 %weights_l1_34_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1027 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1028 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_35, i3 %weights_l1_35_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1028 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1029 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_36, i3 %weights_l1_36_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1029 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1030 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_37, i3 %weights_l1_37_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1030 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1031 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_38, i3 %weights_l1_38_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1031 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1032 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_39, i3 %weights_l1_39_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1032 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1033 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_40, i3 %weights_l1_40_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1033 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1034 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_41, i3 %weights_l1_41_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1034 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1035 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_42, i3 %weights_l1_42_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1035 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1036 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_43, i3 %weights_l1_43_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1036 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1037 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_44, i3 %weights_l1_44_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1037 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1038 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_45, i3 %weights_l1_45_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1038 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1039 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_46, i3 %weights_l1_46_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1039 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1040 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_47, i3 %weights_l1_47_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1040 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1041 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_48, i3 %weights_l1_48_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1041 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1042 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_49, i3 %weights_l1_49_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1042 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1043 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_50, i3 %weights_l1_50_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1043 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1044 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_51, i3 %weights_l1_51_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1044 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1045 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_52, i3 %weights_l1_52_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1045 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1046 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_53, i3 %weights_l1_53_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1046 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1047 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_54, i3 %weights_l1_54_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1047 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1048 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_55, i3 %weights_l1_55_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1048 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1049 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_56, i3 %weights_l1_56_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1049 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1050 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_57, i3 %weights_l1_57_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1050 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1051 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_58, i3 %weights_l1_58_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1051 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1052 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_59, i3 %weights_l1_59_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1052 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1053 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_60, i3 %weights_l1_60_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1053 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1054 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_61, i3 %weights_l1_61_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1054 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1055 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_62, i3 %weights_l1_62_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1055 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1056 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_63, i3 %weights_l1_63_addr" [../layer.h:241->../accelerator.h:154]   --->   Operation 1056 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1057 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln248_1, i42 %sext_ln248_2" [../layer.h:248->../accelerator.h:154]   --->   Operation 1057 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln248_1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41" [../layer.h:248->../accelerator.h:154]   --->   Operation 1058 'partselect' 'trunc_ln248_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1059 [1/1] (0.79ns)   --->   "%store_ln248 = store i25 %trunc_ln248_1, i3 %biases_l1_addr" [../layer.h:248->../accelerator.h:154]   --->   Operation 1059 'store' 'store_ln248' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_5 : Operation 1060 [1/1] (0.00ns)   --->   "%br_ln235 = br void %VITIS_LOOP_237_2.i60" [../layer.h:235->../accelerator.h:154]   --->   Operation 1060 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln235', ../layer.h:235->../accelerator.h:154) of constant 0 on local variable 'i', ../layer.h:235->../accelerator.h:154 [132]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:235->../accelerator.h:154) on local variable 'i', ../layer.h:235->../accelerator.h:154 [135]  (0.000 ns)
	'add' operation 4 bit ('add_ln235', ../layer.h:235->../accelerator.h:154) [137]  (0.868 ns)
	'store' operation 0 bit ('store_ln235', ../layer.h:235->../accelerator.h:154) of variable 'add_ln235', ../layer.h:235->../accelerator.h:154 on local variable 'i', ../layer.h:235->../accelerator.h:154 [859]  (0.489 ns)

 <State 2>: 1.878ns
The critical path consists of the following:
	'load' operation 25 bit ('update_temp_mat_load', ../layer.h:241->../accelerator.h:154) on array 'update_temp_mat' [145]  (0.790 ns)
	'mul' operation 34 bit of DSP[152] ('mul_ln241', ../layer.h:241->../accelerator.h:154) [147]  (1.088 ns)

 <State 3>: 1.088ns
The critical path consists of the following:
	'mul' operation 34 bit of DSP[152] ('mul_ln241', ../layer.h:241->../accelerator.h:154) [147]  (1.088 ns)

 <State 4>: 1.621ns
The critical path consists of the following:
	'load' operation 25 bit ('weights_l1_0_load', ../layer.h:241->../accelerator.h:154) on array 'weights_l1_0' [149]  (0.790 ns)
	'sub' operation 42 bit of DSP[152] ('sub_ln241', ../layer.h:241->../accelerator.h:154) [152]  (0.831 ns)

 <State 5>: 1.621ns
The critical path consists of the following:
	'sub' operation 42 bit of DSP[152] ('sub_ln241', ../layer.h:241->../accelerator.h:154) [152]  (0.831 ns)
	'store' operation 0 bit ('store_ln241', ../layer.h:241->../accelerator.h:154) of variable 'trunc_ln241_1', ../layer.h:241->../accelerator.h:154 on array 'weights_l1_0' [784]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
