// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DifftestTop(	// src/test/scala/DifftestTop.scala:27:7
  input         clock,	// src/test/scala/DifftestTop.scala:27:7
                reset,	// src/test/scala/DifftestTop.scala:27:7
  output [63:0] difftest_exit,	// src/main/scala/Difftest.scala:496:22
                difftest_step,	// src/main/scala/Difftest.scala:496:22
  input         difftest_perfCtrl_clean,	// src/main/scala/Difftest.scala:496:22
                difftest_perfCtrl_dump,	// src/main/scala/Difftest.scala:496:22
  input  [63:0] difftest_logCtrl_begin,	// src/main/scala/Difftest.scala:496:22
                difftest_logCtrl_end,	// src/main/scala/Difftest.scala:496:22
                difftest_logCtrl_level,	// src/main/scala/Difftest.scala:496:22
  output        difftest_uart_out_valid,	// src/main/scala/Difftest.scala:496:22
  output [7:0]  difftest_uart_out_ch,	// src/main/scala/Difftest.scala:496:22
  output        difftest_uart_in_valid,	// src/main/scala/Difftest.scala:496:22
  input  [7:0]  difftest_uart_in_ch	// src/main/scala/Difftest.scala:496:22
);

  reg  [63:0] timer;	// src/main/scala/Difftest.scala:501:24
  wire        log_enable = timer >= difftest_logCtrl_begin & timer < difftest_logCtrl_end;	// src/main/scala/Difftest.scala:501:24, :649:22, :650:{17,26,35}
  always @(posedge clock) begin	// src/test/scala/DifftestTop.scala:27:7
    if (reset)	// src/test/scala/DifftestTop.scala:27:7
      timer <= 64'h0;	// src/main/scala/Difftest.scala:501:24, src/main/scala/Gateway.scala:136:39
    else	// src/test/scala/DifftestTop.scala:27:7
      timer <= timer + 64'h1;	// src/main/scala/Difftest.scala:499:19, :501:24, :502:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/test/scala/DifftestTop.scala:27:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/test/scala/DifftestTop.scala:27:7
      `FIRRTL_BEFORE_INITIAL	// src/test/scala/DifftestTop.scala:27:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/test/scala/DifftestTop.scala:27:7
      automatic logic [31:0] _RANDOM[0:1];	// src/test/scala/DifftestTop.scala:27:7
      `ifdef INIT_RANDOM_PROLOG_	// src/test/scala/DifftestTop.scala:27:7
        `INIT_RANDOM_PROLOG_	// src/test/scala/DifftestTop.scala:27:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/test/scala/DifftestTop.scala:27:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/test/scala/DifftestTop.scala:27:7
        end	// src/test/scala/DifftestTop.scala:27:7
        timer = {_RANDOM[1'h0], _RANDOM[1'h1]};	// src/main/scala/Difftest.scala:501:24, src/test/scala/DifftestTop.scala:27:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/test/scala/DifftestTop.scala:27:7
      `FIRRTL_AFTER_INITIAL	// src/test/scala/DifftestTop.scala:27:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DummyDPICWrapper difftest_arch_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_1 difftest_instr_commit_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_2 difftest_trap_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_3 difftest_csr_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_4 difftest_hcsr_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_5 difftest_debug_mode_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_6 difftest_trigger_csr_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_7 difftest_vector_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_8 difftest_vector_csr_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_9 difftest_fp_csr_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_10 difftest_int_writeback_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_11 difftest_fp_writeback_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_12 difftest_vec_writeback_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_13 difftest_arch_int_reg_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_14 difftest_arch_fp_reg_state_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_15 difftest_sbuffer_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_16 difftest_store_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_17 difftest_load_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_18 difftest_atomic_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_19 difftest_itlb_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_19 difftest_ldtlb_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_19 difftest_sttlb_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_22 difftest_l2tlb_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_23 difftest_irefill_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_23 difftest_drefill_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_23 difftest_ptwrefill_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_26 difftest_lr_sc_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_27 difftest_runahead_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_28 difftest_runahead_commit_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  DummyDPICWrapper_29 difftest_runahead_redirect_event_module (	// src/main/scala/DPIC.scala:299:24
    .clock (clock)
  );
  assign difftest_exit = 64'h0;	// src/main/scala/Gateway.scala:136:39, src/test/scala/DifftestTop.scala:27:7
  assign difftest_step = 64'h1;	// src/main/scala/Difftest.scala:499:19, src/test/scala/DifftestTop.scala:27:7
  assign difftest_uart_out_valid = 1'h0;	// src/test/scala/DifftestTop.scala:27:7
  assign difftest_uart_out_ch = 8'h0;	// src/main/scala/Gateway.scala:136:39, src/test/scala/DifftestTop.scala:27:7
  assign difftest_uart_in_valid = 1'h0;	// src/test/scala/DifftestTop.scala:27:7
endmodule

