// Seed: 1657770281
module module_0 ();
  assign id_1 = id_1;
  assign module_2.type_1 = 0;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wor id_2,
    input tri1 id_3,
    output wand id_4,
    output tri id_5,
    output wand id_6,
    output uwire id_7,
    output tri1 id_8,
    output tri id_9,
    output supply0 id_10,
    output tri id_11
);
  genvar id_13;
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    output wand id_5,
    input tri id_6,
    output supply0 id_7
);
  id_9 :
  assert property (@(1'b0 or negedge 1) id_4)
  else;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11, id_12;
endmodule
