# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \
"../../../../riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v" \
"../../../../riscv_cpu_pipeline.srcs/sources_1/imports/new/alu_temp.v" \
"../../../../riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_pl.v" \
"../../../../riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_proj.v" \
"../../../../riscv_cpu_pipeline.srcs/sources_1/imports/new/pdu_pl.v" \
"../../../../riscv_cpu_pipeline.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
