# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../LFSR.v" \
"../../../../../p_bit.v" \
"../../../../../tanh_LUT.v" \
"../../../../../pbit_test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
