library verilog;
use verilog.vl_types.all;
entity LS163 is
    port(
        clk             : in     vl_logic;
        ent             : in     vl_logic;
        enp             : in     vl_logic;
        load            : in     vl_logic;
        clear           : in     vl_logic;
        a               : in     vl_logic;
        b               : in     vl_logic;
        c               : in     vl_logic;
        d               : in     vl_logic;
        qa              : out    vl_logic;
        qb              : out    vl_logic;
        qc              : out    vl_logic;
        qd              : out    vl_logic;
        rco             : out    vl_logic
    );
end LS163;
