module top_module(
    input clk,
    input load,
    input ena,
    input [1:0] amount,
    input [63:0] data,
    output reg [63:0] q);

   always@(posedge clk) begin
      if (load) q <= data;
      else begin
	 if(ena) begin
	    if (amount == 2'b00) q <= (q <<< 1);
	    if (amount == 2'b01) q <= (q <<< 8);
         if (amount == 2'b10) q <= {q[63],q[63:1]} ;
         if (amount == 2'b11) q <= {q[63],{7{q[63]}},q[63:8]} ;

	 end
      end
   end
endmodule
