.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_2_cy_psoc4_sar */
.set ADC_2_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_2_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_2_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_2_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_2_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_2_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_2_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_2_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_2_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_2_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_2_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_2_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_2_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_2_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_2_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_2_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_2_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_2_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_2_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_2_intClock */
.set ADC_2_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_2_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_2_intClock__ENABLE_MASK, 0x80000000
.set ADC_2_intClock__MASK, 0x80000000
.set ADC_2_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ADC_2_IRQ */
.set ADC_2_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_2_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_2_IRQ__INTC_MASK, 0x4000
.set ADC_2_IRQ__INTC_NUMBER, 14
.set ADC_2_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_2_IRQ__INTC_PRIOR_NUM, 3
.set ADC_2_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_2_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_2_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_01
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* ADC_in */
.set ADC_in__0__DM__MASK, 0x1C0000
.set ADC_in__0__DM__SHIFT, 18
.set ADC_in__0__DR, CYREG_PRT2_DR
.set ADC_in__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC_in__0__HSIOM_MASK, 0x0F000000
.set ADC_in__0__HSIOM_SHIFT, 24
.set ADC_in__0__INTCFG, CYREG_PRT2_INTCFG
.set ADC_in__0__INTSTAT, CYREG_PRT2_INTSTAT
.set ADC_in__0__MASK, 0x40
.set ADC_in__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC_in__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC_in__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC_in__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC_in__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC_in__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC_in__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC_in__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC_in__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC_in__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC_in__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC_in__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC_in__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC_in__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC_in__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC_in__0__PC, CYREG_PRT2_PC
.set ADC_in__0__PC2, CYREG_PRT2_PC2
.set ADC_in__0__PORT, 2
.set ADC_in__0__PS, CYREG_PRT2_PS
.set ADC_in__0__SHIFT, 6
.set ADC_in__DR, CYREG_PRT2_DR
.set ADC_in__INTCFG, CYREG_PRT2_INTCFG
.set ADC_in__INTSTAT, CYREG_PRT2_INTSTAT
.set ADC_in__MASK, 0x40
.set ADC_in__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC_in__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC_in__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC_in__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC_in__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC_in__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC_in__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC_in__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC_in__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC_in__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC_in__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC_in__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC_in__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC_in__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC_in__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC_in__PC, CYREG_PRT2_PC
.set ADC_in__PC2, CYREG_PRT2_PC2
.set ADC_in__PORT, 2
.set ADC_in__PS, CYREG_PRT2_PS
.set ADC_in__SHIFT, 6

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_B00

/* Opamp_1_cy_psoc4_abuf */
.set Opamp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_1_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA1_COMP_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA1_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES1_CTRL
.set Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* PWM_out */
.set PWM_out__0__DM__MASK, 0x07
.set PWM_out__0__DM__SHIFT, 0
.set PWM_out__0__DR, CYREG_PRT0_DR
.set PWM_out__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWM_out__0__HSIOM_MASK, 0x0000000F
.set PWM_out__0__HSIOM_SHIFT, 0
.set PWM_out__0__INTCFG, CYREG_PRT0_INTCFG
.set PWM_out__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWM_out__0__MASK, 0x01
.set PWM_out__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PWM_out__0__OUT_SEL_SHIFT, 0
.set PWM_out__0__OUT_SEL_VAL, 0
.set PWM_out__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_out__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_out__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_out__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_out__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_out__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_out__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_out__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_out__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_out__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_out__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_out__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_out__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_out__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_out__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_out__0__PC, CYREG_PRT0_PC
.set PWM_out__0__PC2, CYREG_PRT0_PC2
.set PWM_out__0__PORT, 0
.set PWM_out__0__PS, CYREG_PRT0_PS
.set PWM_out__0__SHIFT, 0
.set PWM_out__DR, CYREG_PRT0_DR
.set PWM_out__INTCFG, CYREG_PRT0_INTCFG
.set PWM_out__INTSTAT, CYREG_PRT0_INTSTAT
.set PWM_out__MASK, 0x01
.set PWM_out__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_out__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_out__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_out__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_out__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_out__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_out__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_out__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_out__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_out__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_out__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_out__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_out__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_out__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_out__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_out__PC, CYREG_PRT0_PC
.set PWM_out__PC2, CYREG_PRT0_PC2
.set PWM_out__PORT, 0
.set PWM_out__PS, CYREG_PRT0_PS
.set PWM_out__SHIFT, 0

/* opamp_m */
.set opamp_m__0__DM__MASK, 0x7000
.set opamp_m__0__DM__SHIFT, 12
.set opamp_m__0__DR, CYREG_PRT1_DR
.set opamp_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set opamp_m__0__HSIOM_MASK, 0x000F0000
.set opamp_m__0__HSIOM_SHIFT, 16
.set opamp_m__0__INTCFG, CYREG_PRT1_INTCFG
.set opamp_m__0__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_m__0__MASK, 0x10
.set opamp_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_m__0__PC, CYREG_PRT1_PC
.set opamp_m__0__PC2, CYREG_PRT1_PC2
.set opamp_m__0__PORT, 1
.set opamp_m__0__PS, CYREG_PRT1_PS
.set opamp_m__0__SHIFT, 4
.set opamp_m__DR, CYREG_PRT1_DR
.set opamp_m__INTCFG, CYREG_PRT1_INTCFG
.set opamp_m__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_m__MASK, 0x10
.set opamp_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_m__PC, CYREG_PRT1_PC
.set opamp_m__PC2, CYREG_PRT1_PC2
.set opamp_m__PORT, 1
.set opamp_m__PS, CYREG_PRT1_PS
.set opamp_m__SHIFT, 4

/* opamp_p */
.set opamp_p__0__DM__MASK, 0x38000
.set opamp_p__0__DM__SHIFT, 15
.set opamp_p__0__DR, CYREG_PRT1_DR
.set opamp_p__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set opamp_p__0__HSIOM_MASK, 0x00F00000
.set opamp_p__0__HSIOM_SHIFT, 20
.set opamp_p__0__INTCFG, CYREG_PRT1_INTCFG
.set opamp_p__0__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_p__0__MASK, 0x20
.set opamp_p__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_p__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_p__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_p__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_p__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_p__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_p__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_p__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_p__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_p__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_p__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_p__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_p__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_p__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_p__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_p__0__PC, CYREG_PRT1_PC
.set opamp_p__0__PC2, CYREG_PRT1_PC2
.set opamp_p__0__PORT, 1
.set opamp_p__0__PS, CYREG_PRT1_PS
.set opamp_p__0__SHIFT, 5
.set opamp_p__DR, CYREG_PRT1_DR
.set opamp_p__INTCFG, CYREG_PRT1_INTCFG
.set opamp_p__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_p__MASK, 0x20
.set opamp_p__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_p__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_p__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_p__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_p__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_p__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_p__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_p__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_p__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_p__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_p__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_p__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_p__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_p__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_p__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_p__PC, CYREG_PRT1_PC
.set opamp_p__PC2, CYREG_PRT1_PC2
.set opamp_p__PORT, 1
.set opamp_p__PS, CYREG_PRT1_PS
.set opamp_p__SHIFT, 5

/* opamp_out */
.set opamp_out__0__DM__MASK, 0xE00
.set opamp_out__0__DM__SHIFT, 9
.set opamp_out__0__DR, CYREG_PRT1_DR
.set opamp_out__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set opamp_out__0__HSIOM_MASK, 0x0000F000
.set opamp_out__0__HSIOM_SHIFT, 12
.set opamp_out__0__INTCFG, CYREG_PRT1_INTCFG
.set opamp_out__0__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_out__0__MASK, 0x08
.set opamp_out__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_out__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_out__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_out__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_out__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_out__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_out__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_out__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_out__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_out__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_out__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_out__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_out__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_out__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_out__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_out__0__PC, CYREG_PRT1_PC
.set opamp_out__0__PC2, CYREG_PRT1_PC2
.set opamp_out__0__PORT, 1
.set opamp_out__0__PS, CYREG_PRT1_PS
.set opamp_out__0__SHIFT, 3
.set opamp_out__DR, CYREG_PRT1_DR
.set opamp_out__INTCFG, CYREG_PRT1_INTCFG
.set opamp_out__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_out__MASK, 0x08
.set opamp_out__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_out__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_out__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_out__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_out__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_out__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_out__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_out__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_out__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_out__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_out__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_out__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_out__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_out__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_out__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_out__PC, CYREG_PRT1_PC
.set opamp_out__PC2, CYREG_PRT1_PC2
.set opamp_out__PORT, 1
.set opamp_out__PS, CYREG_PRT1_PS
.set opamp_out__SHIFT, 3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
