# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Jul 14 10:17:31 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-942vc2h, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro/specctra.did
# Current time = Thu Jul 14 10:17:32 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-18.3750 ylo= -8.0550 xhi= 18.4750 yhi= 10.7550
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 110, Vias Processed 31
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 31, Images Processed 39, Padstacks Processed 8
# Nets Processed 25, Net Terminals 137
# PCB Area=  572.850  EIC=6  Area/EIC= 95.475  SMDs=19
# Total Pin Count: 94
# Signal Connections Created 6
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 80 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 18, at vias 9 Total Vias 31
# Percent Connected   66.25
# Manhattan Length 518.0145 Horizontal 338.9057 Vertical 179.1088
# Routed Length 510.6860 Horizontal 354.6272 Vertical 195.1478
# Ratio Actual / Manhattan   0.9859
# Unconnected Length  52.6413 Horizontal  31.6904 Vertical  20.9509
# Total Conflicts: 41 (Cross: 0, Clear: 41, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QThan/AppData/Local/Temp/#Taaaaah20564.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP orthogonal
select layer TOP
protect layer_wires TOP
# Wires on layer TOP were Protected.
direction BOTTOM orthogonal
select layer BOTTOM
protect layer_wires BOTTOM
# Wires on layer BOTTOM were Protected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: This board is already 66.25% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Thu Jul 14 10:17:35 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 80 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 18, at vias 9 Total Vias 31
# Percent Connected   90.00
# Manhattan Length 518.0145 Horizontal 338.9057 Vertical 179.1088
# Routed Length 510.6860 Horizontal 354.6272 Vertical 195.1478
# Ratio Actual / Manhattan   0.9859
# Unconnected Length  52.6413 Horizontal  31.6904 Vertical  20.9509
# Start Route Pass 1 of 50
# Routing 6 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# <<WARNING:>> Non positive shape width (0) near the point -462440/757440.
# <<WARNING:>> Non positive shape width (0) near the point 492630/-380200.
# <<WARNING:>> Non positive shape width (0) near the point 540480/-334520.
# <<WARNING:>> Non positive shape width (0) near the point 565480/-45480.
# <<WARNING:>> Non positive shape width (0) near the point 504520/-14520.
# <<WARNING:>> Non positive shape width (0) near the point -56980/371000.
# <<WARNING:>> Non positive shape width (0) near the point -191760/257500.
# <<WARNING:>> Non positive shape width (0) near the point -120480/334180.
# <<WARNING:>> Non positive shape width (0) near the point -72500/390600.
# <<WARNING:>> Non positive shape width (0) near the point 647690/-25350.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 80 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 9 Total Vias 34
# Percent Connected  100.00
# Manhattan Length 518.0145 Horizontal 338.9057 Vertical 179.1088
# Routed Length 541.2231 Horizontal 375.0910 Vertical 205.2211
# Ratio Actual / Manhattan   1.0448
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Jul 14 10:17:37 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 80 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 9 Total Vias 34
# Percent Connected  100.00
# Manhattan Length 518.0145 Horizontal 338.9057 Vertical 179.1088
# Routed Length 541.2231 Horizontal 375.0910 Vertical 205.2211
# Ratio Actual / Manhattan   1.0448
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 10 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 10 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  2|     0|     0|   0|    0|   34|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  3|     0|     0|   0|    0|   34|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 80 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 9 Total Vias 34
# Percent Connected  100.00
# Manhattan Length 521.0725 Horizontal 340.7790 Vertical 180.2935
# Routed Length 540.0863 Horizontal 374.2370 Vertical 204.9383
# Ratio Actual / Manhattan   1.0365
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Jul 14 10:17:38 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 80 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 9 Total Vias 34
# Percent Connected  100.00
# Manhattan Length 521.0725 Horizontal 340.7790 Vertical 180.2935
# Routed Length 540.0863 Horizontal 374.2370 Vertical 204.9383
# Ratio Actual / Manhattan   1.0365
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 10 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 35
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 10 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 35
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  2|     0|     0|   0|    0|   34|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  3|     0|     0|   0|    0|   34|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|    0|   35|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|   35|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 80 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 21, at vias 10 Total Vias 35
# Percent Connected  100.00
# Manhattan Length 521.0725 Horizontal 340.7790 Vertical 180.2935
# Routed Length 539.2854 Horizontal 373.4361 Vertical 204.9383
# Ratio Actual / Manhattan   1.0350
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/QThan/AppData/Local/Temp/#Taaaaai20564.tmp
# Routing Written to File C:/Users/QThan/AppData/Local/Temp/#Taaaaai20564.tmp
quit
