
*** Running vivado
    with args -log design_1_axi_dma_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dma_1_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_axi_dma_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1620.230 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_axi_dma_1_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_dma_1_0, cache-ID = 28ab1b7886ca68fa.
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 05:46:41 2023...
