* Renesas RZ/T2H ADC device driver

The Renesas RZ/T2H supply 3 ADC units with 4 or 12 chanels per unit.

Required properties:
- compatible:	Must be set to "renesas,rzt2h-adc".
- reg:		Address and length of the register set for the device.
- clocks:	References to all the clocks specified in the clock-names
		property as specified in
		Documentation/devicetree/bindings/clock/clock-bindings.txt.
- clock-names:	Name of clock.
- power-domains: Must contain a reference to the PM domain, if available.
- #address-cells: Should be <1> (setting for the subnodes) for all ADC units.
- #size-cells:	Should be <0> (setting for the subnodes).

Optional properties:
- interrupt: IRQ line for the RTC.
- interrupt-name: Name of interrupt line.

Sub-nodes:
You must define subnode(s) which select the connected ADC type and reference
voltage for the ADC channels.

Required properties for subnodes:
- reg:		Should be the number of the analog input.

Example:
	adc0@90014000 {
		compatible = "renesas,rzt2h-adc";
		reg = <0 0x90014000 0 0x400>;;
		interrupts =	<GIC_SPI 698 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 699 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 700 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 701 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 702 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 851 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 852 IRQ_TYPE_EDGE_RISING>;
		clocks =	<&cpg CPG_MOD R9A09G077_ADC_ADCLK>,
				<&cpg CPG_MOD R9A09G077_ADC_PCLK>;
		clock-names =	"adclk"," pclk";
		resets =	<&cpg R9A09G077_ADC_PRESETN>,
				<&cpg R9A09G077_ADC_ADRST_N>;
		reset-names =	"presetn", "adrst-n";
		power-domains = <&cpg>;

		pinctrl-0 = <&adc0_pins>;
		pinctrl-names = "default";

		#address-cells = <1>;
		#size-cells = <0>;

		chanel@0 {
			reg = <0>;
		};

		chanel@1 {
			reg = <1>;
		};
	};
