Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto d7152f261d3b4c5ea26c2721a751a523 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_sim_behav xil_defaultlib.TD4_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.data_selector
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TD4
Compiling module xil_defaultlib.TD4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TD4_sim_behav
