
TestProject_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000097c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08000b40  08000b40  00010b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b48  08000b48  00010b50  2**0
                  CONTENTS
  4 .ARM          00000000  08000b48  08000b48  00010b50  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b48  08000b50  00010b50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b48  08000b48  00010b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b4c  08000b4c  00010b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000b50  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000b50  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010b50  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001c54  00000000  00000000  00010b7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000004e3  00000000  00000000  000127ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000198  00000000  00000000  00012cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000160  00000000  00000000  00012e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002326  00000000  00000000  00012fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001322  00000000  00000000  000152d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000093d4  00000000  00000000  000165f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001f9cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005f8  00000000  00000000  0001fa48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000b28 	.word	0x08000b28

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000b28 	.word	0x08000b28

08000204 <delay>:

#include<string.h>
#include "../driver/inc/stm32f407xx.h"

void delay(void)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 800020a:	2300      	movs	r3, #0
 800020c:	607b      	str	r3, [r7, #4]
 800020e:	e002      	b.n	8000216 <delay+0x12>
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	3301      	adds	r3, #1
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a03      	ldr	r2, [pc, #12]	; (8000228 <delay+0x24>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d9f8      	bls.n	8000210 <delay+0xc>
}
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr
 8000228:	0003d08f 	.word	0x0003d08f

0800022c <SPI1_GPIOInits>:
//PA7 - SPI1_MOSI
//PA4 - slave select
// Alternate function 5

void SPI1_GPIOInits(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOA;
 8000232:	4b14      	ldr	r3, [pc, #80]	; (8000284 <SPI1_GPIOInits+0x58>)
 8000234:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000236:	2302      	movs	r3, #2
 8000238:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 800023a:	2305      	movs	r3, #5
 800023c:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800023e:	2300      	movs	r3, #0
 8000240:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000242:	2301      	movs	r3, #1
 8000244:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000246:	2302      	movs	r3, #2
 8000248:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 800024a:	2305      	movs	r3, #5
 800024c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f94d 	bl	80004f0 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8000256:	2307      	movs	r3, #7
 8000258:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	4618      	mov	r0, r3
 800025e:	f000 f947 	bl	80004f0 <GPIO_Init>

	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000262:	2306      	movs	r3, #6
 8000264:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	4618      	mov	r0, r3
 800026a:	f000 f941 	bl	80004f0 <GPIO_Init>


	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
 800026e:	2304      	movs	r3, #4
 8000270:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000272:	1d3b      	adds	r3, r7, #4
 8000274:	4618      	mov	r0, r3
 8000276:	f000 f93b 	bl	80004f0 <GPIO_Init>


}
 800027a:	bf00      	nop
 800027c:	3710      	adds	r7, #16
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	40020000 	.word	0x40020000

08000288 <SPI1_Inits>:

void SPI1_Inits(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b088      	sub	sp, #32
 800028c:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI2handle;

	SPI2handle.pSPIx = SPI1;
 800028e:	4b0c      	ldr	r3, [pc, #48]	; (80002c0 <SPI1_Inits+0x38>)
 8000290:	603b      	str	r3, [r7, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000292:	2301      	movs	r3, #1
 8000294:	717b      	strb	r3, [r7, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000296:	2301      	movs	r3, #1
 8000298:	713b      	strb	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;//generates sclk of 2MHz
 800029a:	2302      	movs	r3, #2
 800029c:	71bb      	strb	r3, [r7, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800029e:	2300      	movs	r3, #0
 80002a0:	71fb      	strb	r3, [r7, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 80002a2:	2300      	movs	r3, #0
 80002a4:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 80002a6:	2300      	movs	r3, #0
 80002a8:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI; //Hardware slave management enabled for NSS pin
 80002aa:	2300      	movs	r3, #0
 80002ac:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2handle);
 80002ae:	463b      	mov	r3, r7
 80002b0:	4618      	mov	r0, r3
 80002b2:	f000 fb05 	bl	80008c0 <SPI_Init>
}
 80002b6:	bf00      	nop
 80002b8:	3720      	adds	r7, #32
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	40013000 	.word	0x40013000

080002c4 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b084      	sub	sp, #16
 80002c8:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOC;
 80002ca:	4b09      	ldr	r3, [pc, #36]	; (80002f0 <GPIO_ButtonInit+0x2c>)
 80002cc:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80002ce:	230d      	movs	r3, #13
 80002d0:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002d2:	2300      	movs	r3, #0
 80002d4:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002d6:	2302      	movs	r3, #2
 80002d8:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002da:	2300      	movs	r3, #0
 80002dc:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 f905 	bl	80004f0 <GPIO_Init>

}
 80002e6:	bf00      	nop
 80002e8:	3710      	adds	r7, #16
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40020800 	.word	0x40020800

080002f4 <main>:


int main(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b084      	sub	sp, #16
 80002f8:	af00      	add	r7, sp, #0
	uint8_t user_data = 0xF3;
 80002fa:	23f3      	movs	r3, #243	; 0xf3
 80002fc:	73fb      	strb	r3, [r7, #15]
	uint8_t receive_data[2] = {5, 5};
 80002fe:	4b21      	ldr	r3, [pc, #132]	; (8000384 <main+0x90>)
 8000300:	881b      	ldrh	r3, [r3, #0]
 8000302:	81bb      	strh	r3, [r7, #12]
	uint8_t configure_sensor = 0x27;
 8000304:	2327      	movs	r3, #39	; 0x27
 8000306:	73bb      	strb	r3, [r7, #14]
	uint8_t temp_data[3];
	uint8_t chipID[1];

	GPIO_ButtonInit();
 8000308:	f7ff ffdc 	bl	80002c4 <GPIO_ButtonInit>

	//this function is used to initialize the GPIO pins to behave as SPI2 pins
	SPI1_GPIOInits();
 800030c:	f7ff ff8e 	bl	800022c <SPI1_GPIOInits>

	//This function is used to initialize the SPI2 peripheral parameters
	SPI1_Inits();
 8000310:	f7ff ffba 	bl	8000288 <SPI1_Inits>
	* making SSOE 1 does NSS output enable.
	* The NSS pin is automatically managed by the hardware.
	* i.e when SPE=1 , NSS will be pulled to low
	* and NSS pin will be high when SPE=0
	*/
	SPI_SSOEConfig(SPI1, ENABLE);
 8000314:	2101      	movs	r1, #1
 8000316:	481c      	ldr	r0, [pc, #112]	; (8000388 <main+0x94>)
 8000318:	f000 fbc7 	bl	8000aaa <SPI_SSOEConfig>

//	while(1)
//	{
		//wait till button is pressed
		while(GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_NO_13) );
 800031c:	bf00      	nop
 800031e:	210d      	movs	r1, #13
 8000320:	481a      	ldr	r0, [pc, #104]	; (800038c <main+0x98>)
 8000322:	f000 fa81 	bl	8000828 <GPIO_ReadFromInputPin>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d1f8      	bne.n	800031e <main+0x2a>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 800032c:	f7ff ff6a 	bl	8000204 <delay>

		//enable the SPI2 peripheral
		SPI_PeripheralControl(SPI1, ENABLE);
 8000330:	2101      	movs	r1, #1
 8000332:	4815      	ldr	r0, [pc, #84]	; (8000388 <main+0x94>)
 8000334:	f000 fb9e 	bl	8000a74 <SPI_PeripheralControl>


		//to send data
		uint8_t configure[2] = {0x74, 0x27};
 8000338:	4b15      	ldr	r3, [pc, #84]	; (8000390 <main+0x9c>)
 800033a:	881b      	ldrh	r3, [r3, #0]
 800033c:	803b      	strh	r3, [r7, #0]
		SPI_SendData(SPI1, configure, 2);
 800033e:	463b      	mov	r3, r7
 8000340:	2202      	movs	r2, #2
 8000342:	4619      	mov	r1, r3
 8000344:	4810      	ldr	r0, [pc, #64]	; (8000388 <main+0x94>)
 8000346:	f000 fb29 	bl	800099c <SPI_SendData>
		SPI_SendData(SPI1, (uint8_t *)0xD0, 1);
 800034a:	2201      	movs	r2, #1
 800034c:	21d0      	movs	r1, #208	; 0xd0
 800034e:	480e      	ldr	r0, [pc, #56]	; (8000388 <main+0x94>)
 8000350:	f000 fb24 	bl	800099c <SPI_SendData>
		SPI_ReceiveData(SPI1, chipID, 1);
 8000354:	1d3b      	adds	r3, r7, #4
 8000356:	2201      	movs	r2, #1
 8000358:	4619      	mov	r1, r3
 800035a:	480b      	ldr	r0, [pc, #44]	; (8000388 <main+0x94>)
 800035c:	f000 fb54 	bl	8000a08 <SPI_ReceiveData>

		//lets confirm SPI is not busy
		while( SPI_GetFlagStatus(SPI1, SPI_BUSY_FLAG) );
 8000360:	bf00      	nop
 8000362:	2180      	movs	r1, #128	; 0x80
 8000364:	4808      	ldr	r0, [pc, #32]	; (8000388 <main+0x94>)
 8000366:	f000 fb06 	bl	8000976 <SPI_GetFlagStatus>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d1f8      	bne.n	8000362 <main+0x6e>

		//Disable the SPI2 peripheral
		SPI_PeripheralControl(SPI1,DISABLE);
 8000370:	2100      	movs	r1, #0
 8000372:	4805      	ldr	r0, [pc, #20]	; (8000388 <main+0x94>)
 8000374:	f000 fb7e 	bl	8000a74 <SPI_PeripheralControl>
//	}

	while(0);
 8000378:	bf00      	nop
	return 0;
 800037a:	2300      	movs	r3, #0

}
 800037c:	4618      	mov	r0, r3
 800037e:	3710      	adds	r7, #16
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	08000b40 	.word	0x08000b40
 8000388:	40013000 	.word	0x40013000
 800038c:	40020800 	.word	0x40020800
 8000390:	08000b44 	.word	0x08000b44

08000394 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000394:	480d      	ldr	r0, [pc, #52]	; (80003cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000396:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000398:	480d      	ldr	r0, [pc, #52]	; (80003d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800039a:	490e      	ldr	r1, [pc, #56]	; (80003d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800039c:	4a0e      	ldr	r2, [pc, #56]	; (80003d8 <LoopForever+0xe>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a0:	e002      	b.n	80003a8 <LoopCopyDataInit>

080003a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003a6:	3304      	adds	r3, #4

080003a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003ac:	d3f9      	bcc.n	80003a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ae:	4a0b      	ldr	r2, [pc, #44]	; (80003dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b0:	4c0b      	ldr	r4, [pc, #44]	; (80003e0 <LoopForever+0x16>)
  movs r3, #0
 80003b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003b4:	e001      	b.n	80003ba <LoopFillZerobss>

080003b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003b8:	3204      	adds	r2, #4

080003ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003bc:	d3fb      	bcc.n	80003b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003be:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80003c2:	f000 fb8d 	bl	8000ae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003c6:	f7ff ff95 	bl	80002f4 <main>

080003ca <LoopForever>:

LoopForever:
    b LoopForever
 80003ca:	e7fe      	b.n	80003ca <LoopForever>
  ldr   r0, =_estack
 80003cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003d8:	08000b50 	.word	0x08000b50
  ldr r2, =_sbss
 80003dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003e0:	2000001c 	.word	0x2000001c

080003e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003e4:	e7fe      	b.n	80003e4 <ADC_IRQHandler>
	...

080003e8 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	460b      	mov	r3, r1
 80003f2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80003f4:	78fb      	ldrb	r3, [r7, #3]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d161      	bne.n	80004be <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a32      	ldr	r2, [pc, #200]	; (80004c8 <GPIO_PeriClockControl+0xe0>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d106      	bne.n	8000410 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000402:	4b32      	ldr	r3, [pc, #200]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000406:	4a31      	ldr	r2, [pc, #196]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000408:	f043 0301 	orr.w	r3, r3, #1
 800040c:	6313      	str	r3, [r2, #48]	; 0x30
	else
	{
		//TODO
	}

}
 800040e:	e056      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOB)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a2f      	ldr	r2, [pc, #188]	; (80004d0 <GPIO_PeriClockControl+0xe8>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000418:	4b2c      	ldr	r3, [pc, #176]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041c:	4a2b      	ldr	r2, [pc, #172]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 800041e:	f043 0302 	orr.w	r3, r3, #2
 8000422:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000424:	e04b      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOC)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a2a      	ldr	r2, [pc, #168]	; (80004d4 <GPIO_PeriClockControl+0xec>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d106      	bne.n	800043c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800042e:	4b27      	ldr	r3, [pc, #156]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000432:	4a26      	ldr	r2, [pc, #152]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000434:	f043 0304 	orr.w	r3, r3, #4
 8000438:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043a:	e040      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOD)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a26      	ldr	r2, [pc, #152]	; (80004d8 <GPIO_PeriClockControl+0xf0>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000444:	4b21      	ldr	r3, [pc, #132]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000448:	4a20      	ldr	r2, [pc, #128]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 800044a:	f043 0308 	orr.w	r3, r3, #8
 800044e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000450:	e035      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOE)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a21      	ldr	r2, [pc, #132]	; (80004dc <GPIO_PeriClockControl+0xf4>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d106      	bne.n	8000468 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800045a:	4b1c      	ldr	r3, [pc, #112]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045e:	4a1b      	ldr	r2, [pc, #108]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000460:	f043 0310 	orr.w	r3, r3, #16
 8000464:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000466:	e02a      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOF)
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a1d      	ldr	r2, [pc, #116]	; (80004e0 <GPIO_PeriClockControl+0xf8>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d106      	bne.n	800047e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000470:	4b16      	ldr	r3, [pc, #88]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000474:	4a15      	ldr	r2, [pc, #84]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000476:	f043 0320 	orr.w	r3, r3, #32
 800047a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047c:	e01f      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOG)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a18      	ldr	r2, [pc, #96]	; (80004e4 <GPIO_PeriClockControl+0xfc>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d106      	bne.n	8000494 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000486:	4b11      	ldr	r3, [pc, #68]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048a:	4a10      	ldr	r2, [pc, #64]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 800048c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000490:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000492:	e014      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOH)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a14      	ldr	r2, [pc, #80]	; (80004e8 <GPIO_PeriClockControl+0x100>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d106      	bne.n	80004aa <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800049c:	4b0b      	ldr	r3, [pc, #44]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 800049e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a0:	4a0a      	ldr	r2, [pc, #40]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 80004a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a8:	e009      	b.n	80004be <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOI)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4a0f      	ldr	r2, [pc, #60]	; (80004ec <GPIO_PeriClockControl+0x104>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d105      	bne.n	80004be <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 80004b2:	4b06      	ldr	r3, [pc, #24]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b6:	4a05      	ldr	r2, [pc, #20]	; (80004cc <GPIO_PeriClockControl+0xe4>)
 80004b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004be:	bf00      	nop
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr
 80004c8:	40020000 	.word	0x40020000
 80004cc:	40023800 	.word	0x40023800
 80004d0:	40020400 	.word	0x40020400
 80004d4:	40020800 	.word	0x40020800
 80004d8:	40020c00 	.word	0x40020c00
 80004dc:	40021000 	.word	0x40021000
 80004e0:	40021400 	.word	0x40021400
 80004e4:	40021800 	.word	0x40021800
 80004e8:	40021c00 	.word	0x40021c00
 80004ec:	40022000 	.word	0x40022000

080004f0 <GPIO_Init>:
 *
 * @Note              -

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 80004f8:	2300      	movs	r3, #0
 80004fa:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2101      	movs	r1, #1
 8000502:	4618      	mov	r0, r3
 8000504:	f7ff ff70 	bl	80003e8 <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	795b      	ldrb	r3, [r3, #5]
 800050c:	2b03      	cmp	r3, #3
 800050e:	d820      	bhi.n	8000552 <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	795b      	ldrb	r3, [r3, #5]
 8000514:	461a      	mov	r2, r3
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	791b      	ldrb	r3, [r3, #4]
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	fa02 f303 	lsl.w	r3, r2, r3
 8000520:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	791b      	ldrb	r3, [r3, #4]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	2103      	movs	r1, #3
 8000530:	fa01 f303 	lsl.w	r3, r1, r3
 8000534:	43db      	mvns	r3, r3
 8000536:	4619      	mov	r1, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	400a      	ands	r2, r1
 800053e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	6819      	ldr	r1, [r3, #0]
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	697a      	ldr	r2, [r7, #20]
 800054c:	430a      	orrs	r2, r1
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	e0cb      	b.n	80006ea <GPIO_Init+0x1fa>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	795b      	ldrb	r3, [r3, #5]
 8000556:	2b04      	cmp	r3, #4
 8000558:	d117      	bne.n	800058a <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800055a:	4b4b      	ldr	r3, [pc, #300]	; (8000688 <GPIO_Init+0x198>)
 800055c:	68db      	ldr	r3, [r3, #12]
 800055e:	687a      	ldr	r2, [r7, #4]
 8000560:	7912      	ldrb	r2, [r2, #4]
 8000562:	4611      	mov	r1, r2
 8000564:	2201      	movs	r2, #1
 8000566:	408a      	lsls	r2, r1
 8000568:	4611      	mov	r1, r2
 800056a:	4a47      	ldr	r2, [pc, #284]	; (8000688 <GPIO_Init+0x198>)
 800056c:	430b      	orrs	r3, r1
 800056e:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000570:	4b45      	ldr	r3, [pc, #276]	; (8000688 <GPIO_Init+0x198>)
 8000572:	689b      	ldr	r3, [r3, #8]
 8000574:	687a      	ldr	r2, [r7, #4]
 8000576:	7912      	ldrb	r2, [r2, #4]
 8000578:	4611      	mov	r1, r2
 800057a:	2201      	movs	r2, #1
 800057c:	408a      	lsls	r2, r1
 800057e:	43d2      	mvns	r2, r2
 8000580:	4611      	mov	r1, r2
 8000582:	4a41      	ldr	r2, [pc, #260]	; (8000688 <GPIO_Init+0x198>)
 8000584:	400b      	ands	r3, r1
 8000586:	6093      	str	r3, [r2, #8]
 8000588:	e035      	b.n	80005f6 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	795b      	ldrb	r3, [r3, #5]
 800058e:	2b05      	cmp	r3, #5
 8000590:	d117      	bne.n	80005c2 <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000592:	4b3d      	ldr	r3, [pc, #244]	; (8000688 <GPIO_Init+0x198>)
 8000594:	689b      	ldr	r3, [r3, #8]
 8000596:	687a      	ldr	r2, [r7, #4]
 8000598:	7912      	ldrb	r2, [r2, #4]
 800059a:	4611      	mov	r1, r2
 800059c:	2201      	movs	r2, #1
 800059e:	408a      	lsls	r2, r1
 80005a0:	4611      	mov	r1, r2
 80005a2:	4a39      	ldr	r2, [pc, #228]	; (8000688 <GPIO_Init+0x198>)
 80005a4:	430b      	orrs	r3, r1
 80005a6:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005a8:	4b37      	ldr	r3, [pc, #220]	; (8000688 <GPIO_Init+0x198>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	7912      	ldrb	r2, [r2, #4]
 80005b0:	4611      	mov	r1, r2
 80005b2:	2201      	movs	r2, #1
 80005b4:	408a      	lsls	r2, r1
 80005b6:	43d2      	mvns	r2, r2
 80005b8:	4611      	mov	r1, r2
 80005ba:	4a33      	ldr	r2, [pc, #204]	; (8000688 <GPIO_Init+0x198>)
 80005bc:	400b      	ands	r3, r1
 80005be:	60d3      	str	r3, [r2, #12]
 80005c0:	e019      	b.n	80005f6 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	795b      	ldrb	r3, [r3, #5]
 80005c6:	2b06      	cmp	r3, #6
 80005c8:	d115      	bne.n	80005f6 <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ca:	4b2f      	ldr	r3, [pc, #188]	; (8000688 <GPIO_Init+0x198>)
 80005cc:	689b      	ldr	r3, [r3, #8]
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	7912      	ldrb	r2, [r2, #4]
 80005d2:	4611      	mov	r1, r2
 80005d4:	2201      	movs	r2, #1
 80005d6:	408a      	lsls	r2, r1
 80005d8:	4611      	mov	r1, r2
 80005da:	4a2b      	ldr	r2, [pc, #172]	; (8000688 <GPIO_Init+0x198>)
 80005dc:	430b      	orrs	r3, r1
 80005de:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e0:	4b29      	ldr	r3, [pc, #164]	; (8000688 <GPIO_Init+0x198>)
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	687a      	ldr	r2, [r7, #4]
 80005e6:	7912      	ldrb	r2, [r2, #4]
 80005e8:	4611      	mov	r1, r2
 80005ea:	2201      	movs	r2, #1
 80005ec:	408a      	lsls	r2, r1
 80005ee:	4611      	mov	r1, r2
 80005f0:	4a25      	ldr	r2, [pc, #148]	; (8000688 <GPIO_Init+0x198>)
 80005f2:	430b      	orrs	r3, r1
 80005f4:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	791b      	ldrb	r3, [r3, #4]
 80005fa:	089b      	lsrs	r3, r3, #2
 80005fc:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	f003 0303 	and.w	r3, r3, #3
 8000606:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a1f      	ldr	r2, [pc, #124]	; (800068c <GPIO_Init+0x19c>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d04e      	beq.n	80006b0 <GPIO_Init+0x1c0>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a1e      	ldr	r2, [pc, #120]	; (8000690 <GPIO_Init+0x1a0>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d032      	beq.n	8000682 <GPIO_Init+0x192>
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a1c      	ldr	r2, [pc, #112]	; (8000694 <GPIO_Init+0x1a4>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d02b      	beq.n	800067e <GPIO_Init+0x18e>
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a1b      	ldr	r2, [pc, #108]	; (8000698 <GPIO_Init+0x1a8>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d024      	beq.n	800067a <GPIO_Init+0x18a>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a19      	ldr	r2, [pc, #100]	; (800069c <GPIO_Init+0x1ac>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d01d      	beq.n	8000676 <GPIO_Init+0x186>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a18      	ldr	r2, [pc, #96]	; (80006a0 <GPIO_Init+0x1b0>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d016      	beq.n	8000672 <GPIO_Init+0x182>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a16      	ldr	r2, [pc, #88]	; (80006a4 <GPIO_Init+0x1b4>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d00f      	beq.n	800066e <GPIO_Init+0x17e>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a15      	ldr	r2, [pc, #84]	; (80006a8 <GPIO_Init+0x1b8>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d008      	beq.n	800066a <GPIO_Init+0x17a>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a13      	ldr	r2, [pc, #76]	; (80006ac <GPIO_Init+0x1bc>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d101      	bne.n	8000666 <GPIO_Init+0x176>
 8000662:	2308      	movs	r3, #8
 8000664:	e025      	b.n	80006b2 <GPIO_Init+0x1c2>
 8000666:	2300      	movs	r3, #0
 8000668:	e023      	b.n	80006b2 <GPIO_Init+0x1c2>
 800066a:	2307      	movs	r3, #7
 800066c:	e021      	b.n	80006b2 <GPIO_Init+0x1c2>
 800066e:	2306      	movs	r3, #6
 8000670:	e01f      	b.n	80006b2 <GPIO_Init+0x1c2>
 8000672:	2305      	movs	r3, #5
 8000674:	e01d      	b.n	80006b2 <GPIO_Init+0x1c2>
 8000676:	2304      	movs	r3, #4
 8000678:	e01b      	b.n	80006b2 <GPIO_Init+0x1c2>
 800067a:	2303      	movs	r3, #3
 800067c:	e019      	b.n	80006b2 <GPIO_Init+0x1c2>
 800067e:	2302      	movs	r3, #2
 8000680:	e017      	b.n	80006b2 <GPIO_Init+0x1c2>
 8000682:	2301      	movs	r3, #1
 8000684:	e015      	b.n	80006b2 <GPIO_Init+0x1c2>
 8000686:	bf00      	nop
 8000688:	40013c00 	.word	0x40013c00
 800068c:	40020000 	.word	0x40020000
 8000690:	40020400 	.word	0x40020400
 8000694:	40020800 	.word	0x40020800
 8000698:	40020c00 	.word	0x40020c00
 800069c:	40021000 	.word	0x40021000
 80006a0:	40021400 	.word	0x40021400
 80006a4:	40021800 	.word	0x40021800
 80006a8:	40021c00 	.word	0x40021c00
 80006ac:	40022000 	.word	0x40022000
 80006b0:	2300      	movs	r3, #0
 80006b2:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80006b4:	4b59      	ldr	r3, [pc, #356]	; (800081c <GPIO_Init+0x32c>)
 80006b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b8:	4a58      	ldr	r2, [pc, #352]	; (800081c <GPIO_Init+0x32c>)
 80006ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006be:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 80006c0:	7c7a      	ldrb	r2, [r7, #17]
 80006c2:	7cbb      	ldrb	r3, [r7, #18]
 80006c4:	009b      	lsls	r3, r3, #2
 80006c6:	fa02 f103 	lsl.w	r1, r2, r3
 80006ca:	4a55      	ldr	r2, [pc, #340]	; (8000820 <GPIO_Init+0x330>)
 80006cc:	7cfb      	ldrb	r3, [r7, #19]
 80006ce:	3302      	adds	r3, #2
 80006d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80006d4:	4b53      	ldr	r3, [pc, #332]	; (8000824 <GPIO_Init+0x334>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	7912      	ldrb	r2, [r2, #4]
 80006dc:	4611      	mov	r1, r2
 80006de:	2201      	movs	r2, #1
 80006e0:	408a      	lsls	r2, r1
 80006e2:	4611      	mov	r1, r2
 80006e4:	4a4f      	ldr	r2, [pc, #316]	; (8000824 <GPIO_Init+0x334>)
 80006e6:	430b      	orrs	r3, r1
 80006e8:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	799b      	ldrb	r3, [r3, #6]
 80006ee:	461a      	mov	r2, r3
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	791b      	ldrb	r3, [r3, #4]
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	689a      	ldr	r2, [r3, #8]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	791b      	ldrb	r3, [r3, #4]
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	2103      	movs	r1, #3
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	43db      	mvns	r3, r3
 8000710:	4619      	mov	r1, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	400a      	ands	r2, r1
 8000718:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	6899      	ldr	r1, [r3, #8]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	430a      	orrs	r2, r1
 8000728:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	79db      	ldrb	r3, [r3, #7]
 800072e:	461a      	mov	r2, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	791b      	ldrb	r3, [r3, #4]
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	fa02 f303 	lsl.w	r3, r2, r3
 800073a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	68da      	ldr	r2, [r3, #12]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	791b      	ldrb	r3, [r3, #4]
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	2103      	movs	r1, #3
 800074a:	fa01 f303 	lsl.w	r3, r1, r3
 800074e:	43db      	mvns	r3, r3
 8000750:	4619      	mov	r1, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	400a      	ands	r2, r1
 8000758:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	68d9      	ldr	r1, [r3, #12]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	697a      	ldr	r2, [r7, #20]
 8000766:	430a      	orrs	r2, r1
 8000768:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	7a1b      	ldrb	r3, [r3, #8]
 800076e:	461a      	mov	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	791b      	ldrb	r3, [r3, #4]
 8000774:	fa02 f303 	lsl.w	r3, r2, r3
 8000778:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	685a      	ldr	r2, [r3, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	791b      	ldrb	r3, [r3, #4]
 8000784:	4619      	mov	r1, r3
 8000786:	2301      	movs	r3, #1
 8000788:	408b      	lsls	r3, r1
 800078a:	43db      	mvns	r3, r3
 800078c:	4619      	mov	r1, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	400a      	ands	r2, r1
 8000794:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	6859      	ldr	r1, [r3, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	697a      	ldr	r2, [r7, #20]
 80007a2:	430a      	orrs	r2, r1
 80007a4:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	795b      	ldrb	r3, [r3, #5]
 80007aa:	2b02      	cmp	r3, #2
 80007ac:	d131      	bne.n	8000812 <GPIO_Init+0x322>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	791b      	ldrb	r3, [r3, #4]
 80007b2:	08db      	lsrs	r3, r3, #3
 80007b4:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	791b      	ldrb	r3, [r3, #4]
 80007ba:	f003 0307 	and.w	r3, r3, #7
 80007be:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	7c3a      	ldrb	r2, [r7, #16]
 80007c6:	3208      	adds	r2, #8
 80007c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	220f      	movs	r2, #15
 80007d2:	fa02 f303 	lsl.w	r3, r2, r3
 80007d6:	43db      	mvns	r3, r3
 80007d8:	4618      	mov	r0, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	7c3a      	ldrb	r2, [r7, #16]
 80007e0:	4001      	ands	r1, r0
 80007e2:	3208      	adds	r2, #8
 80007e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	7c3a      	ldrb	r2, [r7, #16]
 80007ee:	3208      	adds	r2, #8
 80007f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	7a5b      	ldrb	r3, [r3, #9]
 80007f8:	461a      	mov	r2, r3
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000802:	4618      	mov	r0, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	7c3a      	ldrb	r2, [r7, #16]
 800080a:	4301      	orrs	r1, r0
 800080c:	3208      	adds	r2, #8
 800080e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000812:	bf00      	nop
 8000814:	3718      	adds	r7, #24
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40023800 	.word	0x40023800
 8000820:	40013800 	.word	0x40013800
 8000824:	40013c00 	.word	0x40013c00

08000828 <GPIO_ReadFromInputPin>:
 *
 * @Note              -

 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000828:	b480      	push	{r7}
 800082a:	b085      	sub	sp, #20
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	460b      	mov	r3, r1
 8000832:	70fb      	strb	r3, [r7, #3]
   uint8_t value;

   value = (uint8_t )((pGPIOx->IDR  >> PinNumber) & 0x00000001 ) ;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	691a      	ldr	r2, [r3, #16]
 8000838:	78fb      	ldrb	r3, [r7, #3]
 800083a:	fa22 f303 	lsr.w	r3, r2, r3
 800083e:	b2db      	uxtb	r3, r3
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	73fb      	strb	r3, [r7, #15]

   return value;
 8000846:	7bfb      	ldrb	r3, [r7, #15]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
	...

08000854 <SPI_PeriClockControl>:
 *
 * @Note              -

 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	460b      	mov	r3, r1
 800085e:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE)
 8000860:	78fb      	ldrb	r3, [r7, #3]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d11f      	bne.n	80008a6 <SPI_PeriClockControl+0x52>
	{
		if(pSPIx == SPI1)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4a11      	ldr	r2, [pc, #68]	; (80008b0 <SPI_PeriClockControl+0x5c>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d106      	bne.n	800087c <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 800086e:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <SPI_PeriClockControl+0x60>)
 8000870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000872:	4a10      	ldr	r2, [pc, #64]	; (80008b4 <SPI_PeriClockControl+0x60>)
 8000874:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000878:	6453      	str	r3, [r2, #68]	; 0x44
	}
	else
	{
		//TODO
	}
}
 800087a:	e014      	b.n	80008a6 <SPI_PeriClockControl+0x52>
		}else if (pSPIx == SPI2)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <SPI_PeriClockControl+0x64>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d106      	bne.n	8000892 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000884:	4b0b      	ldr	r3, [pc, #44]	; (80008b4 <SPI_PeriClockControl+0x60>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000888:	4a0a      	ldr	r2, [pc, #40]	; (80008b4 <SPI_PeriClockControl+0x60>)
 800088a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800088e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000890:	e009      	b.n	80008a6 <SPI_PeriClockControl+0x52>
		}else if (pSPIx == SPI3)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4a09      	ldr	r2, [pc, #36]	; (80008bc <SPI_PeriClockControl+0x68>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d105      	bne.n	80008a6 <SPI_PeriClockControl+0x52>
			SPI3_PCLK_EN();
 800089a:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <SPI_PeriClockControl+0x60>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089e:	4a05      	ldr	r2, [pc, #20]	; (80008b4 <SPI_PeriClockControl+0x60>)
 80008a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008a4:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr
 80008b0:	40013000 	.word	0x40013000
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40003800 	.word	0x40003800
 80008bc:	40003c00 	.word	0x40003c00

080008c0 <SPI_Init>:
 *
 * @Note              -

 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]

	//peripheral clock enable

	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	2101      	movs	r1, #1
 80008ce:	4618      	mov	r0, r3
 80008d0:	f7ff ffc0 	bl	8000854 <SPI_PeriClockControl>

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60fb      	str	r3, [r7, #12]

	//1. configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR ;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	791b      	ldrb	r3, [r3, #4]
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	461a      	mov	r2, r3
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	795b      	ldrb	r3, [r3, #5]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d104      	bne.n	80008f8 <SPI_Init+0x38>
	{
		//bidi mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	e014      	b.n	8000922 <SPI_Init+0x62>

	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	795b      	ldrb	r3, [r3, #5]
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	d104      	bne.n	800090a <SPI_Init+0x4a>
	{
		//bidi mode should be set
		tempreg |= ( 1 << SPI_CR1_BIDIMODE);
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	e00b      	b.n	8000922 <SPI_Init+0x62>
	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	795b      	ldrb	r3, [r3, #5]
 800090e:	2b03      	cmp	r3, #3
 8000910:	d107      	bne.n	8000922 <SPI_Init+0x62>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000918:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= ( 1 << SPI_CR1_RXONLY);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000920:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	799b      	ldrb	r3, [r3, #6]
 8000926:	00db      	lsls	r3, r3, #3
 8000928:	461a      	mov	r2, r3
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	4313      	orrs	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]

	//4.  Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	79db      	ldrb	r3, [r3, #7]
 8000934:	02db      	lsls	r3, r3, #11
 8000936:	461a      	mov	r2, r3
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	4313      	orrs	r3, r2
 800093c:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	7a1b      	ldrb	r3, [r3, #8]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	461a      	mov	r2, r3
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	4313      	orrs	r3, r2
 800094a:	60fb      	str	r3, [r7, #12]

	//6 . configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	7a5b      	ldrb	r3, [r3, #9]
 8000950:	461a      	mov	r2, r3
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	4313      	orrs	r3, r2
 8000956:	60fb      	str	r3, [r7, #12]

	tempreg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	7a9b      	ldrb	r3, [r3, #10]
 800095c:	025b      	lsls	r3, r3, #9
 800095e:	461a      	mov	r2, r3
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	4313      	orrs	r3, r2
 8000964:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	68fa      	ldr	r2, [r7, #12]
 800096c:	601a      	str	r2, [r3, #0]

}
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <SPI_GetFlagStatus>:
{
 //todo
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
 800097e:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	689a      	ldr	r2, [r3, #8]
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	4013      	ands	r3, r2
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 800098c:	2301      	movs	r3, #1
 800098e:	e000      	b.n	8000992 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000990:	2300      	movs	r3, #0
}
 8000992:	4618      	mov	r0, r3
 8000994:	370c      	adds	r7, #12
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr

0800099c <SPI_SendData>:
 *
 * @Note              - This is blocking call

 */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer, uint32_t Len)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 80009a8:	e027      	b.n	80009fa <SPI_SendData+0x5e>
	{
		//1. wait until TXE is set
		while(SPI_GetFlagStatus(pSPIx,SPI_TXE_FLAG)  == FLAG_RESET );
 80009aa:	bf00      	nop
 80009ac:	2102      	movs	r1, #2
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	f7ff ffe1 	bl	8000976 <SPI_GetFlagStatus>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d0f8      	beq.n	80009ac <SPI_SendData+0x10>

		//2. check the DFF bit in CR1
		if( (pSPIx->CR1 & ( 1 << SPI_CR1_DFF) ) )
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d00e      	beq.n	80009e4 <SPI_SendData+0x48>
		{
			//16 bit DFF
			//1. load the data in to the DR
			pSPIx->DR =   *((uint16_t*)pTxBuffer);
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	461a      	mov	r2, r3
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	60da      	str	r2, [r3, #12]
			Len--;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	607b      	str	r3, [r7, #4]
			Len--;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	3b01      	subs	r3, #1
 80009da:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	3301      	adds	r3, #1
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	e00a      	b.n	80009fa <SPI_SendData+0x5e>
		}else
		{
			//8 bit DFF
			pSPIx->DR =   *pTxBuffer;
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	461a      	mov	r2, r3
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	60da      	str	r2, [r3, #12]
			Len--;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3b01      	subs	r3, #1
 80009f2:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	3301      	adds	r3, #1
 80009f8:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d1d4      	bne.n	80009aa <SPI_SendData+0xe>
		}
	}

}
 8000a00:	bf00      	nop
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}

08000a08 <SPI_ReceiveData>:
 *
 * @Note              -

 */
void SPI_ReceiveData(SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t Len)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000a14:	e027      	b.n	8000a66 <SPI_ReceiveData+0x5e>
		{
			//1. wait until RXNE is set
			while(SPI_GetFlagStatus(pSPIx,SPI_RXNE_FLAG)  == (uint8_t)FLAG_RESET );
 8000a16:	bf00      	nop
 8000a18:	2101      	movs	r1, #1
 8000a1a:	68f8      	ldr	r0, [r7, #12]
 8000a1c:	f7ff ffab 	bl	8000976 <SPI_GetFlagStatus>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d0f8      	beq.n	8000a18 <SPI_ReceiveData+0x10>

			//2. check the DFF bit in CR1
			if( (pSPIx->CR1 & ( 1 << SPI_CR1_DFF) ) )
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d00e      	beq.n	8000a50 <SPI_ReceiveData+0x48>
			{
				//16 bit DFF
				//1. load the data from DR to Rxbuffer address
				 *((uint16_t*)pRxBuffer) = pSPIx->DR ;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	68db      	ldr	r3, [r3, #12]
 8000a36:	b29a      	uxth	r2, r3
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	801a      	strh	r2, [r3, #0]
				Len--;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	607b      	str	r3, [r7, #4]
				Len--;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	3b01      	subs	r3, #1
 8000a46:	607b      	str	r3, [r7, #4]
				(uint16_t*)pRxBuffer++;
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	60bb      	str	r3, [r7, #8]
 8000a4e:	e00a      	b.n	8000a66 <SPI_ReceiveData+0x5e>
			}else
			{
				//8 bit DFF
				*(pRxBuffer) = pSPIx->DR ;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	701a      	strb	r2, [r3, #0]
				Len--;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	3b01      	subs	r3, #1
 8000a5e:	607b      	str	r3, [r7, #4]
				pRxBuffer++;
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	3301      	adds	r3, #1
 8000a64:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d1d4      	bne.n	8000a16 <SPI_ReceiveData+0xe>
			}
		}

}
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <SPI_PeripheralControl>:
 *
 * @Note              -

 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000a80:	78fb      	ldrb	r3, [r7, #3]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d106      	bne.n	8000a94 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |=  (1 << SPI_CR1_SPE);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	601a      	str	r2, [r3, #0]
	{
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SPE);
	}


}
 8000a92:	e005      	b.n	8000aa0 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SPE);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	601a      	str	r2, [r3, #0]
}
 8000aa0:	bf00      	nop
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr

08000aaa <SPI_SSOEConfig>:
 *
 * @Note              -

 */
void  SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	460b      	mov	r3, r1
 8000ab4:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000ab6:	78fb      	ldrb	r3, [r7, #3]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d106      	bne.n	8000aca <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |=  (1 << SPI_CR2_SSOE);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f043 0204 	orr.w	r2, r3, #4
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	605a      	str	r2, [r3, #4]
	{
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
	}


}
 8000ac8:	e005      	b.n	8000ad6 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	f023 0204 	bic.w	r2, r3, #4
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	605a      	str	r2, [r3, #4]
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc80      	pop	{r7}
 8000ade:	4770      	bx	lr

08000ae0 <__libc_init_array>:
 8000ae0:	b570      	push	{r4, r5, r6, lr}
 8000ae2:	4e0d      	ldr	r6, [pc, #52]	; (8000b18 <__libc_init_array+0x38>)
 8000ae4:	4c0d      	ldr	r4, [pc, #52]	; (8000b1c <__libc_init_array+0x3c>)
 8000ae6:	1ba4      	subs	r4, r4, r6
 8000ae8:	10a4      	asrs	r4, r4, #2
 8000aea:	2500      	movs	r5, #0
 8000aec:	42a5      	cmp	r5, r4
 8000aee:	d109      	bne.n	8000b04 <__libc_init_array+0x24>
 8000af0:	4e0b      	ldr	r6, [pc, #44]	; (8000b20 <__libc_init_array+0x40>)
 8000af2:	4c0c      	ldr	r4, [pc, #48]	; (8000b24 <__libc_init_array+0x44>)
 8000af4:	f000 f818 	bl	8000b28 <_init>
 8000af8:	1ba4      	subs	r4, r4, r6
 8000afa:	10a4      	asrs	r4, r4, #2
 8000afc:	2500      	movs	r5, #0
 8000afe:	42a5      	cmp	r5, r4
 8000b00:	d105      	bne.n	8000b0e <__libc_init_array+0x2e>
 8000b02:	bd70      	pop	{r4, r5, r6, pc}
 8000b04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b08:	4798      	blx	r3
 8000b0a:	3501      	adds	r5, #1
 8000b0c:	e7ee      	b.n	8000aec <__libc_init_array+0xc>
 8000b0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b12:	4798      	blx	r3
 8000b14:	3501      	adds	r5, #1
 8000b16:	e7f2      	b.n	8000afe <__libc_init_array+0x1e>
 8000b18:	08000b48 	.word	0x08000b48
 8000b1c:	08000b48 	.word	0x08000b48
 8000b20:	08000b48 	.word	0x08000b48
 8000b24:	08000b4c 	.word	0x08000b4c

08000b28 <_init>:
 8000b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b2a:	bf00      	nop
 8000b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b2e:	bc08      	pop	{r3}
 8000b30:	469e      	mov	lr, r3
 8000b32:	4770      	bx	lr

08000b34 <_fini>:
 8000b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b36:	bf00      	nop
 8000b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b3a:	bc08      	pop	{r3}
 8000b3c:	469e      	mov	lr, r3
 8000b3e:	4770      	bx	lr
