// Seed: 3283771253
module module_0 (
    output logic id_0,
    output logic id_1
);
  assign id_2 = 1;
  logic id_3 = 1;
  logic id_4;
  initial begin
    id_2 <= id_4 + 1'h0;
  end
  logic id_5;
endmodule
