vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\OR.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\half_adder.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\full_adder.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\XOR.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\NOT.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_adder.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_LAC.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\AND.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\two_input_multiplexer.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_xor_contol.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\four_input_mux.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_LAC_adder.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\one_bit_logic_slice.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_two_input_mux.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_adder_subtractor.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_logic_unit.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_arithmetic_unit.vhd"
vhdl work "C:\Users\neoke\Desktop\DSD-E\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_alu.vhd"
