<?xml version = "1.0" encoding ="UTF-8" standalone = "no"?>
<!DOCTYPE DEVICE SYSTEM "../pci.dtd">
<DEVICE vendor="0x1106" id="0x0305">

<!--

There is a stability problem with the Memory Interleave settings.
Until we find more documentation, they are disabled.
:- Probably tristate (See 82C691.xml) -davej

-->

<!--
	<REGISTER base="0x64">
	<FRAME>Memory Interleave settings</FRAME>
	<BITMASK>00000011</BITMASK>
	<ONBITS> 00000001</ONBITS>
	<OFFBITS>00000000</OFFBITS>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>Bank 0/1 interleaving 2x</WIDGETTEXT>
	<DESCRIPTION>Enable Memory interleaving. This is known to
improve memory throughput by 20% on some sytems.</DESCRIPTION>
	<CONFIGNAME>BANK1_INTERLEAVE</CONFIGNAME>
	</REGISTER>

	<REGISTER base="0x65">
	<FRAME>Memory Interleave settings</FRAME>
	<BITMASK>00000011</BITMASK>
	<ONBITS> 00000001</ONBITS>
	<OFFBITS>00000000</OFFBITS>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>Bank 2/3 interleaving 2x</WIDGETTEXT>
	<DESCRIPTION>Enable Memory interleaving. This is known to
improve memory throughput by 20% on some sytems.</DESCRIPTION>
	<CONFIGNAME>BANK2_INTERLEAVE</CONFIGNAME>
	</REGISTER>

	<REGISTER base="0x66">
	<FRAME>Memory Interleave settings</FRAME>
	<BITMASK>00000011</BITMASK>
	<ONBITS> 00000001</ONBITS>
	<OFFBITS>00000000</OFFBITS>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>Bank 4/5 interleaving 2x</WIDGETTEXT>
	<DESCRIPTION>Enable Memory interleaving. This is known to
improve memory throughput by 20% on some sytems.</DESCRIPTION>
	<CONFIGNAME>BANK3_INTERLEAVE</CONFIGNAME>
	</REGISTER>

	<REGISTER base="0x67">
	<FRAME>Memory Interleave settings</FRAME>
	<BITMASK>00000011</BITMASK>
	<ONBITS> 00000001</ONBITS>
	<OFFBITS>00000000</OFFBITS>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>Bank 6/7 interleaving 2x</WIDGETTEXT>
	<DESCRIPTION>Enable Memory interleaving. This is known to
improve memory throughput by 20% on some sytems.</DESCRIPTION>
	<CONFIGNAME>BANK4_INTERLEAVE</CONFIGNAME>
	</REGISTER>

-->

	<REGISTER base="0x68" bit="6">
	<FRAME>DRAM settings</FRAME>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>Allow multiple banks active</WIDGETTEXT>
	<DESCRIPTION>This option allows multiple memory banks to be 
active at the same time. Enabled is faster.</DESCRIPTION>
	<CONFIGNAME>DRAM_MULTIBANK</CONFIGNAME>
	</REGISTER>

	<REGISTER base="0x71" bit="2">
	<FRAME>PCI Bus behavior</FRAME>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>Fast back-to-back write</WIDGETTEXT>
	<DESCRIPTION></DESCRIPTION>
	<CONFIGNAME>FAST_BACK_2_BACK</CONFIGNAME>
	</REGISTER>


	<REGISTER base="0x71" bit="7">
	<FRAME>PCI Bus behavior</FRAME>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>Dynamic Burst</WIDGETTEXT>
	<DESCRIPTION>This option enables automatic detection of PCI bursts.
This is often the optimal setting.</DESCRIPTION>
	<CONFIGNAME>DYNAMIC_BURST</CONFIGNAME>
	</REGISTER>

	<REGISTER base="0x71" bit="3">
	<FRAME>PCI Bus behavior</FRAME>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>PCI Burst</WIDGETTEXT>
	<DESCRIPTION>This option forces all PCI transaction to be bursts.
This option has no effect if Dynamic Burst is enabled.</DESCRIPTION>
	<CONFIGNAME>FORCE_BURST</CONFIGNAME>
	</REGISTER>


	<REGISTER base="0x70" bit="4">
	<FRAME>PCI Bus behavior</FRAME>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>PCI DRAM prefetch</WIDGETTEXT>
	<DESCRIPTION>This option enables prefetching DRAM for DMA
transactions. This enhances performance for PCI cards.</DESCRIPTION>
	<CONFIGNAME>PCI_PREFETCH</CONFIGNAME>
	</REGISTER>

	<REGISTER base="0x70" bit="7">
	<FRAME>PCI Bus behavior</FRAME>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>CPU to PCI Write posting</WIDGETTEXT>
	<DESCRIPTION>This option enables write-posting (buffering) for CPU to
PCI device transactions.</DESCRIPTION>
	<CONFIGNAME>PCI_CPU_PCI_POST</CONFIGNAME>
	</REGISTER>

	<REGISTER base="0x70" bit="6">
	<FRAME>PCI Bus behavior</FRAME>
	<TYPE>Checkbox</TYPE>
	<WIDGETTEXT>PCI to DRAM Write posting</WIDGETTEXT>
	<DESCRIPTION>This option enables write-posting (buffering) for PCI to
DRAM transactions.</DESCRIPTION>
	<CONFIGNAME>PCI_PCI_DRAM_POST</CONFIGNAME>
	</REGISTER>

</DEVICE>
