$date
	Sat Oct 22 23:55:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#290952
b10100 !
1"
#290954
b10100 &
b10100 %
1$
#290955
0"
#290958
b1010 &
b1010 %
#290962
b101 &
b101 %
#290966
b10000 &
b10000 %
#290970
b1000 &
b1000 %
#290974
b100 &
b100 %
#290978
b10 &
b10 %
#290982
b1 &
1#
b1 %
#290986
b0 &
b0 %
0#
0$
#1277023
b1101 !
1"
#1277026
b1101 &
b1101 %
1$
#1277027
0"
#1277030
b101000 &
b101000 %
#1277034
b10100 &
b10100 %
#1277038
b1010 &
b1010 %
#1277042
b101 &
b101 %
#1277046
b10000 &
b10000 %
#1277050
b1000 &
b1000 %
#1277054
b100 &
b100 %
#1277058
b10 &
b10 %
#1277062
b1 &
1#
b1 %
#1277066
b0 &
b0 %
0#
0$
#2215740
b10 !
1"
#2215742
b10 &
b10 %
1$
#2215743
0"
#2215746
b1 &
b1 %
1#
#2215750
b0 &
0#
b0 %
0$
#4500012
