<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP0.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CP0.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CP0.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CP0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_Exc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="E_Exc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="E_Exc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_Exc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="M_Exc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="M_Exc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bridge.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bridge.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bridge.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bridge_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dm_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pathway.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pathway.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pathway.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pathway_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pathway_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_pc_DE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_pc_FD_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipeline_ExcCode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipeline_ExcCode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipeline_ExcCode.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pipeline_ExcCode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mips_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_mips_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mips_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1576770276" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1576770276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577327175" xil_pn:in_ck="1293235412349196825" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1577327175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="D_Exc.v"/>
      <outfile xil_pn:name="D_controller.v"/>
      <outfile xil_pn:name="E_Exc.v"/>
      <outfile xil_pn:name="E_controller.v"/>
      <outfile xil_pn:name="F_Exc.v"/>
      <outfile xil_pn:name="M_Exc.v"/>
      <outfile xil_pn:name="M_controller.v"/>
      <outfile xil_pn:name="W_controller.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="dmext.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="gpr.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux_2.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="pathway.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pipe_pc_DE.v"/>
      <outfile xil_pn:name="pipe_pc_EM.v"/>
      <outfile xil_pn:name="pipe_pc_FD.v"/>
      <outfile xil_pn:name="pipe_pc_MW.v"/>
      <outfile xil_pn:name="pipeline_BD.v"/>
      <outfile xil_pn:name="pipeline_Dout.v"/>
      <outfile xil_pn:name="pipeline_ExcCode.v"/>
      <outfile xil_pn:name="pipeline_overflow.v"/>
      <outfile xil_pn:name="pipeline_register.v"/>
      <outfile xil_pn:name="stop.v"/>
      <outfile xil_pn:name="test_DE.v"/>
      <outfile xil_pn:name="test_EM.v"/>
      <outfile xil_pn:name="test_FD.v"/>
      <outfile xil_pn:name="test_MW.v"/>
      <outfile xil_pn:name="test_mips.v"/>
      <outfile xil_pn:name="timer.v"/>
      <outfile xil_pn:name="transform.v"/>
      <outfile xil_pn:name="xlu.v"/>
    </transform>
    <transform xil_pn:end_ts="1577298788" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8583012287900267823" xil_pn:start_ts="1577298788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577298788" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4955280877545637461" xil_pn:start_ts="1577298788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576770276" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4042535861443351527" xil_pn:start_ts="1576770276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577327175" xil_pn:in_ck="1293235412349196825" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1577327175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="D_Exc.v"/>
      <outfile xil_pn:name="D_controller.v"/>
      <outfile xil_pn:name="E_Exc.v"/>
      <outfile xil_pn:name="E_controller.v"/>
      <outfile xil_pn:name="F_Exc.v"/>
      <outfile xil_pn:name="M_Exc.v"/>
      <outfile xil_pn:name="M_controller.v"/>
      <outfile xil_pn:name="W_controller.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="dmext.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="gpr.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux_2.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="pathway.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pipe_pc_DE.v"/>
      <outfile xil_pn:name="pipe_pc_EM.v"/>
      <outfile xil_pn:name="pipe_pc_FD.v"/>
      <outfile xil_pn:name="pipe_pc_MW.v"/>
      <outfile xil_pn:name="pipeline_BD.v"/>
      <outfile xil_pn:name="pipeline_Dout.v"/>
      <outfile xil_pn:name="pipeline_ExcCode.v"/>
      <outfile xil_pn:name="pipeline_overflow.v"/>
      <outfile xil_pn:name="pipeline_register.v"/>
      <outfile xil_pn:name="stop.v"/>
      <outfile xil_pn:name="test_DE.v"/>
      <outfile xil_pn:name="test_EM.v"/>
      <outfile xil_pn:name="test_FD.v"/>
      <outfile xil_pn:name="test_MW.v"/>
      <outfile xil_pn:name="test_mips.v"/>
      <outfile xil_pn:name="timer.v"/>
      <outfile xil_pn:name="transform.v"/>
      <outfile xil_pn:name="xlu.v"/>
    </transform>
    <transform xil_pn:end_ts="1577327179" xil_pn:in_ck="1293235412349196825" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4837165812618891653" xil_pn:start_ts="1577327175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_mips_beh.prj"/>
      <outfile xil_pn:name="test_mips_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1577327179" xil_pn:in_ck="-5268288733447729693" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1830495858618109278" xil_pn:start_ts="1577327179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_mips_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
