#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May  7 09:26:44 2023
# Process ID: 10732
# Current directory: C:/Users/lifei/Desktop/FPGA/_Cnt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11820 C:\Users\lifei\Desktop\FPGA\_Cnt\_Cnt.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/_Cnt/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/_Cnt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/_Cnt/_Cnt.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: _Cnt
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1230.812 ; gain = 166.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_Cnt' [C:/Users/lifei/Desktop/FPGA/_Cnt/_Cnt.srcs/sources_1/new/_Cnt.v:23]
	Parameter T1MS bound to: 50000 - type: integer 
WARNING: [Synth 8-5788] Register Led_reg in module _Cnt is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lifei/Desktop/FPGA/_Cnt/_Cnt.srcs/sources_1/new/_Cnt.v:130]
INFO: [Synth 8-6155] done synthesizing module '_Cnt' (1#1) [C:/Users/lifei/Desktop/FPGA/_Cnt/_Cnt.srcs/sources_1/new/_Cnt.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.797 ; gain = 214.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.797 ; gain = 214.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.797 ; gain = 214.578
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lifei/Desktop/FPGA/_Cnt/_Cnt.srcs/constrs_1/new/A.xdc]
Finished Parsing XDC File [C:/Users/lifei/Desktop/FPGA/_Cnt/_Cnt.srcs/constrs_1/new/A.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.266 ; gain = 352.047
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1416.266 ; gain = 540.059
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  7 09:35:22 2023...
