// Seed: 3622158114
module module_0 (
    input  wand id_0,
    output tri  id_1
);
  wire id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output uwire id_2,
    input wire id_3,
    input wire id_4,
    input supply0 id_5
    , id_24,
    output logic id_6,
    input supply0 id_7,
    output wire id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output wire id_14,
    output tri0 id_15,
    input supply1 id_16,
    input tri0 id_17
    , id_25,
    output wor id_18,
    input supply0 id_19,
    input logic id_20,
    input tri id_21,
    output tri id_22
);
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_10
  );
  always @(1 or id_5) begin : LABEL_0
    id_6 <= id_20;
  end
  wire id_27;
  id_28(
      .id_0(id_17), .id_1(id_24), .id_2(1), .id_3(id_16), .id_4(id_11)
  );
endmodule
