// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_pp0_stage0 = 8'd64;
parameter    ap_ST_fsm_state51 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_read;
input  [31:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter38;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln2314_reg_3036;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter37_reg;
reg   [0:0] or_ln1494_3_reg_3155;
reg   [0:0] select_ln2350_3_reg_3151;
reg   [0:0] icmp_ln2403_reg_3214;
reg   [0:0] icmp_ln2403_1_reg_3218;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter43;
reg   [0:0] and_ln2426_reg_3226;
reg   [0:0] and_ln2426_reg_3226_pp0_iter42_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [14:0] p_Val2_11_reg_580;
reg   [14:0] p_Val2_11_reg_580_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state7_pp0_stage0_iter0;
wire    ap_block_state8_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state11_pp0_stage0_iter4;
wire    ap_block_state12_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state14_pp0_stage0_iter7;
wire    ap_block_state15_pp0_stage0_iter8;
wire    ap_block_state16_pp0_stage0_iter9;
wire    ap_block_state17_pp0_stage0_iter10;
wire    ap_block_state18_pp0_stage0_iter11;
wire    ap_block_state19_pp0_stage0_iter12;
wire    ap_block_state20_pp0_stage0_iter13;
wire    ap_block_state21_pp0_stage0_iter14;
wire    ap_block_state22_pp0_stage0_iter15;
wire    ap_block_state23_pp0_stage0_iter16;
wire    ap_block_state24_pp0_stage0_iter17;
wire    ap_block_state25_pp0_stage0_iter18;
wire    ap_block_state26_pp0_stage0_iter19;
wire    ap_block_state27_pp0_stage0_iter20;
wire    ap_block_state28_pp0_stage0_iter21;
wire    ap_block_state29_pp0_stage0_iter22;
wire    ap_block_state30_pp0_stage0_iter23;
wire    ap_block_state31_pp0_stage0_iter24;
wire    ap_block_state32_pp0_stage0_iter25;
wire    ap_block_state33_pp0_stage0_iter26;
wire    ap_block_state34_pp0_stage0_iter27;
wire    ap_block_state35_pp0_stage0_iter28;
wire    ap_block_state36_pp0_stage0_iter29;
wire    ap_block_state37_pp0_stage0_iter30;
wire    ap_block_state38_pp0_stage0_iter31;
wire    ap_block_state39_pp0_stage0_iter32;
wire    ap_block_state40_pp0_stage0_iter33;
wire    ap_block_state41_pp0_stage0_iter34;
wire    ap_block_state42_pp0_stage0_iter35;
wire    ap_block_state43_pp0_stage0_iter36;
wire    ap_block_state44_pp0_stage0_iter37;
reg    ap_predicate_op426_read_state45;
reg    ap_predicate_op427_read_state45;
reg    ap_predicate_op428_read_state45;
reg    ap_block_state45_pp0_stage0_iter38;
wire    ap_block_state46_pp0_stage0_iter39;
wire    ap_block_state47_pp0_stage0_iter40;
wire    ap_block_state48_pp0_stage0_iter41;
wire    ap_block_state49_pp0_stage0_iter42;
reg    ap_block_state50_pp0_stage0_iter43;
reg    ap_block_pp0_stage0_11001;
reg   [14:0] p_Val2_11_reg_580_pp0_iter2_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter3_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter4_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter5_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter6_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter7_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter8_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter9_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter10_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter11_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter12_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter13_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter14_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter15_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter16_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter17_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter18_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter19_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter20_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter21_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter22_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter23_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter24_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter25_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter26_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter27_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter28_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter29_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter30_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter31_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter32_reg;
reg   [14:0] p_Val2_11_reg_580_pp0_iter33_reg;
wire  signed [15:0] srows_fu_685_p1;
reg  signed [15:0] srows_reg_2820;
wire   [14:0] trunc_ln2289_1_fu_689_p1;
reg   [14:0] trunc_ln2289_1_reg_2827;
wire  signed [15:0] scols_fu_693_p1;
reg  signed [15:0] scols_reg_2832;
wire   [14:0] trunc_ln2290_1_fu_697_p1;
reg   [14:0] trunc_ln2290_1_reg_2839;
reg   [0:0] tmp_11_reg_2849;
reg   [0:0] tmp_14_reg_2860;
wire   [96:0] grp_fu_713_p2;
reg   [96:0] mul_ln1148_reg_2866;
wire    ap_CS_fsm_state2;
reg   [26:0] tmp_13_reg_2871;
wire   [96:0] grp_fu_739_p2;
reg   [96:0] mul_ln1148_1_reg_2876;
reg   [24:0] tmp_16_reg_2881;
wire  signed [31:0] row_rate_V_fu_840_p1;
reg  signed [31:0] row_rate_V_reg_2886;
wire    ap_CS_fsm_state3;
wire   [26:0] trunc_ln703_1_fu_844_p1;
reg   [26:0] trunc_ln703_1_reg_2892;
wire  signed [31:0] col_rate_V_fu_890_p1;
reg  signed [31:0] col_rate_V_reg_2898;
wire   [24:0] trunc_ln703_2_fu_894_p1;
reg   [24:0] trunc_ln703_2_reg_2904;
reg   [0:0] tmp_17_reg_2910;
reg   [25:0] trunc_ln1148_3_reg_2915;
reg   [0:0] tmp_19_reg_2920;
reg   [25:0] trunc_ln1148_5_reg_2925;
reg   [19:0] offset_row_V_reg_2930;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_18_reg_2935;
reg   [19:0] offset_col_V_reg_2940;
reg   [0:0] tmp_21_reg_2945;
wire   [0:0] icmp_ln1494_fu_1044_p2;
reg   [0:0] icmp_ln1494_reg_2950;
wire   [0:0] icmp_ln1494_1_fu_1049_p2;
reg   [0:0] icmp_ln1494_1_reg_2955;
wire   [14:0] tmp_V_4_fu_1075_p3;
reg   [14:0] tmp_V_4_reg_2962;
wire    ap_CS_fsm_state5;
wire   [14:0] tmp_V_5_fu_1087_p3;
reg   [14:0] tmp_V_5_reg_2967;
wire  signed [31:0] sext_ln703_fu_1102_p1;
reg  signed [31:0] sext_ln703_reg_2972;
wire  signed [31:0] sext_ln703_1_fu_1114_p1;
reg  signed [31:0] sext_ln703_1_reg_2977;
wire   [16:0] add_ln2340_fu_1121_p2;
reg   [16:0] add_ln2340_reg_2982;
wire   [15:0] sx_fu_1127_p2;
reg   [15:0] sx_reg_2989;
wire   [16:0] add_ln2345_fu_1135_p2;
reg   [16:0] add_ln2345_reg_2994;
wire   [15:0] sy_fu_1141_p2;
reg   [15:0] sy_reg_3000;
wire   [0:0] icmp_ln2313_fu_1150_p2;
wire    ap_CS_fsm_state6;
wire   [14:0] i_fu_1155_p2;
reg   [14:0] i_reg_3009;
wire   [31:0] zext_ln728_fu_1169_p1;
reg   [31:0] zext_ln728_reg_3014;
wire   [15:0] add_ln2357_fu_1173_p2;
reg   [15:0] add_ln2357_reg_3019;
wire   [0:0] icmp_ln2361_fu_1179_p2;
reg   [0:0] icmp_ln2361_reg_3025;
wire   [0:0] row_wr_2_fu_1185_p2;
reg   [0:0] row_wr_2_reg_3031;
wire   [0:0] icmp_ln2314_fu_1191_p2;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter1_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter2_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter3_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter4_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter5_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter6_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter7_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter8_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter9_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter10_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter11_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter12_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter13_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter14_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter15_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter16_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter17_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter18_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter19_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter20_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter21_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter22_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter23_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter24_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter25_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter26_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter27_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter28_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter29_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter30_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter31_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter32_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter33_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter34_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter35_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter36_reg;
reg   [0:0] icmp_ln2314_reg_3036_pp0_iter38_reg;
wire   [14:0] j_fu_1196_p2;
reg   [14:0] j_reg_3040;
reg    ap_enable_reg_pp0_iter0;
wire   [15:0] zext_ln2314_fu_1223_p1;
reg   [15:0] zext_ln2314_reg_3050;
reg   [15:0] zext_ln2314_reg_3050_pp0_iter35_reg;
reg   [15:0] zext_ln2314_reg_3050_pp0_iter36_reg;
wire   [15:0] trunc_ln1038_fu_1227_p1;
wire   [15:0] add_ln2323_fu_1231_p2;
wire   [15:0] trunc_ln1038_1_fu_1237_p1;
wire   [0:0] icmp_ln2350_fu_1241_p2;
reg   [0:0] icmp_ln2350_reg_3070;
reg   [0:0] icmp_ln2350_reg_3070_pp0_iter35_reg;
reg   [0:0] icmp_ln2350_reg_3070_pp0_iter36_reg;
wire   [0:0] col_wr_1_fu_1247_p2;
reg   [0:0] col_wr_1_reg_3082;
reg   [0:0] col_wr_1_reg_3082_pp0_iter35_reg;
reg   [0:0] col_wr_1_reg_3082_pp0_iter36_reg;
wire   [31:0] mul_ln703_fu_1257_p2;
reg   [31:0] mul_ln703_reg_3087;
wire   [31:0] mul_ln703_1_fu_1266_p2;
reg   [31:0] mul_ln703_1_reg_3092;
wire  signed [31:0] fy_V_fu_1271_p2;
reg  signed [31:0] fy_V_reg_3097;
wire  signed [31:0] fx_V_fu_1275_p2;
reg  signed [31:0] fx_V_reg_3102;
wire  signed [15:0] sx_2_fu_1321_p3;
reg  signed [15:0] sx_2_reg_3107;
wire  signed [15:0] sy_2_fu_1371_p3;
reg  signed [15:0] sy_2_reg_3114;
wire   [17:0] sub_ln731_fu_1395_p2;
reg   [17:0] sub_ln731_reg_3121;
reg   [17:0] sub_ln731_reg_3121_pp0_iter37_reg;
wire   [17:0] sub_ln731_1_fu_1417_p2;
reg   [17:0] sub_ln731_1_reg_3126;
reg   [17:0] sub_ln731_1_reg_3126_pp0_iter37_reg;
wire   [0:0] icmp_ln1494_2_fu_1458_p2;
reg   [0:0] icmp_ln1494_2_reg_3131;
wire   [0:0] icmp_ln1494_3_fu_1484_p2;
reg   [0:0] icmp_ln1494_3_reg_3136;
wire   [0:0] icmp_ln2340_fu_1493_p2;
reg   [0:0] icmp_ln2340_reg_3141;
reg   [0:0] icmp_ln2340_reg_3141_pp0_iter38_reg;
wire   [0:0] icmp_ln2345_fu_1507_p2;
reg   [0:0] icmp_ln2345_reg_3146;
reg   [0:0] icmp_ln2345_reg_3146_pp0_iter38_reg;
wire   [0:0] select_ln2350_3_fu_1580_p3;
wire   [0:0] or_ln1494_3_fu_1637_p2;
wire  signed [63:0] sext_ln2401_fu_1653_p1;
reg  signed [63:0] sext_ln2401_reg_3159;
wire   [10:0] k_buf_val_val_0_0_ad_gep_fu_497_p3;
reg   [10:0] k_buf_val_val_0_0_ad_reg_3196;
wire   [10:0] k_buf_val_val_0_1_ad_gep_fu_504_p3;
reg   [10:0] k_buf_val_val_0_1_ad_reg_3202;
wire   [10:0] k_buf_val_val_0_2_ad_gep_fu_511_p3;
reg   [10:0] k_buf_val_val_0_2_ad_reg_3208;
wire   [0:0] icmp_ln2403_fu_1670_p2;
wire   [0:0] icmp_ln2403_1_fu_1679_p2;
wire   [0:0] icmp_ln2409_fu_1688_p2;
reg   [0:0] icmp_ln2409_reg_3222;
wire   [0:0] and_ln2426_fu_1716_p2;
reg   [0:0] and_ln2426_reg_3226_pp0_iter38_reg;
reg   [0:0] and_ln2426_reg_3226_pp0_iter39_reg;
reg   [0:0] and_ln2426_reg_3226_pp0_iter40_reg;
reg   [0:0] and_ln2426_reg_3226_pp0_iter41_reg;
wire   [19:0] p_Val2_18_fu_1758_p3;
reg   [19:0] p_Val2_18_reg_3230;
wire   [19:0] p_Val2_19_fu_1772_p3;
reg   [19:0] p_Val2_19_reg_3236;
wire  signed [19:0] v1_V_fu_1868_p2;
reg  signed [19:0] v1_V_reg_3242;
reg  signed [19:0] v1_V_reg_3242_pp0_iter40_reg;
wire  signed [19:0] p_Val2_20_fu_1873_p3;
reg  signed [19:0] p_Val2_20_reg_3247;
wire   [19:0] p_Val2_21_fu_1879_p3;
reg   [19:0] p_Val2_21_reg_3253;
reg   [7:0] win_val_0_val_1_0_3_reg_3258;
reg   [7:0] win_val_0_val_1_1_3_reg_3263;
reg   [7:0] win_val_0_val_1_2_3_reg_3268;
reg   [7:0] win_val_1_val_1_0_4_reg_3273;
reg   [7:0] win_val_1_val_1_1_4_reg_3278;
reg   [7:0] win_val_1_val_1_2_4_reg_3283;
wire  signed [27:0] sext_ln1118_fu_1921_p1;
reg  signed [27:0] sext_ln1118_reg_3288;
wire  signed [27:0] mul_ln1118_2_fu_2616_p2;
reg  signed [27:0] mul_ln1118_2_reg_3295;
wire  signed [27:0] mul_ln1118_4_fu_2622_p2;
reg  signed [27:0] mul_ln1118_4_reg_3300;
wire  signed [27:0] mul_ln1118_10_fu_2628_p2;
reg  signed [27:0] mul_ln1118_10_reg_3305;
wire  signed [27:0] mul_ln1118_12_fu_2634_p2;
reg  signed [27:0] mul_ln1118_12_reg_3310;
wire  signed [27:0] mul_ln1118_18_fu_2640_p2;
reg  signed [27:0] mul_ln1118_18_reg_3315;
wire  signed [27:0] mul_ln1118_20_fu_2646_p2;
reg  signed [27:0] mul_ln1118_20_reg_3320;
wire  signed [47:0] sext_ln1118_4_fu_1956_p1;
reg  signed [47:0] sext_ln1118_4_reg_3325;
wire  signed [27:0] mul_ln1118_fu_2652_p2;
reg  signed [27:0] mul_ln1118_reg_3332;
wire   [47:0] mul_ln1118_3_fu_1968_p2;
reg   [47:0] mul_ln1118_3_reg_3337;
wire   [47:0] mul_ln1118_5_fu_1977_p2;
reg   [47:0] mul_ln1118_5_reg_3342;
wire  signed [27:0] mul_ln1118_6_fu_2657_p2;
reg  signed [27:0] mul_ln1118_6_reg_3347;
wire  signed [27:0] mul_ln1118_8_fu_2663_p2;
reg  signed [27:0] mul_ln1118_8_reg_3352;
wire   [47:0] mul_ln1118_11_fu_1992_p2;
reg   [47:0] mul_ln1118_11_reg_3357;
wire   [47:0] mul_ln1118_13_fu_2001_p2;
reg   [47:0] mul_ln1118_13_reg_3362;
wire  signed [27:0] mul_ln1118_14_fu_2668_p2;
reg  signed [27:0] mul_ln1118_14_reg_3367;
wire  signed [27:0] mul_ln1118_16_fu_2674_p2;
reg  signed [27:0] mul_ln1118_16_reg_3372;
wire   [47:0] mul_ln1118_19_fu_2016_p2;
reg   [47:0] mul_ln1118_19_reg_3377;
wire   [47:0] mul_ln1118_21_fu_2025_p2;
reg   [47:0] mul_ln1118_21_reg_3382;
wire  signed [27:0] mul_ln1118_22_fu_2679_p2;
reg  signed [27:0] mul_ln1118_22_reg_3387;
wire   [47:0] mul_ln1118_1_fu_2040_p2;
reg   [47:0] mul_ln1118_1_reg_3392;
wire   [47:0] mul_ln1118_7_fu_2049_p2;
reg   [47:0] mul_ln1118_7_reg_3397;
wire   [47:0] add_ln1192_fu_2054_p2;
reg   [47:0] add_ln1192_reg_3402;
wire   [47:0] mul_ln1118_9_fu_2061_p2;
reg   [47:0] mul_ln1118_9_reg_3407;
wire   [47:0] mul_ln1118_15_fu_2070_p2;
reg   [47:0] mul_ln1118_15_reg_3412;
wire   [47:0] add_ln1192_4_fu_2075_p2;
reg   [47:0] add_ln1192_4_reg_3417;
wire   [47:0] mul_ln1118_17_fu_2082_p2;
reg   [47:0] mul_ln1118_17_reg_3422;
wire   [47:0] mul_ln1118_23_fu_2091_p2;
reg   [47:0] mul_ln1118_23_reg_3427;
wire   [47:0] add_ln1192_7_fu_2096_p2;
reg   [47:0] add_ln1192_7_reg_3432;
reg   [0:0] p_Result_11_reg_3437;
wire   [7:0] p_Val2_23_fu_2147_p2;
reg   [7:0] p_Val2_23_reg_3444;
wire   [0:0] carry_1_fu_2167_p2;
reg   [0:0] carry_1_reg_3450;
wire   [0:0] Range1_all_ones_fu_2183_p2;
reg   [0:0] Range1_all_ones_reg_3456;
wire   [0:0] Range1_all_zeros_fu_2189_p2;
reg   [0:0] Range1_all_zeros_reg_3462;
reg   [0:0] p_Result_13_reg_3467;
wire   [7:0] p_Val2_26_fu_2242_p2;
reg   [7:0] p_Val2_26_reg_3474;
wire   [0:0] carry_3_fu_2262_p2;
reg   [0:0] carry_3_reg_3480;
wire   [0:0] Range1_all_ones_1_fu_2278_p2;
reg   [0:0] Range1_all_ones_1_reg_3486;
wire   [0:0] Range1_all_zeros_1_fu_2284_p2;
reg   [0:0] Range1_all_zeros_1_reg_3492;
reg   [0:0] p_Result_15_reg_3497;
wire   [7:0] p_Val2_29_fu_2337_p2;
reg   [7:0] p_Val2_29_reg_3504;
wire   [0:0] carry_5_fu_2357_p2;
reg   [0:0] carry_5_reg_3510;
wire   [0:0] Range1_all_ones_2_fu_2373_p2;
reg   [0:0] Range1_all_ones_2_reg_3516;
wire   [0:0] Range1_all_zeros_2_fu_2379_p2;
reg   [0:0] Range1_all_zeros_2_reg_3522;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter39;
reg    ap_condition_pp0_exit_iter38_state45;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg   [10:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
reg    k_buf_val_val_0_0_we0;
wire   [7:0] k_buf_val_val_0_0_q0;
wire   [10:0] k_buf_val_val_0_0_address1;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [10:0] k_buf_val_val_0_1_address0;
reg    k_buf_val_val_0_1_ce0;
reg    k_buf_val_val_0_1_we0;
wire   [7:0] k_buf_val_val_0_1_q0;
wire   [10:0] k_buf_val_val_0_1_address1;
reg    k_buf_val_val_0_1_ce1;
reg    k_buf_val_val_0_1_we1;
reg   [10:0] k_buf_val_val_0_2_address0;
reg    k_buf_val_val_0_2_ce0;
reg    k_buf_val_val_0_2_we0;
wire   [7:0] k_buf_val_val_0_2_q0;
wire   [10:0] k_buf_val_val_0_2_address1;
reg    k_buf_val_val_0_2_ce1;
reg    k_buf_val_val_0_2_we1;
wire   [10:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [10:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
wire   [10:0] k_buf_val_val_1_1_address0;
reg    k_buf_val_val_1_1_ce0;
wire   [7:0] k_buf_val_val_1_1_q0;
wire   [10:0] k_buf_val_val_1_1_address1;
reg    k_buf_val_val_1_1_ce1;
reg    k_buf_val_val_1_1_we1;
wire   [10:0] k_buf_val_val_1_2_address0;
reg    k_buf_val_val_1_2_ce0;
wire   [7:0] k_buf_val_val_1_2_q0;
wire   [10:0] k_buf_val_val_1_2_address1;
reg    k_buf_val_val_1_2_ce1;
reg    k_buf_val_val_1_2_we1;
reg   [14:0] p_Val2_10_reg_569;
wire    ap_CS_fsm_state51;
reg   [14:0] ap_phi_mux_p_Val2_11_phi_fu_584_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter1_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter2_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter3_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter4_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter5_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter6_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter7_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter8_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter9_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter10_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter11_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter12_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter13_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter14_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter15_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter16_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter17_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter18_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter19_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter20_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter21_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter22_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter23_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter24_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter25_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter26_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter27_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter28_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter29_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter30_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter31_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter32_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter33_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter34_dy_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter35_dy_reg_592;
wire   [15:0] ap_phi_reg_pp0_iter0_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter1_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter2_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter3_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter4_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter5_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter6_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter7_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter8_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter9_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter10_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter11_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter12_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter13_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter14_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter15_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter16_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter17_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter18_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter19_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter20_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter21_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter22_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter23_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter24_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter25_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter26_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter27_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter28_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter29_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter30_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter31_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter32_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter33_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter34_dx_reg_601;
reg   [15:0] ap_phi_reg_pp0_iter35_dx_reg_601;
reg   [7:0] ap_phi_mux_win_val_val_1_0_2_2_phi_fu_613_p10;
wire   [7:0] ap_phi_reg_pp0_iter38_win_val_val_1_0_2_2_reg_610;
reg   [7:0] ap_phi_mux_win_val_val_1_0_1_2_phi_fu_633_p10;
wire   [7:0] ap_phi_reg_pp0_iter38_win_val_val_1_0_1_2_reg_630;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_phi_fu_653_p10;
wire   [7:0] ap_phi_reg_pp0_iter38_win_val_val_1_0_0_2_reg_650;
reg   [0:0] row_wr_1_fu_270;
wire   [0:0] row_wr_4_fu_1594_p3;
reg   [0:0] row_rd_0_fu_274;
reg   [15:0] pre_fx_0_fu_278;
wire   [15:0] select_ln1494_3_fu_1625_p3;
reg   [15:0] pre_fy_0_fu_282;
wire   [15:0] select_ln2350_1_fu_1555_p3;
reg   [15:0] x_1_fu_286;
wire  signed [15:0] select_ln2350_fu_1536_p3;
wire   [15:0] x_fu_1705_p2;
reg   [7:0] tmp_fu_290;
reg   [7:0] ap_sig_allocacmp_s_val_2_029_load;
reg   [7:0] tmp_5_fu_294;
reg   [7:0] ap_sig_allocacmp_tmp_5_load;
reg   [7:0] win_val_0_val_1_0_fu_298;
reg   [7:0] win_val_0_val_1_1_fu_302;
reg   [7:0] win_val_0_val_1_2_fu_306;
reg   [7:0] win_val_0_val_1_0_1_fu_310;
reg   [7:0] win_val_0_val_1_1_1_fu_314;
reg   [7:0] win_val_0_val_1_2_1_fu_318;
reg   [7:0] win_val_1_val_1_0_fu_322;
reg   [7:0] win_val_1_val_1_1_fu_326;
reg   [7:0] win_val_1_val_1_2_fu_330;
reg   [7:0] win_val_1_val_1_0_1_fu_334;
reg   [7:0] win_val_1_val_1_1_1_fu_338;
reg   [7:0] win_val_1_val_1_2_1_fu_342;
reg   [7:0] tmp_8_fu_346;
reg   [7:0] ap_sig_allocacmp_tmp_8_load;
reg    ap_block_pp0_stage0_01001;
wire  signed [47:0] t_V_fu_701_p3;
wire   [49:0] grp_fu_713_p1;
wire  signed [47:0] t_V_1_fu_727_p3;
wire   [49:0] grp_fu_739_p1;
wire   [96:0] sub_ln1148_4_fu_798_p2;
wire   [26:0] tmp_12_fu_803_p4;
wire  signed [47:0] sext_ln1148_1_fu_813_p1;
wire  signed [47:0] sext_ln1148_2_fu_817_p1;
wire   [47:0] select_ln1148_2_fu_820_p3;
wire   [47:0] sub_ln1148_5_fu_827_p2;
wire   [47:0] select_ln1148_3_fu_833_p3;
wire   [96:0] sub_ln1148_6_fu_848_p2;
wire   [24:0] tmp_15_fu_853_p4;
wire  signed [47:0] sext_ln1148_4_fu_863_p1;
wire  signed [47:0] sext_ln1148_5_fu_867_p1;
wire   [47:0] select_ln1148_4_fu_870_p3;
wire   [47:0] sub_ln1148_7_fu_877_p2;
wire   [47:0] select_ln1148_5_fu_883_p3;
wire   [26:0] sub_ln1148_fu_934_p2;
wire   [25:0] trunc_ln1148_2_fu_939_p4;
wire   [25:0] sub_ln1148_1_fu_949_p2;
wire   [25:0] select_ln1148_fu_955_p3;
wire   [25:0] ret_V_11_fu_961_p2;
wire   [24:0] sub_ln1148_2_fu_985_p2;
wire   [23:0] tmp_20_fu_990_p4;
wire  signed [24:0] sext_ln1148_6_fu_1000_p1;
wire   [24:0] sub_ln1148_3_fu_1004_p2;
wire  signed [25:0] sext_ln1148_7_fu_1010_p1;
wire   [25:0] select_ln1148_1_fu_1014_p3;
wire   [25:0] ret_V_12_fu_1020_p2;
wire   [19:0] zext_ln415_fu_1054_p1;
wire   [19:0] zext_ln415_1_fu_1062_p1;
wire   [0:0] icmp_ln2302_fu_1070_p2;
wire   [0:0] icmp_ln2303_fu_1082_p2;
wire   [19:0] p_Val2_12_fu_1057_p2;
wire   [25:0] shl_ln_fu_1094_p3;
wire   [19:0] p_Val2_13_fu_1065_p2;
wire   [25:0] shl_ln703_1_fu_1106_p3;
wire  signed [16:0] sext_ln2340_fu_1118_p1;
wire  signed [16:0] sext_ln2345_fu_1132_p1;
wire   [30:0] t_V_4_fu_1161_p3;
wire   [15:0] zext_ln2313_fu_1146_p1;
wire   [30:0] grp_fu_1202_p0;
wire   [30:0] t_V_5_fu_1206_p3;
wire   [30:0] grp_fu_1218_p0;
wire   [15:0] grp_fu_1202_p2;
wire   [15:0] grp_fu_1218_p2;
wire  signed [15:0] mul_ln703_fu_1257_p1;
wire  signed [15:0] mul_ln703_1_fu_1266_p1;
wire   [15:0] trunc_ln851_fu_1297_p1;
wire   [15:0] ret_V_fu_1279_p4;
wire   [0:0] icmp_ln851_fu_1301_p2;
wire   [15:0] ret_V_4_fu_1307_p2;
wire   [0:0] p_Result_s_fu_1289_p3;
wire   [15:0] select_ln851_fu_1313_p3;
wire   [15:0] trunc_ln851_1_fu_1347_p1;
wire   [15:0] ret_V_2_fu_1329_p4;
wire   [0:0] icmp_ln851_1_fu_1351_p2;
wire   [15:0] ret_V_5_fu_1357_p2;
wire   [0:0] p_Result_1_fu_1339_p3;
wire   [15:0] select_ln851_1_fu_1363_p3;
wire   [1:0] trunc_ln731_1_fu_1383_p1;
wire   [17:0] trunc_ln731_fu_1379_p1;
wire   [17:0] shl_ln1_fu_1387_p3;
wire   [1:0] trunc_ln731_3_fu_1405_p1;
wire   [17:0] trunc_ln731_2_fu_1401_p1;
wire   [17:0] shl_ln731_2_fu_1409_p3;
wire   [31:0] rhs_V_fu_1441_p3;
wire  signed [32:0] lhs_V_fu_1438_p1;
wire  signed [32:0] sext_ln728_fu_1448_p1;
wire   [32:0] ret_V_6_fu_1452_p2;
wire   [31:0] rhs_V_1_fu_1467_p3;
wire  signed [32:0] lhs_V_1_fu_1464_p1;
wire  signed [32:0] sext_ln728_1_fu_1474_p1;
wire   [32:0] ret_V_7_fu_1478_p2;
wire  signed [16:0] sext_ln2340_1_fu_1490_p1;
wire  signed [16:0] sext_ln2345_1_fu_1504_p1;
wire  signed [15:0] pre_fy_fu_1512_p3;
wire   [0:0] and_ln1494_fu_1543_p2;
wire   [15:0] select_ln2361_fu_1529_p3;
wire   [15:0] select_ln1494_fu_1547_p3;
wire   [0:0] icmp_ln2364_fu_1523_p2;
wire   [0:0] or_ln1494_fu_1569_p2;
wire   [0:0] or_ln1494_1_fu_1575_p2;
wire   [0:0] row_wr_fu_1518_p2;
wire   [0:0] row_wr_3_fu_1587_p3;
wire  signed [15:0] pre_fx_fu_1498_p3;
wire   [15:0] add_ln2378_fu_1601_p2;
wire   [15:0] select_ln2350_2_fu_1562_p3;
wire   [15:0] select_ln2380_fu_1618_p3;
wire   [0:0] icmp_ln2383_fu_1612_p2;
wire   [0:0] or_ln1494_2_fu_1632_p2;
wire   [0:0] col_wr_fu_1606_p2;
wire  signed [16:0] sext_ln2403_fu_1666_p1;
wire  signed [16:0] sext_ln2403_1_fu_1675_p1;
wire  signed [16:0] sext_ln2409_fu_1684_p1;
wire   [0:0] col_wr_2_fu_1642_p3;
wire   [19:0] u_V_fu_1751_p3;
wire   [19:0] v_V_fu_1765_p3;
wire   [19:0] u1_V_fu_1863_p2;
wire  signed [19:0] mul_ln1118_3_fu_1968_p0;
wire  signed [47:0] sext_ln1118_3_fu_1953_p1;
wire  signed [27:0] mul_ln1118_3_fu_1968_p1;
wire  signed [19:0] mul_ln1118_5_fu_1977_p0;
wire  signed [27:0] mul_ln1118_5_fu_1977_p1;
wire  signed [19:0] mul_ln1118_11_fu_1992_p0;
wire  signed [27:0] mul_ln1118_11_fu_1992_p1;
wire  signed [19:0] mul_ln1118_13_fu_2001_p0;
wire  signed [27:0] mul_ln1118_13_fu_2001_p1;
wire  signed [19:0] mul_ln1118_19_fu_2016_p0;
wire  signed [27:0] mul_ln1118_19_fu_2016_p1;
wire  signed [19:0] mul_ln1118_21_fu_2025_p0;
wire  signed [27:0] mul_ln1118_21_fu_2025_p1;
wire  signed [19:0] mul_ln1118_1_fu_2040_p0;
wire  signed [47:0] sext_ln1118_1_fu_2034_p1;
wire  signed [27:0] mul_ln1118_1_fu_2040_p1;
wire  signed [19:0] mul_ln1118_7_fu_2049_p0;
wire  signed [27:0] mul_ln1118_7_fu_2049_p1;
wire  signed [19:0] mul_ln1118_9_fu_2061_p0;
wire  signed [27:0] mul_ln1118_9_fu_2061_p1;
wire  signed [19:0] mul_ln1118_15_fu_2070_p0;
wire  signed [27:0] mul_ln1118_15_fu_2070_p1;
wire  signed [19:0] mul_ln1118_17_fu_2082_p0;
wire  signed [27:0] mul_ln1118_17_fu_2082_p1;
wire  signed [19:0] mul_ln1118_23_fu_2091_p0;
wire  signed [27:0] mul_ln1118_23_fu_2091_p1;
wire   [47:0] add_ln1192_2_fu_2100_p2;
wire   [47:0] add_ln1192_1_fu_2104_p2;
wire   [0:0] tmp_29_fu_2135_p3;
wire   [7:0] zext_ln415_2_fu_2143_p1;
wire   [7:0] p_Val2_22_fu_2117_p4;
wire   [0:0] tmp_30_fu_2153_p3;
wire   [0:0] p_Result_12_fu_2127_p3;
wire   [0:0] xor_ln416_fu_2161_p2;
wire   [3:0] p_Result_2_i_i_fu_2173_p4;
wire   [47:0] add_ln1192_6_fu_2195_p2;
wire   [47:0] add_ln1192_3_fu_2199_p2;
wire   [0:0] tmp_33_fu_2230_p3;
wire   [7:0] zext_ln415_3_fu_2238_p1;
wire   [7:0] p_Val2_25_fu_2212_p4;
wire   [0:0] tmp_34_fu_2248_p3;
wire   [0:0] p_Result_14_fu_2222_p3;
wire   [0:0] xor_ln416_1_fu_2256_p2;
wire   [3:0] p_Result_2_i_i1_fu_2268_p4;
wire   [47:0] add_ln1192_8_fu_2290_p2;
wire   [47:0] add_ln1192_5_fu_2294_p2;
wire   [0:0] tmp_37_fu_2325_p3;
wire   [7:0] zext_ln415_4_fu_2333_p1;
wire   [7:0] p_Val2_28_fu_2307_p4;
wire   [0:0] tmp_38_fu_2343_p3;
wire   [0:0] p_Result_16_fu_2317_p3;
wire   [0:0] xor_ln416_2_fu_2351_p2;
wire   [3:0] p_Result_2_i_i2_fu_2363_p4;
wire   [0:0] and_ln781_fu_2390_p2;
wire   [0:0] xor_ln781_fu_2394_p2;
wire   [0:0] deleted_zeros_fu_2385_p3;
wire   [0:0] or_ln785_fu_2405_p2;
wire   [0:0] xor_ln340_fu_2416_p2;
wire   [0:0] or_ln340_fu_2421_p2;
wire   [0:0] overflow_fu_2410_p2;
wire   [0:0] and_ln340_fu_2427_p2;
wire   [0:0] neg_src_5_fu_2400_p2;
wire   [0:0] or_ln340_1_fu_2433_p2;
wire   [7:0] select_ln340_fu_2439_p3;
wire   [7:0] select_ln396_fu_2446_p3;
wire   [0:0] and_ln781_1_fu_2467_p2;
wire   [0:0] xor_ln781_1_fu_2471_p2;
wire   [0:0] deleted_zeros_1_fu_2462_p3;
wire   [0:0] or_ln785_1_fu_2482_p2;
wire   [0:0] xor_ln340_1_fu_2493_p2;
wire   [0:0] or_ln340_2_fu_2498_p2;
wire   [0:0] overflow_1_fu_2487_p2;
wire   [0:0] and_ln340_1_fu_2504_p2;
wire   [0:0] neg_src_6_fu_2477_p2;
wire   [0:0] or_ln340_3_fu_2510_p2;
wire   [7:0] select_ln340_2_fu_2516_p3;
wire   [7:0] select_ln396_1_fu_2523_p3;
wire   [0:0] and_ln781_2_fu_2544_p2;
wire   [0:0] xor_ln781_2_fu_2548_p2;
wire   [0:0] deleted_zeros_2_fu_2539_p3;
wire   [0:0] or_ln785_2_fu_2559_p2;
wire   [0:0] xor_ln340_2_fu_2570_p2;
wire   [0:0] or_ln340_4_fu_2575_p2;
wire   [0:0] overflow_2_fu_2564_p2;
wire   [0:0] and_ln340_2_fu_2581_p2;
wire   [0:0] neg_src_fu_2554_p2;
wire   [0:0] or_ln340_5_fu_2587_p2;
wire   [7:0] select_ln340_4_fu_2593_p3;
wire   [7:0] select_ln396_2_fu_2600_p3;
wire   [7:0] mul_ln1118_2_fu_2616_p0;
wire  signed [19:0] mul_ln1118_2_fu_2616_p1;
wire  signed [27:0] sext_ln1118_2_fu_1925_p1;
wire   [7:0] mul_ln1118_4_fu_2622_p0;
wire  signed [19:0] mul_ln1118_4_fu_2622_p1;
wire   [7:0] mul_ln1118_10_fu_2628_p0;
wire  signed [19:0] mul_ln1118_10_fu_2628_p1;
wire   [7:0] mul_ln1118_12_fu_2634_p0;
wire  signed [19:0] mul_ln1118_12_fu_2634_p1;
wire   [7:0] mul_ln1118_18_fu_2640_p0;
wire  signed [19:0] mul_ln1118_18_fu_2640_p1;
wire   [7:0] mul_ln1118_20_fu_2646_p0;
wire  signed [19:0] mul_ln1118_20_fu_2646_p1;
wire   [7:0] mul_ln1118_fu_2652_p0;
wire  signed [19:0] mul_ln1118_fu_2652_p1;
wire   [7:0] mul_ln1118_6_fu_2657_p0;
wire  signed [19:0] mul_ln1118_6_fu_2657_p1;
wire  signed [27:0] sext_ln1118_5_fu_1959_p1;
wire   [7:0] mul_ln1118_8_fu_2663_p0;
wire  signed [19:0] mul_ln1118_8_fu_2663_p1;
wire   [7:0] mul_ln1118_14_fu_2668_p0;
wire  signed [19:0] mul_ln1118_14_fu_2668_p1;
wire   [7:0] mul_ln1118_16_fu_2674_p0;
wire  signed [19:0] mul_ln1118_16_fu_2674_p1;
wire   [7:0] mul_ln1118_22_fu_2679_p0;
wire  signed [19:0] mul_ln1118_22_fu_2679_p1;
reg    grp_fu_1202_ce;
reg    grp_fu_1218_ce;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op377_store_state44;
reg    ap_enable_operation_377;
reg    ap_enable_state44_pp0_iter37_stage0;
reg    ap_predicate_op348_load_state44;
reg    ap_enable_operation_348;
reg    ap_predicate_op398_load_state45;
reg    ap_enable_operation_398;
reg    ap_enable_state45_pp0_iter38_stage0;
reg    ap_predicate_op360_load_state44;
reg    ap_enable_operation_360;
reg    ap_predicate_op409_load_state45;
reg    ap_enable_operation_409;
reg    ap_predicate_op430_store_state45;
reg    ap_enable_operation_430;
reg    ap_predicate_op378_store_state44;
reg    ap_enable_operation_378;
reg    ap_predicate_op350_load_state44;
reg    ap_enable_operation_350;
reg    ap_predicate_op399_load_state45;
reg    ap_enable_operation_399;
reg    ap_predicate_op362_load_state44;
reg    ap_enable_operation_362;
reg    ap_predicate_op412_load_state45;
reg    ap_enable_operation_412;
reg    ap_predicate_op431_store_state45;
reg    ap_enable_operation_431;
reg    ap_predicate_op379_store_state44;
reg    ap_enable_operation_379;
reg    ap_predicate_op352_load_state44;
reg    ap_enable_operation_352;
reg    ap_predicate_op400_load_state45;
reg    ap_enable_operation_400;
reg    ap_predicate_op364_load_state44;
reg    ap_enable_operation_364;
reg    ap_predicate_op415_load_state45;
reg    ap_enable_operation_415;
reg    ap_predicate_op432_store_state45;
reg    ap_enable_operation_432;
reg    ap_predicate_op354_load_state44;
reg    ap_enable_operation_354;
reg    ap_predicate_op401_load_state45;
reg    ap_enable_operation_401;
reg    ap_predicate_op410_store_state45;
reg    ap_enable_operation_410;
reg    ap_predicate_op356_load_state44;
reg    ap_enable_operation_356;
reg    ap_predicate_op402_load_state45;
reg    ap_enable_operation_402;
reg    ap_predicate_op413_store_state45;
reg    ap_enable_operation_413;
reg    ap_predicate_op358_load_state44;
reg    ap_enable_operation_358;
reg    ap_predicate_op403_load_state45;
reg    ap_enable_operation_403;
reg    ap_predicate_op416_store_state45;
reg    ap_enable_operation_416;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_1218_p00;
wire   [27:0] mul_ln1118_10_fu_2628_p00;
wire   [27:0] mul_ln1118_12_fu_2634_p00;
wire   [27:0] mul_ln1118_14_fu_2668_p00;
wire   [27:0] mul_ln1118_16_fu_2674_p00;
wire   [27:0] mul_ln1118_18_fu_2640_p00;
wire   [27:0] mul_ln1118_20_fu_2646_p00;
wire   [27:0] mul_ln1118_22_fu_2679_p00;
wire   [27:0] mul_ln1118_2_fu_2616_p00;
wire   [27:0] mul_ln1118_4_fu_2622_p00;
wire   [27:0] mul_ln1118_6_fu_2657_p00;
wire   [27:0] mul_ln1118_8_fu_2663_p00;
wire   [27:0] mul_ln1118_fu_2652_p00;
reg    ap_condition_372;
reg    ap_condition_2868;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
end

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .we0(k_buf_val_val_0_0_we0),
    .d0(ap_sig_allocacmp_tmp_8_load),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_address1),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_1_address0),
    .ce0(k_buf_val_val_0_1_ce0),
    .we0(k_buf_val_val_0_1_we0),
    .d0(ap_sig_allocacmp_tmp_5_load),
    .q0(k_buf_val_val_0_1_q0),
    .address1(k_buf_val_val_0_1_address1),
    .ce1(k_buf_val_val_0_1_ce1),
    .we1(k_buf_val_val_0_1_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_2_address0),
    .ce0(k_buf_val_val_0_2_ce0),
    .we0(k_buf_val_val_0_2_we0),
    .d0(ap_sig_allocacmp_s_val_2_029_load),
    .q0(k_buf_val_val_0_2_q0),
    .address1(k_buf_val_val_0_2_address1),
    .ce1(k_buf_val_val_0_2_ce1),
    .we1(k_buf_val_val_0_2_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Resize_opr_lineareOg #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(k_buf_val_val_0_0_q0)
);

Resize_opr_lineareOg #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_1_address0),
    .ce0(k_buf_val_val_1_1_ce0),
    .q0(k_buf_val_val_1_1_q0),
    .address1(k_buf_val_val_1_1_address1),
    .ce1(k_buf_val_val_1_1_ce1),
    .we1(k_buf_val_val_1_1_we1),
    .d1(k_buf_val_val_0_1_q0)
);

Resize_opr_lineareOg #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_2_address0),
    .ce0(k_buf_val_val_1_2_ce0),
    .q0(k_buf_val_val_1_2_q0),
    .address1(k_buf_val_val_1_2_address1),
    .ce1(k_buf_val_val_1_2_ce1),
    .we1(k_buf_val_val_1_2_we1),
    .d1(k_buf_val_val_0_2_q0)
);

box_mul_48s_50ns_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 97 ))
box_mul_48s_50ns_hbi_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t_V_fu_701_p3),
    .din1(grp_fu_713_p1),
    .ce(1'b1),
    .dout(grp_fu_713_p2)
);

box_mul_48s_50ns_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 97 ))
box_mul_48s_50ns_hbi_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t_V_1_fu_727_p3),
    .din1(grp_fu_739_p1),
    .ce(1'b1),
    .dout(grp_fu_739_p2)
);

box_udiv_31ns_32sibs #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
box_udiv_31ns_32sibs_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1202_p0),
    .din1(row_rate_V_reg_2886),
    .ce(grp_fu_1202_ce),
    .dout(grp_fu_1202_p2)
);

box_udiv_31ns_32sibs #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
box_udiv_31ns_32sibs_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1218_p0),
    .din1(col_rate_V_reg_2898),
    .ce(grp_fu_1218_ce),
    .dout(grp_fu_1218_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U57(
    .din0(mul_ln1118_2_fu_2616_p0),
    .din1(mul_ln1118_2_fu_2616_p1),
    .dout(mul_ln1118_2_fu_2616_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U58(
    .din0(mul_ln1118_4_fu_2622_p0),
    .din1(mul_ln1118_4_fu_2622_p1),
    .dout(mul_ln1118_4_fu_2622_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U59(
    .din0(mul_ln1118_10_fu_2628_p0),
    .din1(mul_ln1118_10_fu_2628_p1),
    .dout(mul_ln1118_10_fu_2628_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U60(
    .din0(mul_ln1118_12_fu_2634_p0),
    .din1(mul_ln1118_12_fu_2634_p1),
    .dout(mul_ln1118_12_fu_2634_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U61(
    .din0(mul_ln1118_18_fu_2640_p0),
    .din1(mul_ln1118_18_fu_2640_p1),
    .dout(mul_ln1118_18_fu_2640_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U62(
    .din0(mul_ln1118_20_fu_2646_p0),
    .din1(mul_ln1118_20_fu_2646_p1),
    .dout(mul_ln1118_20_fu_2646_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U63(
    .din0(mul_ln1118_fu_2652_p0),
    .din1(mul_ln1118_fu_2652_p1),
    .dout(mul_ln1118_fu_2652_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U64(
    .din0(mul_ln1118_6_fu_2657_p0),
    .din1(mul_ln1118_6_fu_2657_p1),
    .dout(mul_ln1118_6_fu_2657_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U65(
    .din0(mul_ln1118_8_fu_2663_p0),
    .din1(mul_ln1118_8_fu_2663_p1),
    .dout(mul_ln1118_8_fu_2663_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U66(
    .din0(mul_ln1118_14_fu_2668_p0),
    .din1(mul_ln1118_14_fu_2668_p1),
    .dout(mul_ln1118_14_fu_2668_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U67(
    .din0(mul_ln1118_16_fu_2674_p0),
    .din1(mul_ln1118_16_fu_2674_p1),
    .dout(mul_ln1118_16_fu_2674_p2)
);

box_mul_mul_8ns_2jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
box_mul_mul_8ns_2jbC_U68(
    .din0(mul_ln1118_22_fu_2679_p0),
    .din1(mul_ln1118_22_fu_2679_p1),
    .dout(mul_ln1118_22_fu_2679_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln2314_fu_1191_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln2313_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter38_state45)) begin
                ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter37;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end else if (((icmp_ln2313_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter43 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_372)) begin
        if (((icmp_ln2314_fu_1191_p2 == 1'd0) & (icmp_ln1494_reg_2950 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_dy_reg_592 <= add_ln2357_reg_3019;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_592 <= ap_phi_reg_pp0_iter0_dy_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln2314_reg_3036_pp0_iter33_reg == 1'd0) & (icmp_ln1494_1_reg_2955 == 1'd0))) begin
            ap_phi_reg_pp0_iter35_dx_reg_601 <= add_ln2323_fu_1231_p2;
        end else if (((icmp_ln1494_1_reg_2955 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter33_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter35_dx_reg_601 <= trunc_ln1038_1_fu_1237_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter35_dx_reg_601 <= ap_phi_reg_pp0_iter34_dx_reg_601;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1494_reg_2950 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter33_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter35_dy_reg_592 <= trunc_ln1038_fu_1227_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter35_dy_reg_592 <= ap_phi_reg_pp0_iter34_dy_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        p_Val2_10_reg_569 <= i_reg_3009;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Val2_10_reg_569 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_11_reg_580 <= j_reg_3040;
    end else if (((icmp_ln2313_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_11_reg_580 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fx_0_fu_278 <= select_ln1494_3_fu_1625_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        pre_fx_0_fu_278 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fy_0_fu_282 <= select_ln2350_1_fu_1555_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        pre_fy_0_fu_282 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_rd_0_fu_274 <= select_ln2350_3_fu_1580_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_rd_0_fu_274 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_wr_1_fu_270 <= row_wr_4_fu_1594_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_wr_1_fu_270 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_0_fu_298 <= p_src_data_stream_0_V_dout;
    end else if ((((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        win_val_0_val_1_0_fu_298 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_1_fu_302 <= p_src_data_stream_1_V_dout;
    end else if ((((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        win_val_0_val_1_1_fu_302 <= k_buf_val_val_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_2_fu_306 <= p_src_data_stream_2_V_dout;
    end else if ((((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        win_val_0_val_1_2_fu_306 <= k_buf_val_val_0_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1637_p2 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_286 <= x_fu_1705_p2;
    end else if (((or_ln1494_3_fu_1637_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_286 <= select_ln2350_fu_1536_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        x_1_fu_286 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter41_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Range1_all_ones_1_reg_3486 <= Range1_all_ones_1_fu_2278_p2;
        Range1_all_ones_2_reg_3516 <= Range1_all_ones_2_fu_2373_p2;
        Range1_all_ones_reg_3456 <= Range1_all_ones_fu_2183_p2;
        Range1_all_zeros_1_reg_3492 <= Range1_all_zeros_1_fu_2284_p2;
        Range1_all_zeros_2_reg_3522 <= Range1_all_zeros_2_fu_2379_p2;
        Range1_all_zeros_reg_3462 <= Range1_all_zeros_fu_2189_p2;
        carry_1_reg_3450 <= carry_1_fu_2167_p2;
        carry_3_reg_3480 <= carry_3_fu_2262_p2;
        carry_5_reg_3510 <= carry_5_fu_2357_p2;
        p_Result_11_reg_3437 <= add_ln1192_1_fu_2104_p2[32'd47];
        p_Result_13_reg_3467 <= add_ln1192_3_fu_2199_p2[32'd47];
        p_Result_15_reg_3497 <= add_ln1192_5_fu_2294_p2[32'd47];
        p_Val2_23_reg_3444 <= p_Val2_23_fu_2147_p2;
        p_Val2_26_reg_3474 <= p_Val2_26_fu_2242_p2;
        p_Val2_29_reg_3504 <= p_Val2_29_fu_2337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter40_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_4_reg_3417 <= add_ln1192_4_fu_2075_p2;
        add_ln1192_7_reg_3432 <= add_ln1192_7_fu_2096_p2;
        add_ln1192_reg_3402 <= add_ln1192_fu_2054_p2;
        mul_ln1118_15_reg_3412 <= mul_ln1118_15_fu_2070_p2;
        mul_ln1118_17_reg_3422 <= mul_ln1118_17_fu_2082_p2;
        mul_ln1118_1_reg_3392 <= mul_ln1118_1_fu_2040_p2;
        mul_ln1118_23_reg_3427 <= mul_ln1118_23_fu_2091_p2;
        mul_ln1118_7_reg_3397 <= mul_ln1118_7_fu_2049_p2;
        mul_ln1118_9_reg_3407 <= mul_ln1118_9_fu_2061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln2340_reg_2982 <= add_ln2340_fu_1121_p2;
        add_ln2345_reg_2994 <= add_ln2345_fu_1135_p2;
        sext_ln703_1_reg_2977[31 : 6] <= sext_ln703_1_fu_1114_p1[31 : 6];
        sext_ln703_reg_2972[31 : 6] <= sext_ln703_fu_1102_p1[31 : 6];
        sx_reg_2989 <= sx_fu_1127_p2;
        sy_reg_3000 <= sy_fu_1141_p2;
        tmp_V_4_reg_2962 <= tmp_V_4_fu_1075_p3;
        tmp_V_5_reg_2967 <= tmp_V_5_fu_1087_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2313_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln2357_reg_3019 <= add_ln2357_fu_1173_p2;
        icmp_ln2361_reg_3025 <= icmp_ln2361_fu_1179_p2;
        row_wr_2_reg_3031 <= row_wr_2_fu_1185_p2;
        zext_ln728_reg_3014[30 : 16] <= zext_ln728_fu_1169_p1[30 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln2426_reg_3226 <= and_ln2426_fu_1716_p2;
        icmp_ln1494_2_reg_3131 <= icmp_ln1494_2_fu_1458_p2;
        icmp_ln1494_3_reg_3136 <= icmp_ln1494_3_fu_1484_p2;
        icmp_ln2340_reg_3141 <= icmp_ln2340_fu_1493_p2;
        icmp_ln2345_reg_3146 <= icmp_ln2345_fu_1507_p2;
        or_ln1494_3_reg_3155 <= or_ln1494_3_fu_1637_p2;
        select_ln2350_3_reg_3151 <= select_ln2350_3_fu_1580_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln2426_reg_3226_pp0_iter38_reg <= and_ln2426_reg_3226;
        and_ln2426_reg_3226_pp0_iter39_reg <= and_ln2426_reg_3226_pp0_iter38_reg;
        and_ln2426_reg_3226_pp0_iter40_reg <= and_ln2426_reg_3226_pp0_iter39_reg;
        and_ln2426_reg_3226_pp0_iter41_reg <= and_ln2426_reg_3226_pp0_iter40_reg;
        and_ln2426_reg_3226_pp0_iter42_reg <= and_ln2426_reg_3226_pp0_iter41_reg;
        col_wr_1_reg_3082_pp0_iter35_reg <= col_wr_1_reg_3082;
        col_wr_1_reg_3082_pp0_iter36_reg <= col_wr_1_reg_3082_pp0_iter35_reg;
        icmp_ln2314_reg_3036_pp0_iter10_reg <= icmp_ln2314_reg_3036_pp0_iter9_reg;
        icmp_ln2314_reg_3036_pp0_iter11_reg <= icmp_ln2314_reg_3036_pp0_iter10_reg;
        icmp_ln2314_reg_3036_pp0_iter12_reg <= icmp_ln2314_reg_3036_pp0_iter11_reg;
        icmp_ln2314_reg_3036_pp0_iter13_reg <= icmp_ln2314_reg_3036_pp0_iter12_reg;
        icmp_ln2314_reg_3036_pp0_iter14_reg <= icmp_ln2314_reg_3036_pp0_iter13_reg;
        icmp_ln2314_reg_3036_pp0_iter15_reg <= icmp_ln2314_reg_3036_pp0_iter14_reg;
        icmp_ln2314_reg_3036_pp0_iter16_reg <= icmp_ln2314_reg_3036_pp0_iter15_reg;
        icmp_ln2314_reg_3036_pp0_iter17_reg <= icmp_ln2314_reg_3036_pp0_iter16_reg;
        icmp_ln2314_reg_3036_pp0_iter18_reg <= icmp_ln2314_reg_3036_pp0_iter17_reg;
        icmp_ln2314_reg_3036_pp0_iter19_reg <= icmp_ln2314_reg_3036_pp0_iter18_reg;
        icmp_ln2314_reg_3036_pp0_iter20_reg <= icmp_ln2314_reg_3036_pp0_iter19_reg;
        icmp_ln2314_reg_3036_pp0_iter21_reg <= icmp_ln2314_reg_3036_pp0_iter20_reg;
        icmp_ln2314_reg_3036_pp0_iter22_reg <= icmp_ln2314_reg_3036_pp0_iter21_reg;
        icmp_ln2314_reg_3036_pp0_iter23_reg <= icmp_ln2314_reg_3036_pp0_iter22_reg;
        icmp_ln2314_reg_3036_pp0_iter24_reg <= icmp_ln2314_reg_3036_pp0_iter23_reg;
        icmp_ln2314_reg_3036_pp0_iter25_reg <= icmp_ln2314_reg_3036_pp0_iter24_reg;
        icmp_ln2314_reg_3036_pp0_iter26_reg <= icmp_ln2314_reg_3036_pp0_iter25_reg;
        icmp_ln2314_reg_3036_pp0_iter27_reg <= icmp_ln2314_reg_3036_pp0_iter26_reg;
        icmp_ln2314_reg_3036_pp0_iter28_reg <= icmp_ln2314_reg_3036_pp0_iter27_reg;
        icmp_ln2314_reg_3036_pp0_iter29_reg <= icmp_ln2314_reg_3036_pp0_iter28_reg;
        icmp_ln2314_reg_3036_pp0_iter2_reg <= icmp_ln2314_reg_3036_pp0_iter1_reg;
        icmp_ln2314_reg_3036_pp0_iter30_reg <= icmp_ln2314_reg_3036_pp0_iter29_reg;
        icmp_ln2314_reg_3036_pp0_iter31_reg <= icmp_ln2314_reg_3036_pp0_iter30_reg;
        icmp_ln2314_reg_3036_pp0_iter32_reg <= icmp_ln2314_reg_3036_pp0_iter31_reg;
        icmp_ln2314_reg_3036_pp0_iter33_reg <= icmp_ln2314_reg_3036_pp0_iter32_reg;
        icmp_ln2314_reg_3036_pp0_iter34_reg <= icmp_ln2314_reg_3036_pp0_iter33_reg;
        icmp_ln2314_reg_3036_pp0_iter35_reg <= icmp_ln2314_reg_3036_pp0_iter34_reg;
        icmp_ln2314_reg_3036_pp0_iter36_reg <= icmp_ln2314_reg_3036_pp0_iter35_reg;
        icmp_ln2314_reg_3036_pp0_iter37_reg <= icmp_ln2314_reg_3036_pp0_iter36_reg;
        icmp_ln2314_reg_3036_pp0_iter38_reg <= icmp_ln2314_reg_3036_pp0_iter37_reg;
        icmp_ln2314_reg_3036_pp0_iter3_reg <= icmp_ln2314_reg_3036_pp0_iter2_reg;
        icmp_ln2314_reg_3036_pp0_iter4_reg <= icmp_ln2314_reg_3036_pp0_iter3_reg;
        icmp_ln2314_reg_3036_pp0_iter5_reg <= icmp_ln2314_reg_3036_pp0_iter4_reg;
        icmp_ln2314_reg_3036_pp0_iter6_reg <= icmp_ln2314_reg_3036_pp0_iter5_reg;
        icmp_ln2314_reg_3036_pp0_iter7_reg <= icmp_ln2314_reg_3036_pp0_iter6_reg;
        icmp_ln2314_reg_3036_pp0_iter8_reg <= icmp_ln2314_reg_3036_pp0_iter7_reg;
        icmp_ln2314_reg_3036_pp0_iter9_reg <= icmp_ln2314_reg_3036_pp0_iter8_reg;
        icmp_ln2340_reg_3141_pp0_iter38_reg <= icmp_ln2340_reg_3141;
        icmp_ln2345_reg_3146_pp0_iter38_reg <= icmp_ln2345_reg_3146;
        icmp_ln2350_reg_3070_pp0_iter35_reg <= icmp_ln2350_reg_3070;
        icmp_ln2350_reg_3070_pp0_iter36_reg <= icmp_ln2350_reg_3070_pp0_iter35_reg;
        p_Val2_11_reg_580_pp0_iter10_reg <= p_Val2_11_reg_580_pp0_iter9_reg;
        p_Val2_11_reg_580_pp0_iter11_reg <= p_Val2_11_reg_580_pp0_iter10_reg;
        p_Val2_11_reg_580_pp0_iter12_reg <= p_Val2_11_reg_580_pp0_iter11_reg;
        p_Val2_11_reg_580_pp0_iter13_reg <= p_Val2_11_reg_580_pp0_iter12_reg;
        p_Val2_11_reg_580_pp0_iter14_reg <= p_Val2_11_reg_580_pp0_iter13_reg;
        p_Val2_11_reg_580_pp0_iter15_reg <= p_Val2_11_reg_580_pp0_iter14_reg;
        p_Val2_11_reg_580_pp0_iter16_reg <= p_Val2_11_reg_580_pp0_iter15_reg;
        p_Val2_11_reg_580_pp0_iter17_reg <= p_Val2_11_reg_580_pp0_iter16_reg;
        p_Val2_11_reg_580_pp0_iter18_reg <= p_Val2_11_reg_580_pp0_iter17_reg;
        p_Val2_11_reg_580_pp0_iter19_reg <= p_Val2_11_reg_580_pp0_iter18_reg;
        p_Val2_11_reg_580_pp0_iter20_reg <= p_Val2_11_reg_580_pp0_iter19_reg;
        p_Val2_11_reg_580_pp0_iter21_reg <= p_Val2_11_reg_580_pp0_iter20_reg;
        p_Val2_11_reg_580_pp0_iter22_reg <= p_Val2_11_reg_580_pp0_iter21_reg;
        p_Val2_11_reg_580_pp0_iter23_reg <= p_Val2_11_reg_580_pp0_iter22_reg;
        p_Val2_11_reg_580_pp0_iter24_reg <= p_Val2_11_reg_580_pp0_iter23_reg;
        p_Val2_11_reg_580_pp0_iter25_reg <= p_Val2_11_reg_580_pp0_iter24_reg;
        p_Val2_11_reg_580_pp0_iter26_reg <= p_Val2_11_reg_580_pp0_iter25_reg;
        p_Val2_11_reg_580_pp0_iter27_reg <= p_Val2_11_reg_580_pp0_iter26_reg;
        p_Val2_11_reg_580_pp0_iter28_reg <= p_Val2_11_reg_580_pp0_iter27_reg;
        p_Val2_11_reg_580_pp0_iter29_reg <= p_Val2_11_reg_580_pp0_iter28_reg;
        p_Val2_11_reg_580_pp0_iter2_reg <= p_Val2_11_reg_580_pp0_iter1_reg;
        p_Val2_11_reg_580_pp0_iter30_reg <= p_Val2_11_reg_580_pp0_iter29_reg;
        p_Val2_11_reg_580_pp0_iter31_reg <= p_Val2_11_reg_580_pp0_iter30_reg;
        p_Val2_11_reg_580_pp0_iter32_reg <= p_Val2_11_reg_580_pp0_iter31_reg;
        p_Val2_11_reg_580_pp0_iter33_reg <= p_Val2_11_reg_580_pp0_iter32_reg;
        p_Val2_11_reg_580_pp0_iter3_reg <= p_Val2_11_reg_580_pp0_iter2_reg;
        p_Val2_11_reg_580_pp0_iter4_reg <= p_Val2_11_reg_580_pp0_iter3_reg;
        p_Val2_11_reg_580_pp0_iter5_reg <= p_Val2_11_reg_580_pp0_iter4_reg;
        p_Val2_11_reg_580_pp0_iter6_reg <= p_Val2_11_reg_580_pp0_iter5_reg;
        p_Val2_11_reg_580_pp0_iter7_reg <= p_Val2_11_reg_580_pp0_iter6_reg;
        p_Val2_11_reg_580_pp0_iter8_reg <= p_Val2_11_reg_580_pp0_iter7_reg;
        p_Val2_11_reg_580_pp0_iter9_reg <= p_Val2_11_reg_580_pp0_iter8_reg;
        sub_ln731_1_reg_3126_pp0_iter37_reg <= sub_ln731_1_reg_3126;
        sub_ln731_reg_3121_pp0_iter37_reg <= sub_ln731_reg_3121;
        v1_V_reg_3242_pp0_iter40_reg[19 : 2] <= v1_V_reg_3242[19 : 2];
        zext_ln2314_reg_3050[14 : 0] <= zext_ln2314_fu_1223_p1[14 : 0];
        zext_ln2314_reg_3050_pp0_iter35_reg[14 : 0] <= zext_ln2314_reg_3050[14 : 0];
        zext_ln2314_reg_3050_pp0_iter36_reg[14 : 0] <= zext_ln2314_reg_3050_pp0_iter35_reg[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_dx_reg_601 <= ap_phi_reg_pp0_iter9_dx_reg_601;
        ap_phi_reg_pp0_iter10_dy_reg_592 <= ap_phi_reg_pp0_iter9_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_dx_reg_601 <= ap_phi_reg_pp0_iter10_dx_reg_601;
        ap_phi_reg_pp0_iter11_dy_reg_592 <= ap_phi_reg_pp0_iter10_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_dx_reg_601 <= ap_phi_reg_pp0_iter11_dx_reg_601;
        ap_phi_reg_pp0_iter12_dy_reg_592 <= ap_phi_reg_pp0_iter11_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_dx_reg_601 <= ap_phi_reg_pp0_iter12_dx_reg_601;
        ap_phi_reg_pp0_iter13_dy_reg_592 <= ap_phi_reg_pp0_iter12_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_dx_reg_601 <= ap_phi_reg_pp0_iter13_dx_reg_601;
        ap_phi_reg_pp0_iter14_dy_reg_592 <= ap_phi_reg_pp0_iter13_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_dx_reg_601 <= ap_phi_reg_pp0_iter14_dx_reg_601;
        ap_phi_reg_pp0_iter15_dy_reg_592 <= ap_phi_reg_pp0_iter14_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_dx_reg_601 <= ap_phi_reg_pp0_iter15_dx_reg_601;
        ap_phi_reg_pp0_iter16_dy_reg_592 <= ap_phi_reg_pp0_iter15_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_dx_reg_601 <= ap_phi_reg_pp0_iter16_dx_reg_601;
        ap_phi_reg_pp0_iter17_dy_reg_592 <= ap_phi_reg_pp0_iter16_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_dx_reg_601 <= ap_phi_reg_pp0_iter17_dx_reg_601;
        ap_phi_reg_pp0_iter18_dy_reg_592 <= ap_phi_reg_pp0_iter17_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_dx_reg_601 <= ap_phi_reg_pp0_iter18_dx_reg_601;
        ap_phi_reg_pp0_iter19_dy_reg_592 <= ap_phi_reg_pp0_iter18_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_dx_reg_601 <= ap_phi_reg_pp0_iter0_dx_reg_601;
        j_reg_3040 <= j_fu_1196_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_dx_reg_601 <= ap_phi_reg_pp0_iter19_dx_reg_601;
        ap_phi_reg_pp0_iter20_dy_reg_592 <= ap_phi_reg_pp0_iter19_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_dx_reg_601 <= ap_phi_reg_pp0_iter20_dx_reg_601;
        ap_phi_reg_pp0_iter21_dy_reg_592 <= ap_phi_reg_pp0_iter20_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_dx_reg_601 <= ap_phi_reg_pp0_iter21_dx_reg_601;
        ap_phi_reg_pp0_iter22_dy_reg_592 <= ap_phi_reg_pp0_iter21_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_dx_reg_601 <= ap_phi_reg_pp0_iter22_dx_reg_601;
        ap_phi_reg_pp0_iter23_dy_reg_592 <= ap_phi_reg_pp0_iter22_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_dx_reg_601 <= ap_phi_reg_pp0_iter23_dx_reg_601;
        ap_phi_reg_pp0_iter24_dy_reg_592 <= ap_phi_reg_pp0_iter23_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_dx_reg_601 <= ap_phi_reg_pp0_iter24_dx_reg_601;
        ap_phi_reg_pp0_iter25_dy_reg_592 <= ap_phi_reg_pp0_iter24_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_dx_reg_601 <= ap_phi_reg_pp0_iter25_dx_reg_601;
        ap_phi_reg_pp0_iter26_dy_reg_592 <= ap_phi_reg_pp0_iter25_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_dx_reg_601 <= ap_phi_reg_pp0_iter26_dx_reg_601;
        ap_phi_reg_pp0_iter27_dy_reg_592 <= ap_phi_reg_pp0_iter26_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_dx_reg_601 <= ap_phi_reg_pp0_iter27_dx_reg_601;
        ap_phi_reg_pp0_iter28_dy_reg_592 <= ap_phi_reg_pp0_iter27_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_dx_reg_601 <= ap_phi_reg_pp0_iter28_dx_reg_601;
        ap_phi_reg_pp0_iter29_dy_reg_592 <= ap_phi_reg_pp0_iter28_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_dx_reg_601 <= ap_phi_reg_pp0_iter1_dx_reg_601;
        ap_phi_reg_pp0_iter2_dy_reg_592 <= ap_phi_reg_pp0_iter1_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter30_dx_reg_601 <= ap_phi_reg_pp0_iter29_dx_reg_601;
        ap_phi_reg_pp0_iter30_dy_reg_592 <= ap_phi_reg_pp0_iter29_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter31_dx_reg_601 <= ap_phi_reg_pp0_iter30_dx_reg_601;
        ap_phi_reg_pp0_iter31_dy_reg_592 <= ap_phi_reg_pp0_iter30_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter32_dx_reg_601 <= ap_phi_reg_pp0_iter31_dx_reg_601;
        ap_phi_reg_pp0_iter32_dy_reg_592 <= ap_phi_reg_pp0_iter31_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter33_dx_reg_601 <= ap_phi_reg_pp0_iter32_dx_reg_601;
        ap_phi_reg_pp0_iter33_dy_reg_592 <= ap_phi_reg_pp0_iter32_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter34_dx_reg_601 <= ap_phi_reg_pp0_iter33_dx_reg_601;
        ap_phi_reg_pp0_iter34_dy_reg_592 <= ap_phi_reg_pp0_iter33_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_dx_reg_601 <= ap_phi_reg_pp0_iter2_dx_reg_601;
        ap_phi_reg_pp0_iter3_dy_reg_592 <= ap_phi_reg_pp0_iter2_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_dx_reg_601 <= ap_phi_reg_pp0_iter3_dx_reg_601;
        ap_phi_reg_pp0_iter4_dy_reg_592 <= ap_phi_reg_pp0_iter3_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_dx_reg_601 <= ap_phi_reg_pp0_iter4_dx_reg_601;
        ap_phi_reg_pp0_iter5_dy_reg_592 <= ap_phi_reg_pp0_iter4_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_dx_reg_601 <= ap_phi_reg_pp0_iter5_dx_reg_601;
        ap_phi_reg_pp0_iter6_dy_reg_592 <= ap_phi_reg_pp0_iter5_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_dx_reg_601 <= ap_phi_reg_pp0_iter6_dx_reg_601;
        ap_phi_reg_pp0_iter7_dy_reg_592 <= ap_phi_reg_pp0_iter6_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_dx_reg_601 <= ap_phi_reg_pp0_iter7_dx_reg_601;
        ap_phi_reg_pp0_iter8_dy_reg_592 <= ap_phi_reg_pp0_iter7_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_dx_reg_601 <= ap_phi_reg_pp0_iter8_dx_reg_601;
        ap_phi_reg_pp0_iter9_dy_reg_592 <= ap_phi_reg_pp0_iter8_dy_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        col_rate_V_reg_2898 <= col_rate_V_fu_890_p1;
        row_rate_V_reg_2886 <= row_rate_V_fu_840_p1;
        tmp_17_reg_2910 <= select_ln1148_3_fu_833_p3[32'd31];
        tmp_19_reg_2920 <= select_ln1148_5_fu_883_p3[32'd31];
        trunc_ln1148_3_reg_2915 <= {{select_ln1148_3_fu_833_p3[26:1]}};
        trunc_ln1148_5_reg_2925 <= {{select_ln1148_5_fu_883_p3[26:1]}};
        trunc_ln703_1_reg_2892 <= trunc_ln703_1_fu_844_p1;
        trunc_ln703_2_reg_2904 <= trunc_ln703_2_fu_894_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter33_reg == 1'd0) & (icmp_ln1494_1_reg_2955 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_wr_1_reg_3082 <= col_wr_1_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fx_V_reg_3102 <= fx_V_fu_1275_p2;
        fy_V_reg_3097 <= fy_V_fu_1271_p2;
        sub_ln731_1_reg_3126 <= sub_ln731_1_fu_1417_p2;
        sub_ln731_reg_3121 <= sub_ln731_fu_1395_p2;
        sx_2_reg_3107 <= sx_2_fu_1321_p3;
        sy_2_reg_3114 <= sy_2_fu_1371_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_reg_3009 <= i_fu_1155_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln1494_1_reg_2955 <= icmp_ln1494_1_fu_1049_p2;
        icmp_ln1494_reg_2950 <= icmp_ln1494_fu_1044_p2;
        offset_col_V_reg_2940 <= {{ret_V_12_fu_1020_p2[25:6]}};
        offset_row_V_reg_2930 <= {{ret_V_11_fu_961_p2[25:6]}};
        tmp_18_reg_2935 <= select_ln1148_fu_955_p3[32'd5];
        tmp_21_reg_2945 <= select_ln1148_1_fu_1014_p3[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln2314_reg_3036 <= icmp_ln2314_fu_1191_p2;
        icmp_ln2314_reg_3036_pp0_iter1_reg <= icmp_ln2314_reg_3036;
        p_Val2_11_reg_580_pp0_iter1_reg <= p_Val2_11_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln2350_reg_3070 <= icmp_ln2350_fu_1241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln2403_1_reg_3218 <= icmp_ln2403_1_fu_1679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln2403_reg_3214 <= icmp_ln2403_fu_1670_p2;
        k_buf_val_val_0_0_ad_reg_3196 <= sext_ln2401_fu_1653_p1;
        k_buf_val_val_0_1_ad_reg_3202 <= sext_ln2401_fu_1653_p1;
        k_buf_val_val_0_2_ad_reg_3208 <= sext_ln2401_fu_1653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2403_fu_1670_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0)) | ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0))))) begin
        icmp_ln2409_reg_3222 <= icmp_ln2409_fu_1688_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter38_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_10_reg_3305 <= mul_ln1118_10_fu_2628_p2;
        mul_ln1118_12_reg_3310 <= mul_ln1118_12_fu_2634_p2;
        mul_ln1118_18_reg_3315 <= mul_ln1118_18_fu_2640_p2;
        mul_ln1118_20_reg_3320 <= mul_ln1118_20_fu_2646_p2;
        mul_ln1118_2_reg_3295 <= mul_ln1118_2_fu_2616_p2;
        mul_ln1118_4_reg_3300 <= mul_ln1118_4_fu_2622_p2;
        sext_ln1118_reg_3288[27 : 2] <= sext_ln1118_fu_1921_p1[27 : 2];
        win_val_0_val_1_0_3_reg_3258 <= win_val_0_val_1_0_fu_298;
        win_val_0_val_1_1_3_reg_3263 <= win_val_0_val_1_1_fu_302;
        win_val_0_val_1_2_3_reg_3268 <= win_val_0_val_1_2_fu_306;
        win_val_1_val_1_0_4_reg_3273 <= win_val_1_val_1_0_1_fu_334;
        win_val_1_val_1_1_4_reg_3278 <= win_val_1_val_1_1_1_fu_338;
        win_val_1_val_1_2_4_reg_3283 <= win_val_1_val_1_2_1_fu_342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter39_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_11_reg_3357 <= mul_ln1118_11_fu_1992_p2;
        mul_ln1118_13_reg_3362 <= mul_ln1118_13_fu_2001_p2;
        mul_ln1118_14_reg_3367 <= mul_ln1118_14_fu_2668_p2;
        mul_ln1118_16_reg_3372 <= mul_ln1118_16_fu_2674_p2;
        mul_ln1118_19_reg_3377 <= mul_ln1118_19_fu_2016_p2;
        mul_ln1118_21_reg_3382 <= mul_ln1118_21_fu_2025_p2;
        mul_ln1118_22_reg_3387 <= mul_ln1118_22_fu_2679_p2;
        mul_ln1118_3_reg_3337 <= mul_ln1118_3_fu_1968_p2;
        mul_ln1118_5_reg_3342 <= mul_ln1118_5_fu_1977_p2;
        mul_ln1118_6_reg_3347 <= mul_ln1118_6_fu_2657_p2;
        mul_ln1118_8_reg_3352 <= mul_ln1118_8_fu_2663_p2;
        mul_ln1118_reg_3332 <= mul_ln1118_fu_2652_p2;
        sext_ln1118_4_reg_3325[47 : 2] <= sext_ln1118_4_fu_1956_p1[47 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln1148_1_reg_2876 <= grp_fu_739_p2;
        mul_ln1148_reg_2866 <= grp_fu_713_p2;
        tmp_13_reg_2871 <= {{grp_fu_713_p2[96:70]}};
        tmp_16_reg_2881 <= {{grp_fu_739_p2[96:72]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln703_1_reg_3092 <= mul_ln703_1_fu_1266_p2;
        mul_ln703_reg_3087 <= mul_ln703_fu_1257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_18_reg_3230[19 : 2] <= p_Val2_18_fu_1758_p3[19 : 2];
        p_Val2_19_reg_3236[19 : 2] <= p_Val2_19_fu_1772_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_3036_pp0_iter38_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_20_reg_3247[19 : 2] <= p_Val2_20_fu_1873_p3[19 : 2];
        p_Val2_21_reg_3253[19 : 2] <= p_Val2_21_fu_1879_p3[19 : 2];
        v1_V_reg_3242[19 : 2] <= v1_V_fu_1868_p2[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        scols_reg_2832 <= scols_fu_693_p1;
        srows_reg_2820 <= srows_fu_685_p1;
        tmp_11_reg_2849 <= p_src_rows_V_read[32'd15];
        tmp_14_reg_2860 <= p_src_cols_V_read[32'd15];
        trunc_ln2289_1_reg_2827 <= trunc_ln2289_1_fu_689_p1;
        trunc_ln2290_1_reg_2839 <= trunc_ln2290_1_fu_697_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1637_p2 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln2401_reg_3159 <= sext_ln2401_fu_1653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_fu_294 <= p_src_data_stream_1_V_dout;
        tmp_8_fu_346 <= p_src_data_stream_0_V_dout;
        tmp_fu_290 <= p_src_data_stream_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_0_1_fu_310 <= win_val_0_val_1_0_fu_298;
        win_val_0_val_1_1_1_fu_314 <= win_val_0_val_1_1_fu_302;
        win_val_0_val_1_2_1_fu_318 <= win_val_0_val_1_2_fu_306;
        win_val_1_val_1_0_1_fu_334 <= win_val_1_val_1_0_fu_322;
        win_val_1_val_1_0_fu_322 <= ap_phi_mux_win_val_val_1_0_0_2_phi_fu_653_p10;
        win_val_1_val_1_1_1_fu_338 <= win_val_1_val_1_1_fu_326;
        win_val_1_val_1_1_fu_326 <= ap_phi_mux_win_val_val_1_0_1_2_phi_fu_633_p10;
        win_val_1_val_1_2_1_fu_342 <= win_val_1_val_1_2_fu_330;
        win_val_1_val_1_2_fu_330 <= ap_phi_mux_win_val_val_1_0_2_2_phi_fu_613_p10;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_condition_pp0_exit_iter38_state45 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter38_state45 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln2313_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2314_reg_3036 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_Val2_11_phi_fu_584_p4 = j_reg_3040;
    end else begin
        ap_phi_mux_p_Val2_11_phi_fu_584_p4 = p_Val2_11_reg_580;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_1_reg_3218 == 1'd0) & (icmp_ln2409_reg_3222 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (icmp_ln2409_reg_3222 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_1_reg_3218 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_653_p10 = k_buf_val_val_0_0_q0;
    end else if (((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_653_p10 = k_buf_val_val_1_0_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_653_p10 = ap_phi_reg_pp0_iter38_win_val_val_1_0_0_2_reg_650;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_1_reg_3218 == 1'd0) & (icmp_ln2409_reg_3222 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (icmp_ln2409_reg_3222 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_1_reg_3218 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)))) begin
        ap_phi_mux_win_val_val_1_0_1_2_phi_fu_633_p10 = k_buf_val_val_0_1_q0;
    end else if (((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0))) begin
        ap_phi_mux_win_val_val_1_0_1_2_phi_fu_633_p10 = k_buf_val_val_1_1_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_1_2_phi_fu_633_p10 = ap_phi_reg_pp0_iter38_win_val_val_1_0_1_2_reg_630;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_1_reg_3218 == 1'd0) & (icmp_ln2409_reg_3222 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (icmp_ln2409_reg_3222 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2403_1_reg_3218 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)) | ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0)))) begin
        ap_phi_mux_win_val_val_1_0_2_2_phi_fu_613_p10 = k_buf_val_val_0_2_q0;
    end else if (((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0))) begin
        ap_phi_mux_win_val_val_1_0_2_2_phi_fu_613_p10 = k_buf_val_val_1_2_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_2_2_phi_fu_613_p10 = ap_phi_reg_pp0_iter38_win_val_val_1_0_2_2_reg_610;
    end
end

always @ (*) begin
    if (((icmp_ln2313_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_sig_allocacmp_s_val_2_029_load = p_src_data_stream_2_V_dout;
    end else begin
        ap_sig_allocacmp_s_val_2_029_load = tmp_fu_290;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_sig_allocacmp_tmp_5_load = p_src_data_stream_1_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_5_load = tmp_5_fu_294;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_sig_allocacmp_tmp_8_load = p_src_data_stream_0_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_8_load = tmp_8_fu_346;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1202_ce = 1'b1;
    end else begin
        grp_fu_1202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1218_ce = 1'b1;
    end else begin
        grp_fu_1218_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2868)) begin
        if ((select_ln2350_3_fu_1580_p3 == 1'd1)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_ad_gep_fu_497_p3;
        end else if ((select_ln2350_3_fu_1580_p3 == 1'd0)) begin
            k_buf_val_val_0_0_address0 = sext_ln2401_fu_1653_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_we0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2868)) begin
        if ((select_ln2350_3_fu_1580_p3 == 1'd1)) begin
            k_buf_val_val_0_1_address0 = k_buf_val_val_0_1_ad_gep_fu_504_p3;
        end else if ((select_ln2350_3_fu_1580_p3 == 1'd0)) begin
            k_buf_val_val_0_1_address0 = sext_ln2401_fu_1653_p1;
        end else begin
            k_buf_val_val_0_1_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_1_we0 = 1'b1;
    end else begin
        k_buf_val_val_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2868)) begin
        if ((select_ln2350_3_fu_1580_p3 == 1'd1)) begin
            k_buf_val_val_0_2_address0 = k_buf_val_val_0_2_ad_gep_fu_511_p3;
        end else if ((select_ln2350_3_fu_1580_p3 == 1'd0)) begin
            k_buf_val_val_0_2_address0 = sext_ln2401_fu_1653_p1;
        end else begin
            k_buf_val_val_0_2_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_2_we0 = 1'b1;
    end else begin
        k_buf_val_val_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (ap_enable_reg_pp0_iter43 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (ap_enable_reg_pp0_iter43 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (ap_enable_reg_pp0_iter43 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (ap_predicate_op426_read_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (ap_predicate_op427_read_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (ap_predicate_op428_read_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln2313_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)) & ~((ap_enable_reg_pp0_iter42 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter43 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter42 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_1_fu_2278_p2 = ((p_Result_2_i_i1_fu_2268_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_2373_p2 = ((p_Result_2_i_i2_fu_2363_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_2183_p2 = ((p_Result_2_i_i_fu_2173_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_2284_p2 = ((p_Result_2_i_i1_fu_2268_p4 == 4'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_2379_p2 = ((p_Result_2_i_i2_fu_2363_p4 == 4'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2189_p2 = ((p_Result_2_i_i_fu_2173_p4 == 4'd0) ? 1'b1 : 1'b0);

assign add_ln1192_1_fu_2104_p2 = (add_ln1192_reg_3402 + add_ln1192_2_fu_2100_p2);

assign add_ln1192_2_fu_2100_p2 = (mul_ln1118_7_reg_3397 + mul_ln1118_1_reg_3392);

assign add_ln1192_3_fu_2199_p2 = (add_ln1192_4_reg_3417 + add_ln1192_6_fu_2195_p2);

assign add_ln1192_4_fu_2075_p2 = (mul_ln1118_13_reg_3362 + mul_ln1118_11_reg_3357);

assign add_ln1192_5_fu_2294_p2 = (add_ln1192_7_reg_3432 + add_ln1192_8_fu_2290_p2);

assign add_ln1192_6_fu_2195_p2 = (mul_ln1118_15_reg_3412 + mul_ln1118_9_reg_3407);

assign add_ln1192_7_fu_2096_p2 = (mul_ln1118_21_reg_3382 + mul_ln1118_19_reg_3377);

assign add_ln1192_8_fu_2290_p2 = (mul_ln1118_23_reg_3427 + mul_ln1118_17_reg_3422);

assign add_ln1192_fu_2054_p2 = (mul_ln1118_5_reg_3342 + mul_ln1118_3_reg_3337);

assign add_ln2323_fu_1231_p2 = ($signed(zext_ln2314_fu_1223_p1) + $signed(16'd65535));

assign add_ln2340_fu_1121_p2 = ($signed(sext_ln2340_fu_1118_p1) + $signed(17'd131071));

assign add_ln2345_fu_1135_p2 = ($signed(sext_ln2345_fu_1132_p1) + $signed(17'd131071));

assign add_ln2357_fu_1173_p2 = ($signed(zext_ln2313_fu_1146_p1) + $signed(16'd65535));

assign add_ln2378_fu_1601_p2 = ($signed(16'd65535) + $signed(zext_ln2314_reg_3050_pp0_iter36_reg));

assign and_ln1494_fu_1543_p2 = (icmp_ln2350_reg_3070_pp0_iter36_reg & icmp_ln1494_reg_2950);

assign and_ln2426_fu_1716_p2 = (row_wr_4_fu_1594_p3 & col_wr_2_fu_1642_p3);

assign and_ln340_1_fu_2504_p2 = (or_ln785_1_fu_2482_p2 & or_ln340_2_fu_2498_p2);

assign and_ln340_2_fu_2581_p2 = (or_ln785_2_fu_2559_p2 & or_ln340_4_fu_2575_p2);

assign and_ln340_fu_2427_p2 = (or_ln785_fu_2405_p2 & or_ln340_fu_2421_p2);

assign and_ln781_1_fu_2467_p2 = (carry_3_reg_3480 & Range1_all_ones_1_reg_3486);

assign and_ln781_2_fu_2544_p2 = (carry_5_reg_3510 & Range1_all_ones_2_reg_3516);

assign and_ln781_fu_2390_p2 = (carry_1_reg_3450 & Range1_all_ones_reg_3456);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter43 == 1'b1) & (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter38 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op428_read_state45 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op427_read_state45 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op426_read_state45 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter43 == 1'b1) & (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter38 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op428_read_state45 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op427_read_state45 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op426_read_state45 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter43 == 1'b1) & (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter38 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op428_read_state45 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op427_read_state45 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op426_read_state45 == 1'b1)))));
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state45_pp0_stage0_iter38 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op428_read_state45 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op427_read_state45 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op426_read_state45 == 1'b1)));
end

assign ap_block_state46_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_pp0_stage0_iter43 = (((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_3226_pp0_iter42_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

assign ap_block_state7_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2868 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_372 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_enable_operation_348 = (ap_predicate_op348_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_350 = (ap_predicate_op350_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_352 = (ap_predicate_op352_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_354 = (ap_predicate_op354_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_356 = (ap_predicate_op356_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_358 = (ap_predicate_op358_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_360 = (ap_predicate_op360_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_362 = (ap_predicate_op362_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_364 = (ap_predicate_op364_load_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_377 = (ap_predicate_op377_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_378 = (ap_predicate_op378_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_379 = (ap_predicate_op379_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_398 = (ap_predicate_op398_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_399 = (ap_predicate_op399_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_400 = (ap_predicate_op400_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_401 = (ap_predicate_op401_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_402 = (ap_predicate_op402_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_403 = (ap_predicate_op403_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_409 = (ap_predicate_op409_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_410 = (ap_predicate_op410_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_412 = (ap_predicate_op412_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_413 = (ap_predicate_op413_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_415 = (ap_predicate_op415_load_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_416 = (ap_predicate_op416_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_430 = (ap_predicate_op430_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_431 = (ap_predicate_op431_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_432 = (ap_predicate_op432_store_state45 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state44_pp0_iter37_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_enable_state45_pp0_iter38_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1));
end

assign ap_phi_reg_pp0_iter0_dx_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_592 = 'bx;

assign ap_phi_reg_pp0_iter38_win_val_val_1_0_0_2_reg_650 = 'bx;

assign ap_phi_reg_pp0_iter38_win_val_val_1_0_1_2_reg_630 = 'bx;

assign ap_phi_reg_pp0_iter38_win_val_val_1_0_2_2_reg_610 = 'bx;

always @ (*) begin
    ap_predicate_op348_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op350_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op352_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op354_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op356_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op358_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op360_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op362_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op364_load_state44 = ((or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op377_store_state44 = ((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op378_store_state44 = ((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op379_store_state44 = ((icmp_ln2403_fu_1670_p2 == 1'd1) & (or_ln1494_3_fu_1637_p2 == 1'd1) & (select_ln2350_3_fu_1580_p3 == 1'd1) & (icmp_ln2409_fu_1688_p2 == 1'd0) & (icmp_ln2403_1_fu_1679_p2 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op398_load_state45 = ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op399_load_state45 = ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op400_load_state45 = ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op401_load_state45 = ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op402_load_state45 = ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op403_load_state45 = ((or_ln1494_3_reg_3155 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd0) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op409_load_state45 = ((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op410_store_state45 = ((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op412_load_state45 = ((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op413_store_state45 = ((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op415_load_state45 = ((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op416_store_state45 = ((select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op426_read_state45 = ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op427_read_state45 = ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op428_read_state45 = ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op430_store_state45 = ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op431_store_state45 = ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op432_store_state45 = ((icmp_ln2403_1_reg_3218 == 1'd1) & (icmp_ln2403_reg_3214 == 1'd1) & (select_ln2350_3_reg_3151 == 1'd1) & (or_ln1494_3_reg_3155 == 1'd1) & (icmp_ln2314_reg_3036_pp0_iter37_reg == 1'd0));
end

assign carry_1_fu_2167_p2 = (xor_ln416_fu_2161_p2 & p_Result_12_fu_2127_p3);

assign carry_3_fu_2262_p2 = (xor_ln416_1_fu_2256_p2 & p_Result_14_fu_2222_p3);

assign carry_5_fu_2357_p2 = (xor_ln416_2_fu_2351_p2 & p_Result_16_fu_2317_p3);

assign col_rate_V_fu_890_p1 = select_ln1148_5_fu_883_p3[31:0];

assign col_wr_1_fu_1247_p2 = ((p_Val2_11_reg_580_pp0_iter33_reg != 15'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1642_p3 = ((icmp_ln1494_1_reg_2955[0:0] === 1'b1) ? col_wr_fu_1606_p2 : col_wr_1_reg_3082_pp0_iter36_reg);

assign col_wr_fu_1606_p2 = ((pre_fx_fu_1498_p3 == add_ln2378_fu_1601_p2) ? 1'b1 : 1'b0);

assign deleted_zeros_1_fu_2462_p3 = ((carry_3_reg_3480[0:0] === 1'b1) ? Range1_all_ones_1_reg_3486 : Range1_all_zeros_1_reg_3492);

assign deleted_zeros_2_fu_2539_p3 = ((carry_5_reg_3510[0:0] === 1'b1) ? Range1_all_ones_2_reg_3516 : Range1_all_zeros_2_reg_3522);

assign deleted_zeros_fu_2385_p3 = ((carry_1_reg_3450[0:0] === 1'b1) ? Range1_all_ones_reg_3456 : Range1_all_zeros_reg_3462);

assign fx_V_fu_1275_p2 = ($signed(mul_ln703_1_reg_3092) + $signed(sext_ln703_1_reg_2977));

assign fy_V_fu_1271_p2 = ($signed(mul_ln703_reg_3087) + $signed(sext_ln703_reg_2972));

assign grp_fu_1202_p0 = zext_ln728_reg_3014;

assign grp_fu_1218_p0 = grp_fu_1218_p00;

assign grp_fu_1218_p00 = t_V_5_fu_1206_p3;

assign grp_fu_713_p1 = 97'd300239975158034;

assign grp_fu_739_p1 = 97'd300239975158034;

assign i_fu_1155_p2 = (p_Val2_10_reg_569 + 15'd1);

assign icmp_ln1494_1_fu_1049_p2 = (($signed(trunc_ln703_2_reg_2904) > $signed(25'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1458_p2 = (($signed(ret_V_6_fu_1452_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_1484_p2 = (($signed(ret_V_7_fu_1478_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_1044_p2 = (($signed(trunc_ln703_1_reg_2892) > $signed(27'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln2302_fu_1070_p2 = (($signed(srows_reg_2820) < $signed(16'd61)) ? 1'b1 : 1'b0);

assign icmp_ln2303_fu_1082_p2 = (($signed(scols_reg_2832) < $signed(16'd241)) ? 1'b1 : 1'b0);

assign icmp_ln2313_fu_1150_p2 = ((p_Val2_10_reg_569 == tmp_V_4_reg_2962) ? 1'b1 : 1'b0);

assign icmp_ln2314_fu_1191_p2 = ((ap_phi_mux_p_Val2_11_phi_fu_584_p4 == tmp_V_5_reg_2967) ? 1'b1 : 1'b0);

assign icmp_ln2340_fu_1493_p2 = (($signed(sext_ln2340_1_fu_1490_p1) > $signed(add_ln2340_reg_2982)) ? 1'b1 : 1'b0);

assign icmp_ln2345_fu_1507_p2 = (($signed(sext_ln2345_1_fu_1504_p1) > $signed(add_ln2345_reg_2994)) ? 1'b1 : 1'b0);

assign icmp_ln2350_fu_1241_p2 = ((p_Val2_11_reg_580_pp0_iter33_reg == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln2361_fu_1179_p2 = ((p_Val2_10_reg_569 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln2364_fu_1523_p2 = ((pre_fy_fu_1512_p3 != pre_fy_0_fu_282) ? 1'b1 : 1'b0);

assign icmp_ln2383_fu_1612_p2 = ((pre_fx_fu_1498_p3 != select_ln2350_2_fu_1562_p3) ? 1'b1 : 1'b0);

assign icmp_ln2403_1_fu_1679_p2 = (($signed(sext_ln2403_1_fu_1675_p1) < $signed(add_ln2340_reg_2982)) ? 1'b1 : 1'b0);

assign icmp_ln2403_fu_1670_p2 = (($signed(sext_ln2403_fu_1666_p1) < $signed(add_ln2345_reg_2994)) ? 1'b1 : 1'b0);

assign icmp_ln2409_fu_1688_p2 = (($signed(sext_ln2409_fu_1684_p1) < $signed(add_ln2340_reg_2982)) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_1351_p2 = ((trunc_ln851_1_fu_1347_p1 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1301_p2 = ((trunc_ln851_fu_1297_p1 == 16'd0) ? 1'b1 : 1'b0);

assign j_fu_1196_p2 = (ap_phi_mux_p_Val2_11_phi_fu_584_p4 + 15'd1);

assign k_buf_val_val_0_0_ad_gep_fu_497_p3 = sext_ln2401_fu_1653_p1;

assign k_buf_val_val_0_0_address1 = k_buf_val_val_0_0_ad_reg_3196;

assign k_buf_val_val_0_1_ad_gep_fu_504_p3 = sext_ln2401_fu_1653_p1;

assign k_buf_val_val_0_1_address1 = k_buf_val_val_0_1_ad_reg_3202;

assign k_buf_val_val_0_2_ad_gep_fu_511_p3 = sext_ln2401_fu_1653_p1;

assign k_buf_val_val_0_2_address1 = k_buf_val_val_0_2_ad_reg_3208;

assign k_buf_val_val_1_0_address0 = sext_ln2401_fu_1653_p1;

assign k_buf_val_val_1_0_address1 = sext_ln2401_reg_3159;

assign k_buf_val_val_1_1_address0 = sext_ln2401_fu_1653_p1;

assign k_buf_val_val_1_1_address1 = sext_ln2401_reg_3159;

assign k_buf_val_val_1_2_address0 = sext_ln2401_fu_1653_p1;

assign k_buf_val_val_1_2_address1 = sext_ln2401_reg_3159;

assign lhs_V_1_fu_1464_p1 = fy_V_reg_3097;

assign lhs_V_fu_1438_p1 = fx_V_reg_3102;

assign mul_ln1118_10_fu_2628_p0 = mul_ln1118_10_fu_2628_p00;

assign mul_ln1118_10_fu_2628_p00 = win_val_1_val_1_1_fu_326;

assign mul_ln1118_10_fu_2628_p1 = sext_ln1118_2_fu_1925_p1;

assign mul_ln1118_11_fu_1992_p0 = sext_ln1118_3_fu_1953_p1;

assign mul_ln1118_11_fu_1992_p1 = mul_ln1118_10_reg_3305;

assign mul_ln1118_11_fu_1992_p2 = ($signed(mul_ln1118_11_fu_1992_p0) * $signed(mul_ln1118_11_fu_1992_p1));

assign mul_ln1118_12_fu_2634_p0 = mul_ln1118_12_fu_2634_p00;

assign mul_ln1118_12_fu_2634_p00 = win_val_0_val_1_1_1_fu_314;

assign mul_ln1118_12_fu_2634_p1 = sext_ln1118_fu_1921_p1;

assign mul_ln1118_13_fu_2001_p0 = sext_ln1118_4_fu_1956_p1;

assign mul_ln1118_13_fu_2001_p1 = mul_ln1118_12_reg_3310;

assign mul_ln1118_13_fu_2001_p2 = ($signed(mul_ln1118_13_fu_2001_p0) * $signed(mul_ln1118_13_fu_2001_p1));

assign mul_ln1118_14_fu_2668_p0 = mul_ln1118_14_fu_2668_p00;

assign mul_ln1118_14_fu_2668_p00 = win_val_0_val_1_1_3_reg_3263;

assign mul_ln1118_14_fu_2668_p1 = sext_ln1118_5_fu_1959_p1;

assign mul_ln1118_15_fu_2070_p0 = sext_ln1118_4_reg_3325;

assign mul_ln1118_15_fu_2070_p1 = mul_ln1118_14_reg_3367;

assign mul_ln1118_15_fu_2070_p2 = ($signed(mul_ln1118_15_fu_2070_p0) * $signed(mul_ln1118_15_fu_2070_p1));

assign mul_ln1118_16_fu_2674_p0 = mul_ln1118_16_fu_2674_p00;

assign mul_ln1118_16_fu_2674_p00 = win_val_1_val_1_2_4_reg_3283;

assign mul_ln1118_16_fu_2674_p1 = sext_ln1118_reg_3288;

assign mul_ln1118_17_fu_2082_p0 = sext_ln1118_1_fu_2034_p1;

assign mul_ln1118_17_fu_2082_p1 = mul_ln1118_16_reg_3372;

assign mul_ln1118_17_fu_2082_p2 = ($signed(mul_ln1118_17_fu_2082_p0) * $signed(mul_ln1118_17_fu_2082_p1));

assign mul_ln1118_18_fu_2640_p0 = mul_ln1118_18_fu_2640_p00;

assign mul_ln1118_18_fu_2640_p00 = win_val_1_val_1_2_fu_330;

assign mul_ln1118_18_fu_2640_p1 = sext_ln1118_2_fu_1925_p1;

assign mul_ln1118_19_fu_2016_p0 = sext_ln1118_3_fu_1953_p1;

assign mul_ln1118_19_fu_2016_p1 = mul_ln1118_18_reg_3315;

assign mul_ln1118_19_fu_2016_p2 = ($signed(mul_ln1118_19_fu_2016_p0) * $signed(mul_ln1118_19_fu_2016_p1));

assign mul_ln1118_1_fu_2040_p0 = sext_ln1118_1_fu_2034_p1;

assign mul_ln1118_1_fu_2040_p1 = mul_ln1118_reg_3332;

assign mul_ln1118_1_fu_2040_p2 = ($signed(mul_ln1118_1_fu_2040_p0) * $signed(mul_ln1118_1_fu_2040_p1));

assign mul_ln1118_20_fu_2646_p0 = mul_ln1118_20_fu_2646_p00;

assign mul_ln1118_20_fu_2646_p00 = win_val_0_val_1_2_1_fu_318;

assign mul_ln1118_20_fu_2646_p1 = sext_ln1118_fu_1921_p1;

assign mul_ln1118_21_fu_2025_p0 = sext_ln1118_4_fu_1956_p1;

assign mul_ln1118_21_fu_2025_p1 = mul_ln1118_20_reg_3320;

assign mul_ln1118_21_fu_2025_p2 = ($signed(mul_ln1118_21_fu_2025_p0) * $signed(mul_ln1118_21_fu_2025_p1));

assign mul_ln1118_22_fu_2679_p0 = mul_ln1118_22_fu_2679_p00;

assign mul_ln1118_22_fu_2679_p00 = win_val_0_val_1_2_3_reg_3268;

assign mul_ln1118_22_fu_2679_p1 = sext_ln1118_5_fu_1959_p1;

assign mul_ln1118_23_fu_2091_p0 = sext_ln1118_4_reg_3325;

assign mul_ln1118_23_fu_2091_p1 = mul_ln1118_22_reg_3387;

assign mul_ln1118_23_fu_2091_p2 = ($signed(mul_ln1118_23_fu_2091_p0) * $signed(mul_ln1118_23_fu_2091_p1));

assign mul_ln1118_2_fu_2616_p0 = mul_ln1118_2_fu_2616_p00;

assign mul_ln1118_2_fu_2616_p00 = win_val_1_val_1_0_fu_322;

assign mul_ln1118_2_fu_2616_p1 = sext_ln1118_2_fu_1925_p1;

assign mul_ln1118_3_fu_1968_p0 = sext_ln1118_3_fu_1953_p1;

assign mul_ln1118_3_fu_1968_p1 = mul_ln1118_2_reg_3295;

assign mul_ln1118_3_fu_1968_p2 = ($signed(mul_ln1118_3_fu_1968_p0) * $signed(mul_ln1118_3_fu_1968_p1));

assign mul_ln1118_4_fu_2622_p0 = mul_ln1118_4_fu_2622_p00;

assign mul_ln1118_4_fu_2622_p00 = win_val_0_val_1_0_1_fu_310;

assign mul_ln1118_4_fu_2622_p1 = sext_ln1118_fu_1921_p1;

assign mul_ln1118_5_fu_1977_p0 = sext_ln1118_4_fu_1956_p1;

assign mul_ln1118_5_fu_1977_p1 = mul_ln1118_4_reg_3300;

assign mul_ln1118_5_fu_1977_p2 = ($signed(mul_ln1118_5_fu_1977_p0) * $signed(mul_ln1118_5_fu_1977_p1));

assign mul_ln1118_6_fu_2657_p0 = mul_ln1118_6_fu_2657_p00;

assign mul_ln1118_6_fu_2657_p00 = win_val_0_val_1_0_3_reg_3258;

assign mul_ln1118_6_fu_2657_p1 = sext_ln1118_5_fu_1959_p1;

assign mul_ln1118_7_fu_2049_p0 = sext_ln1118_4_reg_3325;

assign mul_ln1118_7_fu_2049_p1 = mul_ln1118_6_reg_3347;

assign mul_ln1118_7_fu_2049_p2 = ($signed(mul_ln1118_7_fu_2049_p0) * $signed(mul_ln1118_7_fu_2049_p1));

assign mul_ln1118_8_fu_2663_p0 = mul_ln1118_8_fu_2663_p00;

assign mul_ln1118_8_fu_2663_p00 = win_val_1_val_1_1_4_reg_3278;

assign mul_ln1118_8_fu_2663_p1 = sext_ln1118_reg_3288;

assign mul_ln1118_9_fu_2061_p0 = sext_ln1118_1_fu_2034_p1;

assign mul_ln1118_9_fu_2061_p1 = mul_ln1118_8_reg_3352;

assign mul_ln1118_9_fu_2061_p2 = ($signed(mul_ln1118_9_fu_2061_p0) * $signed(mul_ln1118_9_fu_2061_p1));

assign mul_ln1118_fu_2652_p0 = mul_ln1118_fu_2652_p00;

assign mul_ln1118_fu_2652_p00 = win_val_1_val_1_0_4_reg_3273;

assign mul_ln1118_fu_2652_p1 = sext_ln1118_reg_3288;

assign mul_ln703_1_fu_1266_p1 = ap_phi_reg_pp0_iter35_dx_reg_601;

assign mul_ln703_1_fu_1266_p2 = ($signed(col_rate_V_reg_2898) * $signed(mul_ln703_1_fu_1266_p1));

assign mul_ln703_fu_1257_p1 = ap_phi_reg_pp0_iter35_dy_reg_592;

assign mul_ln703_fu_1257_p2 = ($signed(row_rate_V_reg_2886) * $signed(mul_ln703_fu_1257_p1));

assign neg_src_5_fu_2400_p2 = (xor_ln781_fu_2394_p2 & p_Result_11_reg_3437);

assign neg_src_6_fu_2477_p2 = (xor_ln781_1_fu_2471_p2 & p_Result_13_reg_3467);

assign neg_src_fu_2554_p2 = (xor_ln781_2_fu_2548_p2 & p_Result_15_reg_3497);

assign or_ln1494_1_fu_1575_p2 = (or_ln1494_fu_1569_p2 | icmp_ln2361_reg_3025);

assign or_ln1494_2_fu_1632_p2 = (icmp_ln2383_fu_1612_p2 | icmp_ln1494_1_reg_2955);

assign or_ln1494_3_fu_1637_p2 = (or_ln1494_2_fu_1632_p2 | icmp_ln2350_reg_3070_pp0_iter36_reg);

assign or_ln1494_fu_1569_p2 = (icmp_ln2364_fu_1523_p2 | and_ln1494_fu_1543_p2);

assign or_ln340_1_fu_2433_p2 = (overflow_fu_2410_p2 | or_ln340_fu_2421_p2);

assign or_ln340_2_fu_2498_p2 = (xor_ln340_1_fu_2493_p2 | and_ln781_1_fu_2467_p2);

assign or_ln340_3_fu_2510_p2 = (overflow_1_fu_2487_p2 | or_ln340_2_fu_2498_p2);

assign or_ln340_4_fu_2575_p2 = (xor_ln340_2_fu_2570_p2 | and_ln781_2_fu_2544_p2);

assign or_ln340_5_fu_2587_p2 = (overflow_2_fu_2564_p2 | or_ln340_4_fu_2575_p2);

assign or_ln340_fu_2421_p2 = (xor_ln340_fu_2416_p2 | and_ln781_fu_2390_p2);

assign or_ln785_1_fu_2482_p2 = (p_Result_13_reg_3467 | deleted_zeros_1_fu_2462_p3);

assign or_ln785_2_fu_2559_p2 = (p_Result_15_reg_3497 | deleted_zeros_2_fu_2539_p3);

assign or_ln785_fu_2405_p2 = (p_Result_11_reg_3437 | deleted_zeros_fu_2385_p3);

assign overflow_1_fu_2487_p2 = (or_ln785_1_fu_2482_p2 ^ 1'd1);

assign overflow_2_fu_2564_p2 = (or_ln785_2_fu_2559_p2 ^ 1'd1);

assign overflow_fu_2410_p2 = (or_ln785_fu_2405_p2 ^ 1'd1);

assign p_Result_12_fu_2127_p3 = add_ln1192_1_fu_2104_p2[32'd43];

assign p_Result_14_fu_2222_p3 = add_ln1192_3_fu_2199_p2[32'd43];

assign p_Result_16_fu_2317_p3 = add_ln1192_5_fu_2294_p2[32'd43];

assign p_Result_1_fu_1339_p3 = fy_V_fu_1271_p2[32'd31];

assign p_Result_2_i_i1_fu_2268_p4 = {{add_ln1192_3_fu_2199_p2[47:44]}};

assign p_Result_2_i_i2_fu_2363_p4 = {{add_ln1192_5_fu_2294_p2[47:44]}};

assign p_Result_2_i_i_fu_2173_p4 = {{add_ln1192_1_fu_2104_p2[47:44]}};

assign p_Result_s_fu_1289_p3 = fx_V_fu_1275_p2[32'd31];

assign p_Val2_12_fu_1057_p2 = (zext_ln415_fu_1054_p1 + offset_row_V_reg_2930);

assign p_Val2_13_fu_1065_p2 = (zext_ln415_1_fu_1062_p1 + offset_col_V_reg_2940);

assign p_Val2_18_fu_1758_p3 = ((icmp_ln1494_2_reg_3131[0:0] === 1'b1) ? u_V_fu_1751_p3 : 20'd0);

assign p_Val2_19_fu_1772_p3 = ((icmp_ln1494_3_reg_3136[0:0] === 1'b1) ? v_V_fu_1765_p3 : 20'd0);

assign p_Val2_20_fu_1873_p3 = ((icmp_ln2340_reg_3141_pp0_iter38_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_18_reg_3230);

assign p_Val2_21_fu_1879_p3 = ((icmp_ln2345_reg_3146_pp0_iter38_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_19_reg_3236);

assign p_Val2_22_fu_2117_p4 = {{add_ln1192_1_fu_2104_p2[43:36]}};

assign p_Val2_23_fu_2147_p2 = (zext_ln415_2_fu_2143_p1 + p_Val2_22_fu_2117_p4);

assign p_Val2_25_fu_2212_p4 = {{add_ln1192_3_fu_2199_p2[43:36]}};

assign p_Val2_26_fu_2242_p2 = (zext_ln415_3_fu_2238_p1 + p_Val2_25_fu_2212_p4);

assign p_Val2_28_fu_2307_p4 = {{add_ln1192_5_fu_2294_p2[43:36]}};

assign p_Val2_29_fu_2337_p2 = (zext_ln415_4_fu_2333_p1 + p_Val2_28_fu_2307_p4);

assign p_dst_data_stream_0_V_din = ((or_ln340_1_fu_2433_p2[0:0] === 1'b1) ? select_ln340_fu_2439_p3 : select_ln396_fu_2446_p3);

assign p_dst_data_stream_1_V_din = ((or_ln340_3_fu_2510_p2[0:0] === 1'b1) ? select_ln340_2_fu_2516_p3 : select_ln396_1_fu_2523_p3);

assign p_dst_data_stream_2_V_din = ((or_ln340_5_fu_2587_p2[0:0] === 1'b1) ? select_ln340_4_fu_2593_p3 : select_ln396_2_fu_2600_p3);

assign pre_fx_fu_1498_p3 = ((icmp_ln2340_fu_1493_p2[0:0] === 1'b1) ? sx_reg_2989 : sx_2_reg_3107);

assign pre_fy_fu_1512_p3 = ((icmp_ln2345_fu_1507_p2[0:0] === 1'b1) ? sy_reg_3000 : sy_2_reg_3114);

assign ret_V_11_fu_961_p2 = ($signed(select_ln1148_fu_955_p3) + $signed(26'd67076096));

assign ret_V_12_fu_1020_p2 = ($signed(select_ln1148_1_fu_1014_p3) + $signed(26'd67076096));

assign ret_V_2_fu_1329_p4 = {{fy_V_fu_1271_p2[31:16]}};

assign ret_V_4_fu_1307_p2 = (16'd1 + ret_V_fu_1279_p4);

assign ret_V_5_fu_1357_p2 = (16'd1 + ret_V_2_fu_1329_p4);

assign ret_V_6_fu_1452_p2 = ($signed(lhs_V_fu_1438_p1) - $signed(sext_ln728_fu_1448_p1));

assign ret_V_7_fu_1478_p2 = ($signed(lhs_V_1_fu_1464_p1) - $signed(sext_ln728_1_fu_1474_p1));

assign ret_V_fu_1279_p4 = {{fx_V_fu_1275_p2[31:16]}};

assign rhs_V_1_fu_1467_p3 = {{sy_2_reg_3114}, {16'd0}};

assign rhs_V_fu_1441_p3 = {{sx_2_reg_3107}, {16'd0}};

assign row_rate_V_fu_840_p1 = select_ln1148_3_fu_833_p3[31:0];

assign row_wr_2_fu_1185_p2 = ((p_Val2_10_reg_569 != 15'd0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1587_p3 = ((and_ln1494_fu_1543_p2[0:0] === 1'b1) ? row_wr_fu_1518_p2 : row_wr_2_reg_3031);

assign row_wr_4_fu_1594_p3 = ((icmp_ln2350_reg_3070_pp0_iter36_reg[0:0] === 1'b1) ? row_wr_3_fu_1587_p3 : row_wr_1_fu_270);

assign row_wr_fu_1518_p2 = ((pre_fy_fu_1512_p3 == add_ln2357_reg_3019) ? 1'b1 : 1'b0);

assign scols_fu_693_p1 = p_src_cols_V_read[15:0];

assign select_ln1148_1_fu_1014_p3 = ((tmp_19_reg_2920[0:0] === 1'b1) ? sext_ln1148_7_fu_1010_p1 : trunc_ln1148_5_reg_2925);

assign select_ln1148_2_fu_820_p3 = ((tmp_11_reg_2849[0:0] === 1'b1) ? sext_ln1148_1_fu_813_p1 : sext_ln1148_2_fu_817_p1);

assign select_ln1148_3_fu_833_p3 = ((tmp_11_reg_2849[0:0] === 1'b1) ? sub_ln1148_5_fu_827_p2 : sext_ln1148_2_fu_817_p1);

assign select_ln1148_4_fu_870_p3 = ((tmp_14_reg_2860[0:0] === 1'b1) ? sext_ln1148_4_fu_863_p1 : sext_ln1148_5_fu_867_p1);

assign select_ln1148_5_fu_883_p3 = ((tmp_14_reg_2860[0:0] === 1'b1) ? sub_ln1148_7_fu_877_p2 : sext_ln1148_5_fu_867_p1);

assign select_ln1148_fu_955_p3 = ((tmp_17_reg_2910[0:0] === 1'b1) ? sub_ln1148_1_fu_949_p2 : trunc_ln1148_3_reg_2915);

assign select_ln1494_3_fu_1625_p3 = ((icmp_ln1494_1_reg_2955[0:0] === 1'b1) ? select_ln2350_2_fu_1562_p3 : select_ln2380_fu_1618_p3);

assign select_ln1494_fu_1547_p3 = ((and_ln1494_fu_1543_p2[0:0] === 1'b1) ? pre_fy_0_fu_282 : select_ln2361_fu_1529_p3);

assign select_ln2350_1_fu_1555_p3 = ((icmp_ln2350_reg_3070_pp0_iter36_reg[0:0] === 1'b1) ? select_ln1494_fu_1547_p3 : pre_fy_0_fu_282);

assign select_ln2350_2_fu_1562_p3 = ((icmp_ln2350_reg_3070_pp0_iter36_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_0_fu_278);

assign select_ln2350_3_fu_1580_p3 = ((icmp_ln2350_reg_3070_pp0_iter36_reg[0:0] === 1'b1) ? or_ln1494_1_fu_1575_p2 : row_rd_0_fu_274);

assign select_ln2350_fu_1536_p3 = ((icmp_ln2350_reg_3070_pp0_iter36_reg[0:0] === 1'b1) ? 16'd0 : x_1_fu_286);

assign select_ln2361_fu_1529_p3 = ((icmp_ln2361_reg_3025[0:0] === 1'b1) ? pre_fy_0_fu_282 : pre_fy_fu_1512_p3);

assign select_ln2380_fu_1618_p3 = ((icmp_ln2350_reg_3070_pp0_iter36_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_1498_p3);

assign select_ln340_2_fu_2516_p3 = ((and_ln340_1_fu_2504_p2[0:0] === 1'b1) ? p_Val2_26_reg_3474 : 8'd255);

assign select_ln340_4_fu_2593_p3 = ((and_ln340_2_fu_2581_p2[0:0] === 1'b1) ? p_Val2_29_reg_3504 : 8'd255);

assign select_ln340_fu_2439_p3 = ((and_ln340_fu_2427_p2[0:0] === 1'b1) ? p_Val2_23_reg_3444 : 8'd255);

assign select_ln396_1_fu_2523_p3 = ((neg_src_6_fu_2477_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_26_reg_3474);

assign select_ln396_2_fu_2600_p3 = ((neg_src_fu_2554_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_29_reg_3504);

assign select_ln396_fu_2446_p3 = ((neg_src_5_fu_2400_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_23_reg_3444);

assign select_ln851_1_fu_1363_p3 = ((icmp_ln851_1_fu_1351_p2[0:0] === 1'b1) ? ret_V_2_fu_1329_p4 : ret_V_5_fu_1357_p2);

assign select_ln851_fu_1313_p3 = ((icmp_ln851_fu_1301_p2[0:0] === 1'b1) ? ret_V_fu_1279_p4 : ret_V_4_fu_1307_p2);

assign sext_ln1118_1_fu_2034_p1 = v1_V_reg_3242_pp0_iter40_reg;

assign sext_ln1118_2_fu_1925_p1 = v1_V_fu_1868_p2;

assign sext_ln1118_3_fu_1953_p1 = p_Val2_20_reg_3247;

assign sext_ln1118_4_fu_1956_p1 = $signed(p_Val2_21_reg_3253);

assign sext_ln1118_5_fu_1959_p1 = p_Val2_20_reg_3247;

assign sext_ln1118_fu_1921_p1 = $signed(u1_V_fu_1863_p2);

assign sext_ln1148_1_fu_813_p1 = $signed(tmp_12_fu_803_p4);

assign sext_ln1148_2_fu_817_p1 = $signed(tmp_13_reg_2871);

assign sext_ln1148_4_fu_863_p1 = $signed(tmp_15_fu_853_p4);

assign sext_ln1148_5_fu_867_p1 = $signed(tmp_16_reg_2881);

assign sext_ln1148_6_fu_1000_p1 = $signed(tmp_20_fu_990_p4);

assign sext_ln1148_7_fu_1010_p1 = $signed(sub_ln1148_3_fu_1004_p2);

assign sext_ln2340_1_fu_1490_p1 = sx_2_reg_3107;

assign sext_ln2340_fu_1118_p1 = scols_reg_2832;

assign sext_ln2345_1_fu_1504_p1 = sy_2_reg_3114;

assign sext_ln2345_fu_1132_p1 = srows_reg_2820;

assign sext_ln2401_fu_1653_p1 = select_ln2350_fu_1536_p3;

assign sext_ln2403_1_fu_1675_p1 = pre_fx_fu_1498_p3;

assign sext_ln2403_fu_1666_p1 = pre_fy_fu_1512_p3;

assign sext_ln2409_fu_1684_p1 = pre_fx_fu_1498_p3;

assign sext_ln703_1_fu_1114_p1 = $signed(shl_ln703_1_fu_1106_p3);

assign sext_ln703_fu_1102_p1 = $signed(shl_ln_fu_1094_p3);

assign sext_ln728_1_fu_1474_p1 = $signed(rhs_V_1_fu_1467_p3);

assign sext_ln728_fu_1448_p1 = $signed(rhs_V_fu_1441_p3);

assign shl_ln1_fu_1387_p3 = {{trunc_ln731_1_fu_1383_p1}, {16'd0}};

assign shl_ln703_1_fu_1106_p3 = {{p_Val2_13_fu_1065_p2}, {6'd0}};

assign shl_ln731_2_fu_1409_p3 = {{trunc_ln731_3_fu_1405_p1}, {16'd0}};

assign shl_ln_fu_1094_p3 = {{p_Val2_12_fu_1057_p2}, {6'd0}};

assign srows_fu_685_p1 = p_src_rows_V_read[15:0];

assign sub_ln1148_1_fu_949_p2 = (26'd0 - trunc_ln1148_2_fu_939_p4);

assign sub_ln1148_2_fu_985_p2 = (25'd0 - trunc_ln703_2_reg_2904);

assign sub_ln1148_3_fu_1004_p2 = ($signed(25'd0) - $signed(sext_ln1148_6_fu_1000_p1));

assign sub_ln1148_4_fu_798_p2 = (97'd0 - mul_ln1148_reg_2866);

assign sub_ln1148_5_fu_827_p2 = (48'd0 - select_ln1148_2_fu_820_p3);

assign sub_ln1148_6_fu_848_p2 = (97'd0 - mul_ln1148_1_reg_2876);

assign sub_ln1148_7_fu_877_p2 = (48'd0 - select_ln1148_4_fu_870_p3);

assign sub_ln1148_fu_934_p2 = (27'd0 - trunc_ln703_1_reg_2892);

assign sub_ln731_1_fu_1417_p2 = (trunc_ln731_2_fu_1401_p1 - shl_ln731_2_fu_1409_p3);

assign sub_ln731_fu_1395_p2 = (trunc_ln731_fu_1379_p1 - shl_ln1_fu_1387_p3);

assign sx_2_fu_1321_p3 = ((p_Result_s_fu_1289_p3[0:0] === 1'b1) ? select_ln851_fu_1313_p3 : ret_V_fu_1279_p4);

assign sx_fu_1127_p2 = ($signed(scols_reg_2832) + $signed(16'd65535));

assign sy_2_fu_1371_p3 = ((p_Result_1_fu_1339_p3[0:0] === 1'b1) ? select_ln851_1_fu_1363_p3 : ret_V_2_fu_1329_p4);

assign sy_fu_1141_p2 = ($signed(srows_reg_2820) + $signed(16'd65535));

assign t_V_1_fu_727_p3 = {{scols_fu_693_p1}, {32'd0}};

assign t_V_4_fu_1161_p3 = {{p_Val2_10_reg_569}, {16'd0}};

assign t_V_5_fu_1206_p3 = {{ap_phi_mux_p_Val2_11_phi_fu_584_p4}, {16'd0}};

assign t_V_fu_701_p3 = {{srows_fu_685_p1}, {32'd0}};

assign tmp_12_fu_803_p4 = {{sub_ln1148_4_fu_798_p2[96:70]}};

assign tmp_15_fu_853_p4 = {{sub_ln1148_6_fu_848_p2[96:72]}};

assign tmp_20_fu_990_p4 = {{sub_ln1148_2_fu_985_p2[24:1]}};

assign tmp_29_fu_2135_p3 = add_ln1192_1_fu_2104_p2[32'd35];

assign tmp_30_fu_2153_p3 = p_Val2_23_fu_2147_p2[32'd7];

assign tmp_33_fu_2230_p3 = add_ln1192_3_fu_2199_p2[32'd35];

assign tmp_34_fu_2248_p3 = p_Val2_26_fu_2242_p2[32'd7];

assign tmp_37_fu_2325_p3 = add_ln1192_5_fu_2294_p2[32'd35];

assign tmp_38_fu_2343_p3 = p_Val2_29_fu_2337_p2[32'd7];

assign tmp_V_4_fu_1075_p3 = ((icmp_ln2302_fu_1070_p2[0:0] === 1'b1) ? 15'd61 : trunc_ln2289_1_reg_2827);

assign tmp_V_5_fu_1087_p3 = ((icmp_ln2303_fu_1082_p2[0:0] === 1'b1) ? 15'd241 : trunc_ln2290_1_reg_2839);

assign trunc_ln1038_1_fu_1237_p1 = grp_fu_1218_p2[15:0];

assign trunc_ln1038_fu_1227_p1 = grp_fu_1202_p2[15:0];

assign trunc_ln1148_2_fu_939_p4 = {{sub_ln1148_fu_934_p2[26:1]}};

assign trunc_ln2289_1_fu_689_p1 = p_src_rows_V_read[14:0];

assign trunc_ln2290_1_fu_697_p1 = p_src_cols_V_read[14:0];

assign trunc_ln703_1_fu_844_p1 = select_ln1148_3_fu_833_p3[26:0];

assign trunc_ln703_2_fu_894_p1 = select_ln1148_5_fu_883_p3[24:0];

assign trunc_ln731_1_fu_1383_p1 = sx_2_fu_1321_p3[1:0];

assign trunc_ln731_2_fu_1401_p1 = fy_V_fu_1271_p2[17:0];

assign trunc_ln731_3_fu_1405_p1 = sy_2_fu_1371_p3[1:0];

assign trunc_ln731_fu_1379_p1 = fx_V_fu_1275_p2[17:0];

assign trunc_ln851_1_fu_1347_p1 = fy_V_fu_1271_p2[15:0];

assign trunc_ln851_fu_1297_p1 = fx_V_fu_1275_p2[15:0];

assign u1_V_fu_1863_p2 = (20'd262144 - p_Val2_18_reg_3230);

assign u_V_fu_1751_p3 = {{sub_ln731_reg_3121_pp0_iter37_reg}, {2'd0}};

assign v1_V_fu_1868_p2 = (20'd262144 - p_Val2_19_reg_3236);

assign v_V_fu_1765_p3 = {{sub_ln731_1_reg_3126_pp0_iter37_reg}, {2'd0}};

assign x_fu_1705_p2 = ($signed(select_ln2350_fu_1536_p3) + $signed(16'd1));

assign xor_ln340_1_fu_2493_p2 = (p_Result_13_reg_3467 ^ 1'd1);

assign xor_ln340_2_fu_2570_p2 = (p_Result_15_reg_3497 ^ 1'd1);

assign xor_ln340_fu_2416_p2 = (p_Result_11_reg_3437 ^ 1'd1);

assign xor_ln416_1_fu_2256_p2 = (tmp_34_fu_2248_p3 ^ 1'd1);

assign xor_ln416_2_fu_2351_p2 = (tmp_38_fu_2343_p3 ^ 1'd1);

assign xor_ln416_fu_2161_p2 = (tmp_30_fu_2153_p3 ^ 1'd1);

assign xor_ln781_1_fu_2471_p2 = (1'd1 ^ and_ln781_1_fu_2467_p2);

assign xor_ln781_2_fu_2548_p2 = (1'd1 ^ and_ln781_2_fu_2544_p2);

assign xor_ln781_fu_2394_p2 = (1'd1 ^ and_ln781_fu_2390_p2);

assign zext_ln2313_fu_1146_p1 = p_Val2_10_reg_569;

assign zext_ln2314_fu_1223_p1 = p_Val2_11_reg_580_pp0_iter33_reg;

assign zext_ln415_1_fu_1062_p1 = tmp_21_reg_2945;

assign zext_ln415_2_fu_2143_p1 = tmp_29_fu_2135_p3;

assign zext_ln415_3_fu_2238_p1 = tmp_33_fu_2230_p3;

assign zext_ln415_4_fu_2333_p1 = tmp_37_fu_2325_p3;

assign zext_ln415_fu_1054_p1 = tmp_18_reg_2935;

assign zext_ln728_fu_1169_p1 = t_V_4_fu_1161_p3;

always @ (posedge ap_clk) begin
    sext_ln703_reg_2972[5:0] <= 6'b000000;
    sext_ln703_1_reg_2977[5:0] <= 6'b000000;
    zext_ln728_reg_3014[15:0] <= 16'b0000000000000000;
    zext_ln728_reg_3014[31] <= 1'b0;
    zext_ln2314_reg_3050[15] <= 1'b0;
    zext_ln2314_reg_3050_pp0_iter35_reg[15] <= 1'b0;
    zext_ln2314_reg_3050_pp0_iter36_reg[15] <= 1'b0;
    p_Val2_18_reg_3230[1:0] <= 2'b00;
    p_Val2_19_reg_3236[1:0] <= 2'b00;
    v1_V_reg_3242[1:0] <= 2'b00;
    v1_V_reg_3242_pp0_iter40_reg[1:0] <= 2'b00;
    p_Val2_20_reg_3247[1:0] <= 2'b00;
    p_Val2_21_reg_3253[1:0] <= 2'b00;
    sext_ln1118_reg_3288[1:0] <= 2'b00;
    sext_ln1118_4_reg_3325[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear
