[13:54:22.975] <TB2>     INFO: *** Welcome to pxar ***
[13:54:22.975] <TB2>     INFO: *** Today: 2016/04/25
[13:54:22.983] <TB2>     INFO: *** Version: b2a7-dirty
[13:54:22.983] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:22.983] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:22.984] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//defaultMaskFile.dat
[13:54:22.984] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C15.dat
[13:54:23.060] <TB2>     INFO:         clk: 4
[13:54:23.060] <TB2>     INFO:         ctr: 4
[13:54:23.060] <TB2>     INFO:         sda: 19
[13:54:23.060] <TB2>     INFO:         tin: 9
[13:54:23.061] <TB2>     INFO:         level: 15
[13:54:23.061] <TB2>     INFO:         triggerdelay: 0
[13:54:23.061] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:54:23.061] <TB2>     INFO: Log level: DEBUG
[13:54:23.071] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:54:23.081] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:54:23.084] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:54:23.087] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:54:24.652] <TB2>     INFO: DUT info: 
[13:54:24.652] <TB2>     INFO: The DUT currently contains the following objects:
[13:54:24.652] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:54:24.652] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:54:24.652] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:54:24.652] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:54:24.652] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.652] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.652] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.652] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.652] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.652] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.652] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.652] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:24.653] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:54:24.654] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:24.655] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:24.657] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[13:54:24.657] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1129f90
[13:54:24.657] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x109e770
[13:54:24.657] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fe87dd94010
[13:54:24.657] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fe883fff510
[13:54:24.657] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7fe87dd94010
[13:54:24.658] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 382.7mA
[13:54:24.659] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 470.3mA
[13:54:24.659] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.5 C
[13:54:24.660] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:54:25.060] <TB2>     INFO: enter 'restricted' command line mode
[13:54:25.060] <TB2>     INFO: enter test to run
[13:54:25.060] <TB2>     INFO:   test: FPIXTest no parameter change
[13:54:25.060] <TB2>     INFO:   running: fpixtest
[13:54:25.060] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:54:25.063] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:54:25.063] <TB2>     INFO: ######################################################################
[13:54:25.063] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:54:25.063] <TB2>     INFO: ######################################################################
[13:54:25.066] <TB2>     INFO: ######################################################################
[13:54:25.066] <TB2>     INFO: PixTestPretest::doTest()
[13:54:25.066] <TB2>     INFO: ######################################################################
[13:54:25.069] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.069] <TB2>     INFO:    PixTestPretest::programROC() 
[13:54:25.069] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:43.086] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:54:43.086] <TB2>     INFO: IA differences per ROC:  17.7 20.1 18.5 20.1 18.5 18.5 20.1 18.5 20.1 18.5 20.9 18.5 16.9 18.5 19.3 19.3
[13:54:43.155] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:43.155] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:54:43.155] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:43.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[13:54:43.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.4188 mA
[13:54:43.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.8188 mA
[13:54:43.564] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  84 Ia 24.8188 mA
[13:54:43.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 24.0187 mA
[13:54:43.773] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.8188 mA
[13:54:43.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  74 Ia 24.0187 mA
[13:54:43.975] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.2188 mA
[13:54:44.076] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.8188 mA
[13:54:44.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  79 Ia 23.2188 mA
[13:54:44.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  84 Ia 24.8188 mA
[13:54:44.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  80 Ia 24.0187 mA
[13:54:44.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.8188 mA
[13:54:44.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  74 Ia 24.0187 mA
[13:54:44.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.2188 mA
[13:54:44.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.8188 mA
[13:54:44.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  79 Ia 24.0187 mA
[13:54:44.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.2188 mA
[13:54:45.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.8188 mA
[13:54:45.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  79 Ia 23.2188 mA
[13:54:45.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  84 Ia 24.8188 mA
[13:54:45.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  80 Ia 24.0187 mA
[13:54:45.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.8188 mA
[13:54:45.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  74 Ia 24.0187 mA
[13:54:45.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.2188 mA
[13:54:45.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 25.6188 mA
[13:54:45.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  74 Ia 23.2188 mA
[13:54:45.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  79 Ia 24.0187 mA
[13:54:46.096] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.8188 mA
[13:54:46.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  74 Ia 24.0187 mA
[13:54:46.299] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.2188 mA
[13:54:46.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.8188 mA
[13:54:46.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 24.0187 mA
[13:54:46.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.6188 mA
[13:54:46.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  69 Ia 24.0187 mA
[13:54:46.811] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.2188 mA
[13:54:46.912] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.0187 mA
[13:54:47.014] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.6187 mA
[13:54:47.114] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  92 Ia 24.8188 mA
[13:54:47.215] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  88 Ia 24.0187 mA
[13:54:47.316] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.2188 mA
[13:54:47.417] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.8188 mA
[13:54:47.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  79 Ia 23.2188 mA
[13:54:47.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  84 Ia 24.8188 mA
[13:54:47.721] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  80 Ia 24.0187 mA
[13:54:47.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.0187 mA
[13:54:47.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.2188 mA
[13:54:48.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 25.6188 mA
[13:54:48.125] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  74 Ia 23.2188 mA
[13:54:48.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  79 Ia 24.0187 mA
[13:54:48.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:54:48.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  74
[13:54:48.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:54:48.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  74
[13:54:48.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  74
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  69
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  83
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  88
[13:54:48.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:54:48.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[13:54:48.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[13:54:50.082] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:54:50.082] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  19.3  19.3  20.1  19.3  19.3  19.3  19.3  20.1  19.3  20.1  20.1  19.3
[13:54:50.118] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:50.118] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:54:50.118] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:50.254] <TB2>     INFO: Expecting 231680 events.
[13:54:58.344] <TB2>     INFO: 231680 events read in total (7369ms).
[13:54:58.501] <TB2>     INFO: Test took 8380ms.
[13:54:58.701] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 87 and Delta(CalDel) = 63
[13:54:58.705] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 106 and Delta(CalDel) = 59
[13:54:58.709] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 58
[13:54:58.712] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:54:58.715] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 85 and Delta(CalDel) = 60
[13:54:58.719] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:54:58.723] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:54:58.726] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:54:58.730] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 102 and Delta(CalDel) = 62
[13:54:58.733] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:54:58.737] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:54:58.741] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 65
[13:54:58.744] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:54:58.747] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 87 and Delta(CalDel) = 63
[13:54:58.752] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:54:58.756] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:54:58.799] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:54:58.830] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:58.830] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:54:58.830] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:58.966] <TB2>     INFO: Expecting 231680 events.
[13:55:07.058] <TB2>     INFO: 231680 events read in total (7377ms).
[13:55:07.063] <TB2>     INFO: Test took 8229ms.
[13:55:07.086] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:55:07.402] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:55:07.406] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29
[13:55:07.410] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[13:55:07.413] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 29
[13:55:07.417] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[13:55:07.420] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:55:07.425] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29.5
[13:55:07.428] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31.5
[13:55:07.432] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:55:07.435] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:55:07.439] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 32.5
[13:55:07.443] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[13:55:07.446] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:55:07.450] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:55:07.454] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:55:07.492] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:55:07.492] <TB2>     INFO: CalDel:      137   131   129   135   137   135   137   116   128   132   128   151   133   143   142   138
[13:55:07.492] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    53    51    51    51    51    51    51    51
[13:55:07.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat
[13:55:07.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C1.dat
[13:55:07.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C2.dat
[13:55:07.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C3.dat
[13:55:07.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C4.dat
[13:55:07.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C5.dat
[13:55:07.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C6.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C7.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C8.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C9.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C10.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C11.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C12.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C13.dat
[13:55:07.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C14.dat
[13:55:07.499] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:55:07.499] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:55:07.499] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:55:07.499] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:55:07.499] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:55:07.585] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:55:07.585] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:55:07.585] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:55:07.585] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:55:07.587] <TB2>     INFO: ######################################################################
[13:55:07.587] <TB2>     INFO: PixTestTiming::doTest()
[13:55:07.587] <TB2>     INFO: ######################################################################
[13:55:07.588] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:07.588] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:55:07.588] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:07.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:09.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:11.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:14.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:16.305] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:18.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:20.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:22.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:25.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:26.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:28.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:31.088] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:33.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:35.636] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:37.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:40.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:42.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:45.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:46.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:48.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:50.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:51.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:53.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:54.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:56.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:57.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:59.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:00.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:02.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:03.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:05.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:06.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:08.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:09.809] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:11.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:12.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:14.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:15.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:17.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:18.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:20.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:22.724] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:24.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:27.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:29.544] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:31.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:34.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:36.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:38.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:40.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:42.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:44.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:47.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:49.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:51.713] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:53.986] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:56.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:56:58.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:00.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:03.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:05.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:07.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:09.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:12.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:14.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:16.719] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:18.993] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:21.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:23.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:25.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:28.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:29.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:32.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:34.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:36.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:39.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:41.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:43.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:45.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:48.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:50.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:57:51.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:57:53.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:57:54.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:56.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:57:58.041] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:57:59.561] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:01.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:02.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:04.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:05.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:07.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:08.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:10.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:11.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:13.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:14.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:16.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:17.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:19.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:20.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:22.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:23.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:25.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:26.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:29.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:31.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:33.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:58:36.034] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:58:38.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:58:40.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:58:42.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:58:45.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:58:47.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:58:49.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:58:51.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:58:54.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:58:56.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:58:58.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:01.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:03.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:05.592] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:07.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:10.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:12.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:14.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:16.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:19.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:21.890] <TB2>     INFO: TBM Phase Settings: 236
[13:59:21.890] <TB2>     INFO: 400MHz Phase: 3
[13:59:21.890] <TB2>     INFO: 160MHz Phase: 7
[13:59:21.890] <TB2>     INFO: Functional Phase Area: 5
[13:59:21.892] <TB2>     INFO: Test took 254305 ms.
[13:59:21.892] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:59:21.893] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:21.893] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:59:21.893] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:21.893] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:59:23.034] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:59:25.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:59:27.202] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:59:29.473] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:59:31.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:59:33.264] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:59:35.348] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:59:37.243] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:59:38.763] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:59:40.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:59:41.804] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:59:43.324] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:59:44.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:59:46.365] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:59:47.885] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:59:49.405] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:59:50.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:59:52.445] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:59:54.720] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:59:56.993] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:59:59.267] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:01.540] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:00:03.815] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:00:06.087] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:00:07.606] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:00:09.127] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:00:11.400] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:00:13.676] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:00:15.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:00:18.222] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:00:20.495] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:00:22.014] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:00:23.533] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:00:25.055] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:00:27.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:00:29.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:00:31.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:00:34.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:00:36.420] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:00:38.693] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:00:40.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:00:41.734] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:00:44.008] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:00:46.282] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:00:48.556] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:00:50.829] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:00:53.103] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:00:55.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:00:56.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:00:58.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:00.689] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:02.963] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:05.236] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:01:07.509] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:01:09.782] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:01:12.055] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:01:13.575] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:01:15.096] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:16.616] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:18.136] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:19.656] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:21.177] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:22.697] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:24.600] <TB2>     INFO: ROC Delay Settings: 228
[14:01:24.600] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:24.600] <TB2>     INFO: ROC Port 0 Delay: 4
[14:01:24.600] <TB2>     INFO: ROC Port 1 Delay: 4
[14:01:24.600] <TB2>     INFO: Functional ROC Area: 5
[14:01:24.604] <TB2>     INFO: Test took 122711 ms.
[14:01:24.604] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:24.604] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:24.604] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:01:24.604] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:25.743] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40c9 40c9 40c9 40c8 40c8 40c9 40c8 40c8 e062 c000 a101 80c0 40c8 40c8 40c8 40c8 40c8 40cb 40c8 40c8 e062 c000 
[14:01:25.743] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 8000 40c8 40c9 40c8 40c8 40c8 40c9 40c8 40c8 e022 c000 
[14:01:25.743] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40c8 40c8 40c8 40c9 40c9 40c8 40c9 40c9 e022 c000 a103 8040 40c8 40c9 40c8 40c8 40c8 40c9 40c8 40c8 e022 c000 
[14:01:25.743] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:01:39.982] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:39.982] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:01:54.121] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:54.121] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:08.246] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:08.246] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:22.405] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:22.405] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:02:36.533] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:36.533] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:02:50.558] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:50.558] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:04.590] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:04.590] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:18.615] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:18.615] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:03:32.656] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:32.657] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:03:46.681] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:47.062] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:47.075] <TB2>     INFO: Decoding statistics:
[14:03:47.075] <TB2>     INFO:   General information:
[14:03:47.075] <TB2>     INFO: 	 16bit words read:         240000000
[14:03:47.075] <TB2>     INFO: 	 valid events total:       20000000
[14:03:47.075] <TB2>     INFO: 	 empty events:             20000000
[14:03:47.075] <TB2>     INFO: 	 valid events with pixels: 0
[14:03:47.075] <TB2>     INFO: 	 valid pixel hits:         0
[14:03:47.075] <TB2>     INFO:   Event errors: 	           0
[14:03:47.075] <TB2>     INFO: 	 start marker:             0
[14:03:47.075] <TB2>     INFO: 	 stop marker:              0
[14:03:47.075] <TB2>     INFO: 	 overflow:                 0
[14:03:47.075] <TB2>     INFO: 	 invalid 5bit words:       0
[14:03:47.075] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:03:47.075] <TB2>     INFO:   TBM errors: 		           0
[14:03:47.075] <TB2>     INFO: 	 flawed TBM headers:       0
[14:03:47.075] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:03:47.075] <TB2>     INFO: 	 event ID mismatches:      0
[14:03:47.075] <TB2>     INFO:   ROC errors: 		           0
[14:03:47.075] <TB2>     INFO: 	 missing ROC header(s):    0
[14:03:47.075] <TB2>     INFO: 	 misplaced readback start: 0
[14:03:47.075] <TB2>     INFO:   Pixel decoding errors:	   0
[14:03:47.075] <TB2>     INFO: 	 pixel data incomplete:    0
[14:03:47.075] <TB2>     INFO: 	 pixel address:            0
[14:03:47.075] <TB2>     INFO: 	 pulse height fill bit:    0
[14:03:47.075] <TB2>     INFO: 	 buffer corruption:        0
[14:03:47.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.075] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:03:47.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.075] <TB2>     INFO:    Read back bit status: 1
[14:03:47.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.075] <TB2>     INFO:    Timings are good!
[14:03:47.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.076] <TB2>     INFO: Test took 142472 ms.
[14:03:47.076] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:03:47.076] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:47.076] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:47.076] <TB2>     INFO: PixTestTiming::doTest took 519491 ms.
[14:03:47.076] <TB2>     INFO: PixTestTiming::doTest() done
[14:03:47.076] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:03:47.076] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:03:47.076] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:03:47.076] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:03:47.076] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:03:47.077] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:03:47.077] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:03:47.427] <TB2>     INFO: ######################################################################
[14:03:47.427] <TB2>     INFO: PixTestAlive::doTest()
[14:03:47.427] <TB2>     INFO: ######################################################################
[14:03:47.431] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.431] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:47.431] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:47.433] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:47.782] <TB2>     INFO: Expecting 41600 events.
[14:03:51.873] <TB2>     INFO: 41600 events read in total (3376ms).
[14:03:51.873] <TB2>     INFO: Test took 4440ms.
[14:03:51.881] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:51.881] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:03:51.881] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:03:52.255] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:03:52.255] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:03:52.255] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:03:52.258] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:52.258] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:52.258] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:52.259] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:52.604] <TB2>     INFO: Expecting 41600 events.
[14:03:55.561] <TB2>     INFO: 41600 events read in total (2242ms).
[14:03:55.562] <TB2>     INFO: Test took 3303ms.
[14:03:55.562] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:55.562] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:03:55.562] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:03:55.563] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:03:55.967] <TB2>     INFO: PixTestAlive::maskTest() done
[14:03:55.967] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:55.970] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:55.970] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:55.970] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:55.972] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:56.317] <TB2>     INFO: Expecting 41600 events.
[14:04:00.417] <TB2>     INFO: 41600 events read in total (3385ms).
[14:04:00.417] <TB2>     INFO: Test took 4445ms.
[14:04:00.425] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:00.425] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:00.426] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:00.801] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:00.801] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:00.801] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:00.801] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:00.810] <TB2>     INFO: ######################################################################
[14:04:00.810] <TB2>     INFO: PixTestTrim::doTest()
[14:04:00.810] <TB2>     INFO: ######################################################################
[14:04:00.813] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:00.813] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:00.813] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:00.890] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:00.890] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:00.907] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:00.907] <TB2>     INFO:     run 1 of 1
[14:04:00.907] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:01.250] <TB2>     INFO: Expecting 5025280 events.
[14:04:46.793] <TB2>     INFO: 1413872 events read in total (44828ms).
[14:05:31.111] <TB2>     INFO: 2811984 events read in total (89146ms).
[14:06:15.589] <TB2>     INFO: 4223216 events read in total (133625ms).
[14:06:41.054] <TB2>     INFO: 5025280 events read in total (159089ms).
[14:06:41.093] <TB2>     INFO: Test took 160185ms.
[14:06:41.149] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:41.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:42.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:43.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:45.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:46.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:47.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:49.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:50.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:51.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:53.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:55.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:56.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:57.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:59.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:00.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:01.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:03.246] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239005696
[14:07:03.249] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6644 minThrLimit = 87.6411 minThrNLimit = 108.787 -> result = 87.6644 -> 87
[14:07:03.251] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7325 minThrLimit = 98.7202 minThrNLimit = 122.254 -> result = 98.7325 -> 98
[14:07:03.252] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.411 minThrLimit = 89.4023 minThrNLimit = 109.365 -> result = 89.411 -> 89
[14:07:03.253] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7797 minThrLimit = 96.7791 minThrNLimit = 120.08 -> result = 96.7797 -> 96
[14:07:03.254] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.7267 minThrLimit = 79.7159 minThrNLimit = 101.137 -> result = 79.7267 -> 79
[14:07:03.256] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5169 minThrLimit = 88.4864 minThrNLimit = 109.607 -> result = 88.5169 -> 88
[14:07:03.258] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9806 minThrLimit = 83.9538 minThrNLimit = 108.792 -> result = 83.9806 -> 83
[14:07:03.259] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.276 minThrLimit = 97.2238 minThrNLimit = 120.286 -> result = 97.276 -> 97
[14:07:03.261] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.833 minThrLimit = 104.828 minThrNLimit = 128.482 -> result = 104.833 -> 104
[14:07:03.262] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9808 minThrLimit = 94.9775 minThrNLimit = 117.103 -> result = 94.9808 -> 94
[14:07:03.263] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3728 minThrLimit = 93.3417 minThrNLimit = 119.261 -> result = 93.3728 -> 93
[14:07:03.264] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6128 minThrLimit = 95.5671 minThrNLimit = 112.877 -> result = 95.6128 -> 95
[14:07:03.265] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.127 minThrLimit = 101.126 minThrNLimit = 124.429 -> result = 101.127 -> 101
[14:07:03.266] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5068 minThrLimit = 88.487 minThrNLimit = 111.497 -> result = 88.5068 -> 88
[14:07:03.267] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.946 minThrLimit = 92.9433 minThrNLimit = 115.287 -> result = 92.946 -> 92
[14:07:03.268] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8583 minThrLimit = 91.8431 minThrNLimit = 112.776 -> result = 91.8583 -> 91
[14:07:03.269] <TB2>     INFO: ROC 0 VthrComp = 87
[14:07:03.270] <TB2>     INFO: ROC 1 VthrComp = 98
[14:07:03.271] <TB2>     INFO: ROC 2 VthrComp = 89
[14:07:03.271] <TB2>     INFO: ROC 3 VthrComp = 96
[14:07:03.274] <TB2>     INFO: ROC 4 VthrComp = 79
[14:07:03.274] <TB2>     INFO: ROC 5 VthrComp = 88
[14:07:03.275] <TB2>     INFO: ROC 6 VthrComp = 83
[14:07:03.276] <TB2>     INFO: ROC 7 VthrComp = 97
[14:07:03.276] <TB2>     INFO: ROC 8 VthrComp = 104
[14:07:03.277] <TB2>     INFO: ROC 9 VthrComp = 94
[14:07:03.277] <TB2>     INFO: ROC 10 VthrComp = 93
[14:07:03.278] <TB2>     INFO: ROC 11 VthrComp = 95
[14:07:03.279] <TB2>     INFO: ROC 12 VthrComp = 101
[14:07:03.279] <TB2>     INFO: ROC 13 VthrComp = 88
[14:07:03.280] <TB2>     INFO: ROC 14 VthrComp = 92
[14:07:03.281] <TB2>     INFO: ROC 15 VthrComp = 91
[14:07:03.281] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:03.282] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:03.301] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:03.302] <TB2>     INFO:     run 1 of 1
[14:07:03.302] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:03.663] <TB2>     INFO: Expecting 5025280 events.
[14:07:39.592] <TB2>     INFO: 887144 events read in total (35214ms).
[14:08:13.916] <TB2>     INFO: 1772224 events read in total (69538ms).
[14:08:49.435] <TB2>     INFO: 2656416 events read in total (105057ms).
[14:09:24.772] <TB2>     INFO: 3531104 events read in total (140394ms).
[14:10:00.240] <TB2>     INFO: 4401176 events read in total (175862ms).
[14:10:25.601] <TB2>     INFO: 5025280 events read in total (201223ms).
[14:10:25.674] <TB2>     INFO: Test took 202371ms.
[14:10:25.848] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:26.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:27.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:29.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:30.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:32.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:34.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:35.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:37.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:38.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:40.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:42.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:44.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:45.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:47.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:49.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:51.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:52.905] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281575424
[14:10:52.909] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.7279 for pixel 20/78 mean/min/max = 44.3885/32.7915/55.9855
[14:10:52.909] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.8329 for pixel 10/3 mean/min/max = 44.5526/32.2577/56.8475
[14:10:52.910] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.7142 for pixel 24/61 mean/min/max = 45.4584/34.196/56.7207
[14:10:52.910] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3565 for pixel 25/79 mean/min/max = 44.97/32.5469/57.3931
[14:10:52.910] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.3397 for pixel 22/11 mean/min/max = 46.5765/35.7369/57.4162
[14:10:52.911] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.2168 for pixel 10/18 mean/min/max = 45.5129/34.5478/56.478
[14:10:52.911] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.1565 for pixel 22/2 mean/min/max = 44.3431/33.2701/55.416
[14:10:52.912] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.2968 for pixel 0/23 mean/min/max = 45.0107/31.6447/58.3768
[14:10:52.912] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 64.6741 for pixel 6/76 mean/min/max = 48.9341/33.1871/64.681
[14:10:52.912] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.3094 for pixel 17/30 mean/min/max = 45.6381/32.9614/58.3148
[14:10:52.913] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.01 for pixel 18/8 mean/min/max = 44.7835/33.4075/56.1595
[14:10:52.913] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 63.4893 for pixel 0/45 mean/min/max = 47.6787/31.809/63.5484
[14:10:52.914] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.7281 for pixel 16/0 mean/min/max = 45.6082/31.1891/60.0272
[14:10:52.914] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.0466 for pixel 22/70 mean/min/max = 44.6505/34.2504/55.0507
[14:10:52.914] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.5326 for pixel 13/2 mean/min/max = 46.2274/33.8762/58.5785
[14:10:52.915] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.2157 for pixel 23/10 mean/min/max = 45.7964/34.3419/57.2509
[14:10:52.915] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:53.047] <TB2>     INFO: Expecting 411648 events.
[14:11:00.740] <TB2>     INFO: 411648 events read in total (6978ms).
[14:11:00.751] <TB2>     INFO: Expecting 411648 events.
[14:11:08.245] <TB2>     INFO: 411648 events read in total (6842ms).
[14:11:08.254] <TB2>     INFO: Expecting 411648 events.
[14:11:15.808] <TB2>     INFO: 411648 events read in total (6895ms).
[14:11:15.819] <TB2>     INFO: Expecting 411648 events.
[14:11:23.458] <TB2>     INFO: 411648 events read in total (6978ms).
[14:11:23.471] <TB2>     INFO: Expecting 411648 events.
[14:11:31.079] <TB2>     INFO: 411648 events read in total (6946ms).
[14:11:31.096] <TB2>     INFO: Expecting 411648 events.
[14:11:38.671] <TB2>     INFO: 411648 events read in total (6923ms).
[14:11:38.689] <TB2>     INFO: Expecting 411648 events.
[14:11:46.151] <TB2>     INFO: 411648 events read in total (6811ms).
[14:11:46.172] <TB2>     INFO: Expecting 411648 events.
[14:11:53.599] <TB2>     INFO: 411648 events read in total (6774ms).
[14:11:53.624] <TB2>     INFO: Expecting 411648 events.
[14:12:01.116] <TB2>     INFO: 411648 events read in total (6836ms).
[14:12:01.143] <TB2>     INFO: Expecting 411648 events.
[14:12:08.750] <TB2>     INFO: 411648 events read in total (6962ms).
[14:12:08.777] <TB2>     INFO: Expecting 411648 events.
[14:12:16.458] <TB2>     INFO: 411648 events read in total (7034ms).
[14:12:16.488] <TB2>     INFO: Expecting 411648 events.
[14:12:24.077] <TB2>     INFO: 411648 events read in total (6949ms).
[14:12:24.110] <TB2>     INFO: Expecting 411648 events.
[14:12:31.753] <TB2>     INFO: 411648 events read in total (7001ms).
[14:12:31.787] <TB2>     INFO: Expecting 411648 events.
[14:12:39.439] <TB2>     INFO: 411648 events read in total (7011ms).
[14:12:39.478] <TB2>     INFO: Expecting 411648 events.
[14:12:47.098] <TB2>     INFO: 411648 events read in total (6987ms).
[14:12:47.138] <TB2>     INFO: Expecting 411648 events.
[14:12:54.753] <TB2>     INFO: 411648 events read in total (6981ms).
[14:12:54.796] <TB2>     INFO: Test took 121881ms.
[14:12:55.290] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4076 < 35 for itrim+1 = 92; old thr = 34.6053 ... break
[14:12:55.332] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0491 < 35 for itrim = 110; old thr = 34.4496 ... break
[14:12:55.364] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3659 < 35 for itrim+1 = 102; old thr = 34.9183 ... break
[14:12:55.396] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1064 < 35 for itrim = 96; old thr = 34.684 ... break
[14:12:55.437] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2926 < 35 for itrim = 107; old thr = 34.2717 ... break
[14:12:55.480] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.0717 < 35 for itrim+1 = 109; old thr = 34.9298 ... break
[14:12:55.521] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0307 < 35 for itrim = 95; old thr = 34.1421 ... break
[14:12:55.548] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0093 < 35 for itrim = 95; old thr = 34.3855 ... break
[14:12:55.579] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6947 < 35 for itrim+1 = 128; old thr = 34.3501 ... break
[14:12:55.613] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9214 < 35 for itrim = 102; old thr = 33.691 ... break
[14:12:55.655] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6047 < 35 for itrim+1 = 102; old thr = 34.8557 ... break
[14:12:55.677] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0992 < 35 for itrim = 118; old thr = 34.1451 ... break
[14:12:55.706] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4077 < 35 for itrim = 99; old thr = 34.421 ... break
[14:12:55.746] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8244 < 35 for itrim+1 = 100; old thr = 34.7422 ... break
[14:12:55.781] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4988 < 35 for itrim+1 = 100; old thr = 34.9939 ... break
[14:12:55.813] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8023 < 35 for itrim+1 = 92; old thr = 34.9719 ... break
[14:12:55.888] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:12:55.898] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:55.898] <TB2>     INFO:     run 1 of 1
[14:12:55.898] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:56.241] <TB2>     INFO: Expecting 5025280 events.
[14:13:32.164] <TB2>     INFO: 871448 events read in total (35208ms).
[14:14:07.606] <TB2>     INFO: 1741520 events read in total (70650ms).
[14:14:43.110] <TB2>     INFO: 2610832 events read in total (106155ms).
[14:15:18.309] <TB2>     INFO: 3468704 events read in total (141353ms).
[14:15:53.419] <TB2>     INFO: 4322416 events read in total (176463ms).
[14:16:22.290] <TB2>     INFO: 5025280 events read in total (205334ms).
[14:16:22.372] <TB2>     INFO: Test took 206475ms.
[14:16:22.558] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:22.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:24.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:26.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:27.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:29.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:30.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:32.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:33.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:35.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:36.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:38.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:40.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:41.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:43.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:44.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:46.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:48.200] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257171456
[14:16:48.203] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.011763 .. 50.891098
[14:16:48.288] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:16:48.301] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:48.301] <TB2>     INFO:     run 1 of 1
[14:16:48.302] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:48.664] <TB2>     INFO: Expecting 1896960 events.
[14:17:30.225] <TB2>     INFO: 1136720 events read in total (40846ms).
[14:17:56.403] <TB2>     INFO: 1896960 events read in total (67024ms).
[14:17:56.429] <TB2>     INFO: Test took 68126ms.
[14:17:56.473] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:56.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:57.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:58.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:59.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:00.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:01.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:02.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:03.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:04.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:05.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:06.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:07.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:08.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:09.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:10.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:11.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:12.802] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233156608
[14:18:12.883] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.830281 .. 44.569476
[14:18:12.960] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:18:12.971] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:12.971] <TB2>     INFO:     run 1 of 1
[14:18:12.971] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:13.314] <TB2>     INFO: Expecting 1630720 events.
[14:18:55.064] <TB2>     INFO: 1171640 events read in total (41036ms).
[14:19:11.828] <TB2>     INFO: 1630720 events read in total (57800ms).
[14:19:11.844] <TB2>     INFO: Test took 58873ms.
[14:19:11.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:11.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:12.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:13.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:14.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:15.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:16.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:17.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:18.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:19.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:20.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:21.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:22.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:23.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:24.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:25.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:26.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:27.190] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230854656
[14:19:27.272] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.476967 .. 40.052946
[14:19:27.347] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:19:27.358] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:27.358] <TB2>     INFO:     run 1 of 1
[14:19:27.358] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:27.700] <TB2>     INFO: Expecting 1364480 events.
[14:20:10.054] <TB2>     INFO: 1192776 events read in total (41639ms).
[14:20:16.565] <TB2>     INFO: 1364480 events read in total (48150ms).
[14:20:16.581] <TB2>     INFO: Test took 49224ms.
[14:20:16.621] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:16.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:17.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:18.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:19.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:20.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:21.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:22.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:23.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:24.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:25.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:25.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:26.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:27.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:28.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:29.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:30.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:31.455] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297799680
[14:20:31.537] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.482391 .. 40.028204
[14:20:31.612] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:20:31.622] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:31.622] <TB2>     INFO:     run 1 of 1
[14:20:31.622] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:31.965] <TB2>     INFO: Expecting 1264640 events.
[14:21:13.879] <TB2>     INFO: 1166912 events read in total (41198ms).
[14:21:17.808] <TB2>     INFO: 1264640 events read in total (45127ms).
[14:21:17.831] <TB2>     INFO: Test took 46209ms.
[14:21:17.868] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:17.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:18.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:19.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:20.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:21.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:22.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:23.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:24.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:25.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:26.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:27.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:28.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:29.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:30.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:31.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:31.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:32.922] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339140608
[14:21:33.004] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:21:33.005] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:21:33.016] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:33.016] <TB2>     INFO:     run 1 of 1
[14:21:33.016] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:33.361] <TB2>     INFO: Expecting 1364480 events.
[14:22:13.596] <TB2>     INFO: 1074920 events read in total (39520ms).
[14:22:24.711] <TB2>     INFO: 1364480 events read in total (50635ms).
[14:22:24.724] <TB2>     INFO: Test took 51708ms.
[14:22:24.758] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:24.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:25.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:26.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:27.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:28.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:29.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:30.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:31.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:32.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:33.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:34.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:35.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:36.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:37.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:38.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:39.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:40.465] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358694912
[14:22:40.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[14:22:40.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[14:22:40.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[14:22:40.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[14:22:40.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[14:22:40.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[14:22:40.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[14:22:40.504] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C0.dat
[14:22:40.511] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C1.dat
[14:22:40.518] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C2.dat
[14:22:40.525] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C3.dat
[14:22:40.531] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C4.dat
[14:22:40.538] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C5.dat
[14:22:40.545] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C6.dat
[14:22:40.552] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C7.dat
[14:22:40.558] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C8.dat
[14:22:40.565] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C9.dat
[14:22:40.572] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C10.dat
[14:22:40.579] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C11.dat
[14:22:40.585] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C12.dat
[14:22:40.592] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C13.dat
[14:22:40.599] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C14.dat
[14:22:40.605] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C15.dat
[14:22:40.612] <TB2>     INFO: PixTestTrim::trimTest() done
[14:22:40.612] <TB2>     INFO: vtrim:      92 110 102  96 107 109  95  95 128 102 102 118  99 100 100  92 
[14:22:40.612] <TB2>     INFO: vthrcomp:   87  98  89  96  79  88  83  97 104  94  93  95 101  88  92  91 
[14:22:40.612] <TB2>     INFO: vcal mean:  34.96  34.97  34.95  34.99  34.94  34.97  34.99  34.87  35.03  34.95  34.96  35.00  34.96  34.96  34.99  34.95 
[14:22:40.612] <TB2>     INFO: vcal RMS:    0.86   0.86   0.83   0.83   0.78   0.79   0.77   0.86   1.07   0.85   0.81   0.94   0.87   0.77   0.82   0.81 
[14:22:40.612] <TB2>     INFO: bits mean:   9.96   9.94   9.33   9.52   8.95   9.17   9.87   9.66   8.63   9.68   9.56   9.24   9.56   9.81   9.05   9.21 
[14:22:40.612] <TB2>     INFO: bits RMS:    2.50   2.56   2.52   2.64   2.37   2.51   2.51   2.76   2.64   2.55   2.57   2.67   2.72   2.33   2.63   2.52 
[14:22:40.622] <TB2>     INFO:    ----------------------------------------------------------------------
[14:22:40.623] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:22:40.623] <TB2>     INFO:    ----------------------------------------------------------------------
[14:22:40.625] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:22:40.625] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:22:40.637] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:40.637] <TB2>     INFO:     run 1 of 1
[14:22:40.637] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:40.979] <TB2>     INFO: Expecting 4160000 events.
[14:23:26.841] <TB2>     INFO: 1131800 events read in total (45147ms).
[14:24:10.857] <TB2>     INFO: 2251280 events read in total (89164ms).
[14:24:55.985] <TB2>     INFO: 3355265 events read in total (134291ms).
[14:25:28.288] <TB2>     INFO: 4160000 events read in total (166594ms).
[14:25:28.344] <TB2>     INFO: Test took 167707ms.
[14:25:28.471] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:28.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:30.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:32.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:34.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:36.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:38.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:40.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:41.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:43.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:45.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:47.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:49.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:51.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:53.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:55.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:56.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:58.839] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336912384
[14:25:58.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:25:58.913] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:25:58.913] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[14:25:58.924] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:58.924] <TB2>     INFO:     run 1 of 1
[14:25:58.925] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:59.268] <TB2>     INFO: Expecting 3868800 events.
[14:26:46.152] <TB2>     INFO: 1125190 events read in total (46169ms).
[14:27:31.206] <TB2>     INFO: 2238065 events read in total (91223ms).
[14:28:16.326] <TB2>     INFO: 3336640 events read in total (136344ms).
[14:28:38.254] <TB2>     INFO: 3868800 events read in total (158271ms).
[14:28:38.315] <TB2>     INFO: Test took 159391ms.
[14:28:38.435] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:38.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:40.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:42.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:44.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:45.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:47.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:49.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:51.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:53.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:55.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:57.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:59.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:01.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:02.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:04.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:06.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:08.487] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 370851840
[14:29:08.488] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:08.561] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:08.561] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:29:08.572] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:08.572] <TB2>     INFO:     run 1 of 1
[14:29:08.572] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:08.916] <TB2>     INFO: Expecting 3598400 events.
[14:29:54.771] <TB2>     INFO: 1166710 events read in total (45140ms).
[14:30:40.829] <TB2>     INFO: 2317115 events read in total (91198ms).
[14:31:26.600] <TB2>     INFO: 3453610 events read in total (136969ms).
[14:31:32.656] <TB2>     INFO: 3598400 events read in total (143025ms).
[14:31:32.703] <TB2>     INFO: Test took 144131ms.
[14:31:32.802] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:33.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:34.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:36.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:38.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:40.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:41.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:43.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:46.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:48.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:50.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:52.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:54.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:55.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:57.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:59.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:01.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:02.827] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375857152
[14:32:02.828] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:02.909] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:02.909] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:32:02.921] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:02.921] <TB2>     INFO:     run 1 of 1
[14:32:02.921] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:03.270] <TB2>     INFO: Expecting 3598400 events.
[14:32:50.324] <TB2>     INFO: 1166900 events read in total (46339ms).
[14:33:36.360] <TB2>     INFO: 2316740 events read in total (92375ms).
[14:34:20.897] <TB2>     INFO: 3452810 events read in total (136913ms).
[14:34:27.145] <TB2>     INFO: 3598400 events read in total (143160ms).
[14:34:27.205] <TB2>     INFO: Test took 144284ms.
[14:34:27.311] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:27.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:29.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:31.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:33.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:34.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:36.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:38.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:40.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:42.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:44.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:46.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:48.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:50.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:52.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:54.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:56.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:58.034] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378306560
[14:34:58.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:34:58.109] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:34:58.109] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[14:34:58.121] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:58.121] <TB2>     INFO:     run 1 of 1
[14:34:58.121] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:58.464] <TB2>     INFO: Expecting 3619200 events.
[14:35:45.730] <TB2>     INFO: 1163040 events read in total (46551ms).
[14:36:32.284] <TB2>     INFO: 2308885 events read in total (93105ms).
[14:37:19.234] <TB2>     INFO: 3441605 events read in total (140055ms).
[14:37:27.282] <TB2>     INFO: 3619200 events read in total (148103ms).
[14:37:27.325] <TB2>     INFO: Test took 149204ms.
[14:37:27.430] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:27.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:29.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:31.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:33.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:34.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:36.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:38.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:40.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:42.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:43.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:45.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:47.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:49.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:51.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:53.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:54.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:56.651] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394592256
[14:37:56.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.75485, thr difference RMS: 1.42365
[14:37:56.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.31906, thr difference RMS: 1.94025
[14:37:56.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.2996, thr difference RMS: 1.69727
[14:37:56.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.97372, thr difference RMS: 1.69646
[14:37:56.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.91151, thr difference RMS: 1.14473
[14:37:56.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.84005, thr difference RMS: 1.62213
[14:37:56.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.37393, thr difference RMS: 1.27709
[14:37:56.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1992, thr difference RMS: 1.94459
[14:37:56.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.3264, thr difference RMS: 1.56218
[14:37:56.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.4443, thr difference RMS: 1.66553
[14:37:56.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.66407, thr difference RMS: 1.69537
[14:37:56.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.0167, thr difference RMS: 1.41828
[14:37:56.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.9569, thr difference RMS: 1.66728
[14:37:56.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.18082, thr difference RMS: 1.38114
[14:37:56.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.72104, thr difference RMS: 1.7257
[14:37:56.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.05457, thr difference RMS: 1.56806
[14:37:56.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.76677, thr difference RMS: 1.43878
[14:37:56.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.27418, thr difference RMS: 1.92327
[14:37:56.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.26651, thr difference RMS: 1.69434
[14:37:56.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.90041, thr difference RMS: 1.68799
[14:37:56.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.7717, thr difference RMS: 1.15379
[14:37:56.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.68043, thr difference RMS: 1.61092
[14:37:56.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.43925, thr difference RMS: 1.28408
[14:37:56.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.2435, thr difference RMS: 1.97199
[14:37:56.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.3009, thr difference RMS: 1.52067
[14:37:56.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.61105, thr difference RMS: 1.66582
[14:37:56.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.60021, thr difference RMS: 1.69406
[14:37:56.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.7383, thr difference RMS: 1.39878
[14:37:56.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.9639, thr difference RMS: 1.68646
[14:37:56.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.13073, thr difference RMS: 1.38405
[14:37:56.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.64778, thr difference RMS: 1.74971
[14:37:56.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.00517, thr difference RMS: 1.58201
[14:37:56.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.86978, thr difference RMS: 1.42479
[14:37:56.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.33201, thr difference RMS: 1.901
[14:37:56.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.2762, thr difference RMS: 1.72352
[14:37:56.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.87773, thr difference RMS: 1.66244
[14:37:56.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.74402, thr difference RMS: 1.11669
[14:37:56.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.62701, thr difference RMS: 1.59579
[14:37:56.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.64166, thr difference RMS: 1.28027
[14:37:56.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.3508, thr difference RMS: 1.95172
[14:37:56.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.2622, thr difference RMS: 1.51948
[14:37:56.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.67731, thr difference RMS: 1.67038
[14:37:56.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.65522, thr difference RMS: 1.68563
[14:37:56.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.5927, thr difference RMS: 1.37029
[14:37:56.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 11.0803, thr difference RMS: 1.69694
[14:37:56.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.14177, thr difference RMS: 1.38988
[14:37:56.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.66918, thr difference RMS: 1.71646
[14:37:56.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.13206, thr difference RMS: 1.55782
[14:37:56.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.99491, thr difference RMS: 1.40614
[14:37:56.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.42815, thr difference RMS: 1.89446
[14:37:56.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.40426, thr difference RMS: 1.67595
[14:37:56.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.94551, thr difference RMS: 1.68447
[14:37:56.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.77755, thr difference RMS: 1.11013
[14:37:56.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.60502, thr difference RMS: 1.62278
[14:37:56.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.74985, thr difference RMS: 1.27428
[14:37:56.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.3971, thr difference RMS: 1.92968
[14:37:56.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.2576, thr difference RMS: 1.5459
[14:37:56.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.92148, thr difference RMS: 1.63438
[14:37:56.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.63381, thr difference RMS: 1.68297
[14:37:56.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.4792, thr difference RMS: 1.40275
[14:37:56.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.1098, thr difference RMS: 1.74554
[14:37:56.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.18313, thr difference RMS: 1.37993
[14:37:56.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.66439, thr difference RMS: 1.71082
[14:37:56.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.12719, thr difference RMS: 1.54817
[14:37:56.776] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:37:56.790] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2035 seconds
[14:37:56.790] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:37:57.522] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:37:57.522] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:37:57.526] <TB2>     INFO: ######################################################################
[14:37:57.526] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:37:57.526] <TB2>     INFO: ######################################################################
[14:37:57.527] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:57.527] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:37:57.527] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:57.527] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:37:57.538] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:37:57.538] <TB2>     INFO:     run 1 of 1
[14:37:57.538] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:57.884] <TB2>     INFO: Expecting 59072000 events.
[14:38:27.167] <TB2>     INFO: 1073000 events read in total (28568ms).
[14:38:55.852] <TB2>     INFO: 2141400 events read in total (57253ms).
[14:39:24.315] <TB2>     INFO: 3211400 events read in total (85716ms).
[14:39:52.539] <TB2>     INFO: 4282600 events read in total (113940ms).
[14:40:20.854] <TB2>     INFO: 5351400 events read in total (142255ms).
[14:40:49.523] <TB2>     INFO: 6422600 events read in total (170924ms).
[14:41:17.840] <TB2>     INFO: 7492600 events read in total (199241ms).
[14:41:46.279] <TB2>     INFO: 8561000 events read in total (227680ms).
[14:42:14.953] <TB2>     INFO: 9631400 events read in total (256354ms).
[14:42:43.158] <TB2>     INFO: 10701800 events read in total (284559ms).
[14:43:11.674] <TB2>     INFO: 11770200 events read in total (313075ms).
[14:43:40.128] <TB2>     INFO: 12840800 events read in total (341529ms).
[14:44:08.666] <TB2>     INFO: 13911000 events read in total (370067ms).
[14:44:37.098] <TB2>     INFO: 14979600 events read in total (398499ms).
[14:45:05.613] <TB2>     INFO: 16050400 events read in total (427014ms).
[14:45:34.239] <TB2>     INFO: 17120800 events read in total (455640ms).
[14:46:02.673] <TB2>     INFO: 18188800 events read in total (484074ms).
[14:46:31.129] <TB2>     INFO: 19259600 events read in total (512530ms).
[14:46:59.605] <TB2>     INFO: 20328800 events read in total (541006ms).
[14:47:28.056] <TB2>     INFO: 21397200 events read in total (569457ms).
[14:47:56.463] <TB2>     INFO: 22467000 events read in total (597864ms).
[14:48:24.974] <TB2>     INFO: 23538000 events read in total (626375ms).
[14:48:53.525] <TB2>     INFO: 24606000 events read in total (654926ms).
[14:49:22.058] <TB2>     INFO: 25675600 events read in total (683459ms).
[14:49:50.588] <TB2>     INFO: 26746800 events read in total (711989ms).
[14:50:19.028] <TB2>     INFO: 27815200 events read in total (740429ms).
[14:50:47.486] <TB2>     INFO: 28885200 events read in total (768887ms).
[14:51:15.913] <TB2>     INFO: 29956400 events read in total (797314ms).
[14:51:44.359] <TB2>     INFO: 31024600 events read in total (825760ms).
[14:52:12.860] <TB2>     INFO: 32094000 events read in total (854261ms).
[14:52:41.339] <TB2>     INFO: 33165400 events read in total (882740ms).
[14:53:09.828] <TB2>     INFO: 34233400 events read in total (911229ms).
[14:53:38.418] <TB2>     INFO: 35302000 events read in total (939819ms).
[14:54:06.900] <TB2>     INFO: 36374000 events read in total (968301ms).
[14:54:35.401] <TB2>     INFO: 37442000 events read in total (996802ms).
[14:55:03.949] <TB2>     INFO: 38510000 events read in total (1025350ms).
[14:55:32.373] <TB2>     INFO: 39582000 events read in total (1053774ms).
[14:56:00.918] <TB2>     INFO: 40650200 events read in total (1082319ms).
[14:56:29.556] <TB2>     INFO: 41718200 events read in total (1110957ms).
[14:56:58.194] <TB2>     INFO: 42788800 events read in total (1139595ms).
[14:57:26.792] <TB2>     INFO: 43858600 events read in total (1168193ms).
[14:57:55.383] <TB2>     INFO: 44926000 events read in total (1196784ms).
[14:58:24.030] <TB2>     INFO: 45993800 events read in total (1225431ms).
[14:58:52.581] <TB2>     INFO: 47064800 events read in total (1253982ms).
[14:59:21.273] <TB2>     INFO: 48134000 events read in total (1282674ms).
[14:59:49.707] <TB2>     INFO: 49201800 events read in total (1311108ms).
[15:00:18.262] <TB2>     INFO: 50271400 events read in total (1339663ms).
[15:00:46.892] <TB2>     INFO: 51341400 events read in total (1368293ms).
[15:01:15.533] <TB2>     INFO: 52409200 events read in total (1396934ms).
[15:01:44.155] <TB2>     INFO: 53477800 events read in total (1425556ms).
[15:02:12.787] <TB2>     INFO: 54547800 events read in total (1454188ms).
[15:02:41.344] <TB2>     INFO: 55617000 events read in total (1482745ms).
[15:03:09.904] <TB2>     INFO: 56684600 events read in total (1511305ms).
[15:03:38.121] <TB2>     INFO: 57753400 events read in total (1539522ms).
[15:04:05.893] <TB2>     INFO: 58825200 events read in total (1567294ms).
[15:04:12.597] <TB2>     INFO: 59072000 events read in total (1573998ms).
[15:04:12.619] <TB2>     INFO: Test took 1575081ms.
[15:04:12.678] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:12.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:12.815] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:14.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:14.101] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:15.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:15.360] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:16.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:16.637] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:17.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:17.892] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:19.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:19.166] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:20.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:20.442] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:21.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:21.679] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:22.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:22.951] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:24.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:24.214] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:25.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:25.463] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:26.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:26.692] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:27.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:27.924] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:29.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:29.148] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:30.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:30.365] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:31.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:31.581] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:32.780] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 491802624
[15:04:32.809] <TB2>     INFO: PixTestScurves::scurves() done 
[15:04:32.809] <TB2>     INFO: Vcal mean:  35.10  35.04  35.07  35.09  35.08  35.08  35.09  35.04  35.19  35.09  35.02  34.97  35.08  35.02  35.06  35.15 
[15:04:32.809] <TB2>     INFO: Vcal RMS:    0.72   0.74   0.70   0.68   0.67   0.66   0.64   0.74   0.95   0.74   0.68   0.81   0.74   0.65   0.70   0.67 
[15:04:32.809] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:04:32.883] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:04:32.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:04:32.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:04:32.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:04:32.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:04:32.884] <TB2>     INFO: ######################################################################
[15:04:32.884] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:04:32.884] <TB2>     INFO: ######################################################################
[15:04:32.887] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:04:33.230] <TB2>     INFO: Expecting 41600 events.
[15:04:37.313] <TB2>     INFO: 41600 events read in total (3354ms).
[15:04:37.314] <TB2>     INFO: Test took 4427ms.
[15:04:37.322] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:37.322] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:04:37.322] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:04:37.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 44, 11] has eff 0/10
[15:04:37.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 44, 11]
[15:04:37.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:04:37.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:04:37.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:04:37.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:04:37.670] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:04:38.016] <TB2>     INFO: Expecting 41600 events.
[15:04:42.158] <TB2>     INFO: 41600 events read in total (3428ms).
[15:04:42.159] <TB2>     INFO: Test took 4489ms.
[15:04:42.166] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:42.167] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:04:42.167] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:04:42.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.651
[15:04:42.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 168
[15:04:42.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.072
[15:04:42.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:04:42.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.489
[15:04:42.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.156
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 176
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.558
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 167
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.927
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 165
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.299
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.245
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.166
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.699
[15:04:42.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 158
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.75
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.301
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 166
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.996
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.556
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.26
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 175
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.06
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 177
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:04:42.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:04:42.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:04:42.263] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:04:42.621] <TB2>     INFO: Expecting 41600 events.
[15:04:46.764] <TB2>     INFO: 41600 events read in total (3428ms).
[15:04:46.765] <TB2>     INFO: Test took 4502ms.
[15:04:46.773] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:46.773] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:04:46.773] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:04:46.777] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 9
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8972
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 70
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5232
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 71
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.2855
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 85
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.813
[15:04:46.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,32] phvalue 72
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0843
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,49] phvalue 70
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7374
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 60
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4446
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 76
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9425
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 62
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1525
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.8579
[15:04:46.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,5] phvalue 56
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.016
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 75
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.1451
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 58
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8194
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 83
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8308
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 62
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0425
[15:04:46.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 68
[15:04:46.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5653
[15:04:46.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,68] phvalue 79
[15:04:46.783] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 0 0
[15:04:47.191] <TB2>     INFO: Expecting 2560 events.
[15:04:48.150] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:48.150] <TB2>     INFO: Test took 1367ms.
[15:04:48.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:48.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[15:04:48.658] <TB2>     INFO: Expecting 2560 events.
[15:04:49.615] <TB2>     INFO: 2560 events read in total (242ms).
[15:04:49.615] <TB2>     INFO: Test took 1464ms.
[15:04:49.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:49.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[15:04:50.123] <TB2>     INFO: Expecting 2560 events.
[15:04:51.091] <TB2>     INFO: 2560 events read in total (253ms).
[15:04:51.091] <TB2>     INFO: Test took 1475ms.
[15:04:51.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:51.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 32, 3 3
[15:04:51.599] <TB2>     INFO: Expecting 2560 events.
[15:04:52.557] <TB2>     INFO: 2560 events read in total (243ms).
[15:04:52.558] <TB2>     INFO: Test took 1467ms.
[15:04:52.558] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:52.558] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 49, 4 4
[15:04:53.065] <TB2>     INFO: Expecting 2560 events.
[15:04:54.024] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:54.024] <TB2>     INFO: Test took 1466ms.
[15:04:54.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:54.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 5 5
[15:04:54.532] <TB2>     INFO: Expecting 2560 events.
[15:04:55.492] <TB2>     INFO: 2560 events read in total (245ms).
[15:04:55.492] <TB2>     INFO: Test took 1467ms.
[15:04:55.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:55.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 6 6
[15:04:55.000] <TB2>     INFO: Expecting 2560 events.
[15:04:56.959] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:56.959] <TB2>     INFO: Test took 1466ms.
[15:04:56.960] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:56.960] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 7 7
[15:04:57.467] <TB2>     INFO: Expecting 2560 events.
[15:04:58.425] <TB2>     INFO: 2560 events read in total (243ms).
[15:04:58.426] <TB2>     INFO: Test took 1466ms.
[15:04:58.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:58.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:04:58.933] <TB2>     INFO: Expecting 2560 events.
[15:04:59.891] <TB2>     INFO: 2560 events read in total (243ms).
[15:04:59.892] <TB2>     INFO: Test took 1466ms.
[15:04:59.892] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:59.892] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 5, 9 9
[15:05:00.399] <TB2>     INFO: Expecting 2560 events.
[15:05:01.357] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:01.357] <TB2>     INFO: Test took 1465ms.
[15:05:01.357] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:01.357] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 10 10
[15:05:01.865] <TB2>     INFO: Expecting 2560 events.
[15:05:02.822] <TB2>     INFO: 2560 events read in total (242ms).
[15:05:02.823] <TB2>     INFO: Test took 1466ms.
[15:05:02.823] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:02.823] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 11 11
[15:05:03.330] <TB2>     INFO: Expecting 2560 events.
[15:05:04.288] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:04.288] <TB2>     INFO: Test took 1465ms.
[15:05:04.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:04.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 12 12
[15:05:04.796] <TB2>     INFO: Expecting 2560 events.
[15:05:05.757] <TB2>     INFO: 2560 events read in total (246ms).
[15:05:05.758] <TB2>     INFO: Test took 1469ms.
[15:05:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[15:05:06.265] <TB2>     INFO: Expecting 2560 events.
[15:05:07.224] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:07.224] <TB2>     INFO: Test took 1466ms.
[15:05:07.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:07.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 14 14
[15:05:07.732] <TB2>     INFO: Expecting 2560 events.
[15:05:08.691] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:08.692] <TB2>     INFO: Test took 1467ms.
[15:05:08.692] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:08.693] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 68, 15 15
[15:05:09.199] <TB2>     INFO: Expecting 2560 events.
[15:05:10.157] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:10.157] <TB2>     INFO: Test took 1464ms.
[15:05:10.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:10.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:05:10.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:05:10.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:05:10.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:05:10.162] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:10.666] <TB2>     INFO: Expecting 655360 events.
[15:05:22.415] <TB2>     INFO: 655360 events read in total (11034ms).
[15:05:22.426] <TB2>     INFO: Expecting 655360 events.
[15:05:34.037] <TB2>     INFO: 655360 events read in total (11047ms).
[15:05:34.053] <TB2>     INFO: Expecting 655360 events.
[15:05:45.602] <TB2>     INFO: 655360 events read in total (10991ms).
[15:05:45.621] <TB2>     INFO: Expecting 655360 events.
[15:05:57.307] <TB2>     INFO: 655360 events read in total (11124ms).
[15:05:57.330] <TB2>     INFO: Expecting 655360 events.
[15:06:08.917] <TB2>     INFO: 655360 events read in total (11029ms).
[15:06:08.945] <TB2>     INFO: Expecting 655360 events.
[15:06:20.580] <TB2>     INFO: 655360 events read in total (11083ms).
[15:06:20.611] <TB2>     INFO: Expecting 655360 events.
[15:06:32.165] <TB2>     INFO: 655360 events read in total (11004ms).
[15:06:32.203] <TB2>     INFO: Expecting 655360 events.
[15:06:43.764] <TB2>     INFO: 655360 events read in total (11017ms).
[15:06:43.804] <TB2>     INFO: Expecting 655360 events.
[15:06:55.504] <TB2>     INFO: 655360 events read in total (11158ms).
[15:06:55.551] <TB2>     INFO: Expecting 655360 events.
[15:07:07.161] <TB2>     INFO: 655360 events read in total (11084ms).
[15:07:07.210] <TB2>     INFO: Expecting 655360 events.
[15:07:18.920] <TB2>     INFO: 655360 events read in total (11179ms).
[15:07:18.976] <TB2>     INFO: Expecting 655360 events.
[15:07:30.558] <TB2>     INFO: 655360 events read in total (11055ms).
[15:07:30.618] <TB2>     INFO: Expecting 655360 events.
[15:07:42.222] <TB2>     INFO: 655360 events read in total (11078ms).
[15:07:42.283] <TB2>     INFO: Expecting 655360 events.
[15:07:53.909] <TB2>     INFO: 655360 events read in total (11100ms).
[15:07:53.980] <TB2>     INFO: Expecting 655360 events.
[15:08:05.624] <TB2>     INFO: 655360 events read in total (11117ms).
[15:08:05.692] <TB2>     INFO: Expecting 655360 events.
[15:08:17.438] <TB2>     INFO: 655360 events read in total (11219ms).
[15:08:17.530] <TB2>     INFO: Test took 187368ms.
[15:08:17.630] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:17.935] <TB2>     INFO: Expecting 655360 events.
[15:08:29.668] <TB2>     INFO: 655360 events read in total (11018ms).
[15:08:29.679] <TB2>     INFO: Expecting 655360 events.
[15:08:41.269] <TB2>     INFO: 655360 events read in total (11020ms).
[15:08:41.284] <TB2>     INFO: Expecting 655360 events.
[15:08:52.642] <TB2>     INFO: 655360 events read in total (10789ms).
[15:08:52.663] <TB2>     INFO: Expecting 655360 events.
[15:09:04.026] <TB2>     INFO: 655360 events read in total (10805ms).
[15:09:04.050] <TB2>     INFO: Expecting 655360 events.
[15:09:15.705] <TB2>     INFO: 655360 events read in total (11101ms).
[15:09:15.734] <TB2>     INFO: Expecting 655360 events.
[15:09:27.447] <TB2>     INFO: 655360 events read in total (11161ms).
[15:09:27.480] <TB2>     INFO: Expecting 655360 events.
[15:09:39.184] <TB2>     INFO: 655360 events read in total (11156ms).
[15:09:39.220] <TB2>     INFO: Expecting 655360 events.
[15:09:50.882] <TB2>     INFO: 655360 events read in total (11116ms).
[15:09:50.922] <TB2>     INFO: Expecting 655360 events.
[15:10:02.626] <TB2>     INFO: 655360 events read in total (11164ms).
[15:10:02.670] <TB2>     INFO: Expecting 655360 events.
[15:10:14.338] <TB2>     INFO: 655360 events read in total (11129ms).
[15:10:14.387] <TB2>     INFO: Expecting 655360 events.
[15:10:26.056] <TB2>     INFO: 655360 events read in total (11136ms).
[15:10:26.108] <TB2>     INFO: Expecting 655360 events.
[15:10:37.727] <TB2>     INFO: 655360 events read in total (11091ms).
[15:10:37.787] <TB2>     INFO: Expecting 655360 events.
[15:10:49.539] <TB2>     INFO: 655360 events read in total (11226ms).
[15:10:49.600] <TB2>     INFO: Expecting 655360 events.
[15:11:01.254] <TB2>     INFO: 655360 events read in total (11127ms).
[15:11:01.321] <TB2>     INFO: Expecting 655360 events.
[15:11:13.085] <TB2>     INFO: 655360 events read in total (11237ms).
[15:11:13.166] <TB2>     INFO: Expecting 655360 events.
[15:11:24.863] <TB2>     INFO: 655360 events read in total (11170ms).
[15:11:24.937] <TB2>     INFO: Test took 187307ms.
[15:11:25.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:11:25.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:11:25.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:11:25.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:11:25.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:11:25.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:11:25.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:11:25.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:11:25.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:11:25.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:11:25.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:11:25.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:11:25.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:11:25.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:11:25.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:11:25.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:25.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:11:25.116] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.123] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.130] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.137] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.144] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:11:25.152] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:11:25.158] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:11:25.165] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:11:25.172] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:11:25.179] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.186] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.193] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.200] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.207] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.214] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.221] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.228] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.235] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.241] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.248] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:25.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:11:25.290] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[15:11:25.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[15:11:25.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[15:11:25.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[15:11:25.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[15:11:25.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[15:11:25.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[15:11:25.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[15:11:25.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[15:11:25.643] <TB2>     INFO: Expecting 41600 events.
[15:11:29.531] <TB2>     INFO: 41600 events read in total (3173ms).
[15:11:29.531] <TB2>     INFO: Test took 4235ms.
[15:11:30.183] <TB2>     INFO: Expecting 41600 events.
[15:11:34.031] <TB2>     INFO: 41600 events read in total (3134ms).
[15:11:34.032] <TB2>     INFO: Test took 4193ms.
[15:11:34.692] <TB2>     INFO: Expecting 41600 events.
[15:11:38.519] <TB2>     INFO: 41600 events read in total (3112ms).
[15:11:38.520] <TB2>     INFO: Test took 4177ms.
[15:11:38.824] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:38.957] <TB2>     INFO: Expecting 2560 events.
[15:11:39.917] <TB2>     INFO: 2560 events read in total (245ms).
[15:11:39.917] <TB2>     INFO: Test took 1093ms.
[15:11:39.920] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:40.426] <TB2>     INFO: Expecting 2560 events.
[15:11:41.385] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:41.386] <TB2>     INFO: Test took 1466ms.
[15:11:41.388] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:41.894] <TB2>     INFO: Expecting 2560 events.
[15:11:42.855] <TB2>     INFO: 2560 events read in total (246ms).
[15:11:42.856] <TB2>     INFO: Test took 1468ms.
[15:11:42.858] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:43.365] <TB2>     INFO: Expecting 2560 events.
[15:11:44.325] <TB2>     INFO: 2560 events read in total (246ms).
[15:11:44.326] <TB2>     INFO: Test took 1468ms.
[15:11:44.329] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:44.833] <TB2>     INFO: Expecting 2560 events.
[15:11:45.792] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:45.792] <TB2>     INFO: Test took 1463ms.
[15:11:45.794] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:46.300] <TB2>     INFO: Expecting 2560 events.
[15:11:47.258] <TB2>     INFO: 2560 events read in total (243ms).
[15:11:47.258] <TB2>     INFO: Test took 1464ms.
[15:11:47.260] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:47.767] <TB2>     INFO: Expecting 2560 events.
[15:11:48.726] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:48.727] <TB2>     INFO: Test took 1467ms.
[15:11:48.729] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:49.235] <TB2>     INFO: Expecting 2560 events.
[15:11:50.194] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:50.195] <TB2>     INFO: Test took 1466ms.
[15:11:50.197] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:50.702] <TB2>     INFO: Expecting 2560 events.
[15:11:51.661] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:51.661] <TB2>     INFO: Test took 1464ms.
[15:11:51.664] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:52.169] <TB2>     INFO: Expecting 2560 events.
[15:11:53.130] <TB2>     INFO: 2560 events read in total (246ms).
[15:11:53.130] <TB2>     INFO: Test took 1467ms.
[15:11:53.132] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:53.639] <TB2>     INFO: Expecting 2560 events.
[15:11:54.598] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:54.599] <TB2>     INFO: Test took 1467ms.
[15:11:54.601] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:55.107] <TB2>     INFO: Expecting 2560 events.
[15:11:56.065] <TB2>     INFO: 2560 events read in total (243ms).
[15:11:56.065] <TB2>     INFO: Test took 1464ms.
[15:11:56.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:56.574] <TB2>     INFO: Expecting 2560 events.
[15:11:57.534] <TB2>     INFO: 2560 events read in total (245ms).
[15:11:57.534] <TB2>     INFO: Test took 1467ms.
[15:11:57.536] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:58.043] <TB2>     INFO: Expecting 2560 events.
[15:11:58.002] <TB2>     INFO: 2560 events read in total (245ms).
[15:11:58.002] <TB2>     INFO: Test took 1466ms.
[15:11:58.004] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:59.510] <TB2>     INFO: Expecting 2560 events.
[15:12:00.470] <TB2>     INFO: 2560 events read in total (245ms).
[15:12:00.471] <TB2>     INFO: Test took 1467ms.
[15:12:00.473] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:00.979] <TB2>     INFO: Expecting 2560 events.
[15:12:01.936] <TB2>     INFO: 2560 events read in total (242ms).
[15:12:01.936] <TB2>     INFO: Test took 1463ms.
[15:12:01.938] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:02.444] <TB2>     INFO: Expecting 2560 events.
[15:12:03.403] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:03.403] <TB2>     INFO: Test took 1465ms.
[15:12:03.406] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:03.912] <TB2>     INFO: Expecting 2560 events.
[15:12:04.873] <TB2>     INFO: 2560 events read in total (246ms).
[15:12:04.873] <TB2>     INFO: Test took 1468ms.
[15:12:04.875] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:05.382] <TB2>     INFO: Expecting 2560 events.
[15:12:06.339] <TB2>     INFO: 2560 events read in total (242ms).
[15:12:06.340] <TB2>     INFO: Test took 1465ms.
[15:12:06.342] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:06.849] <TB2>     INFO: Expecting 2560 events.
[15:12:07.809] <TB2>     INFO: 2560 events read in total (246ms).
[15:12:07.809] <TB2>     INFO: Test took 1467ms.
[15:12:07.811] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:08.317] <TB2>     INFO: Expecting 2560 events.
[15:12:09.276] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:09.276] <TB2>     INFO: Test took 1465ms.
[15:12:09.279] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:09.785] <TB2>     INFO: Expecting 2560 events.
[15:12:10.743] <TB2>     INFO: 2560 events read in total (242ms).
[15:12:10.744] <TB2>     INFO: Test took 1466ms.
[15:12:10.745] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:11.252] <TB2>     INFO: Expecting 2560 events.
[15:12:12.210] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:12.210] <TB2>     INFO: Test took 1465ms.
[15:12:12.213] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:12.719] <TB2>     INFO: Expecting 2560 events.
[15:12:13.678] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:13.679] <TB2>     INFO: Test took 1466ms.
[15:12:13.680] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:14.187] <TB2>     INFO: Expecting 2560 events.
[15:12:15.147] <TB2>     INFO: 2560 events read in total (245ms).
[15:12:15.148] <TB2>     INFO: Test took 1468ms.
[15:12:15.150] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:15.655] <TB2>     INFO: Expecting 2560 events.
[15:12:16.614] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:16.615] <TB2>     INFO: Test took 1465ms.
[15:12:16.616] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:17.124] <TB2>     INFO: Expecting 2560 events.
[15:12:18.084] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:18.085] <TB2>     INFO: Test took 1469ms.
[15:12:18.087] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:18.593] <TB2>     INFO: Expecting 2560 events.
[15:12:19.550] <TB2>     INFO: 2560 events read in total (242ms).
[15:12:19.550] <TB2>     INFO: Test took 1463ms.
[15:12:19.552] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:20.059] <TB2>     INFO: Expecting 2560 events.
[15:12:21.019] <TB2>     INFO: 2560 events read in total (245ms).
[15:12:21.020] <TB2>     INFO: Test took 1468ms.
[15:12:21.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:21.528] <TB2>     INFO: Expecting 2560 events.
[15:12:22.487] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:22.488] <TB2>     INFO: Test took 1466ms.
[15:12:22.490] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:22.996] <TB2>     INFO: Expecting 2560 events.
[15:12:23.954] <TB2>     INFO: 2560 events read in total (243ms).
[15:12:23.955] <TB2>     INFO: Test took 1466ms.
[15:12:23.957] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:24.463] <TB2>     INFO: Expecting 2560 events.
[15:12:25.422] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:25.423] <TB2>     INFO: Test took 1466ms.
[15:12:26.441] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:12:26.441] <TB2>     INFO: PH scale (per ROC):    74  90  72  79  76  78  79  79  66  74  79  67  78  80  77  75
[15:12:26.441] <TB2>     INFO: PH offset (per ROC):  178 172 167 176 178 188 173 184 177 190 174 193 169 181 178 173
[15:12:26.613] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:12:26.616] <TB2>     INFO: ######################################################################
[15:12:26.616] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:12:26.616] <TB2>     INFO: ######################################################################
[15:12:26.616] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:12:26.628] <TB2>     INFO: scanning low vcal = 10
[15:12:26.975] <TB2>     INFO: Expecting 41600 events.
[15:12:30.709] <TB2>     INFO: 41600 events read in total (3019ms).
[15:12:30.710] <TB2>     INFO: Test took 4082ms.
[15:12:30.711] <TB2>     INFO: scanning low vcal = 20
[15:12:31.218] <TB2>     INFO: Expecting 41600 events.
[15:12:34.934] <TB2>     INFO: 41600 events read in total (3001ms).
[15:12:34.935] <TB2>     INFO: Test took 4224ms.
[15:12:34.936] <TB2>     INFO: scanning low vcal = 30
[15:12:35.443] <TB2>     INFO: Expecting 41600 events.
[15:12:39.185] <TB2>     INFO: 41600 events read in total (3027ms).
[15:12:39.186] <TB2>     INFO: Test took 4249ms.
[15:12:39.187] <TB2>     INFO: scanning low vcal = 40
[15:12:39.691] <TB2>     INFO: Expecting 41600 events.
[15:12:43.936] <TB2>     INFO: 41600 events read in total (3531ms).
[15:12:43.936] <TB2>     INFO: Test took 4749ms.
[15:12:43.940] <TB2>     INFO: scanning low vcal = 50
[15:12:44.361] <TB2>     INFO: Expecting 41600 events.
[15:12:48.610] <TB2>     INFO: 41600 events read in total (3534ms).
[15:12:48.611] <TB2>     INFO: Test took 4671ms.
[15:12:48.615] <TB2>     INFO: scanning low vcal = 60
[15:12:49.036] <TB2>     INFO: Expecting 41600 events.
[15:12:53.298] <TB2>     INFO: 41600 events read in total (3547ms).
[15:12:53.298] <TB2>     INFO: Test took 4683ms.
[15:12:53.301] <TB2>     INFO: scanning low vcal = 70
[15:12:53.726] <TB2>     INFO: Expecting 41600 events.
[15:12:57.979] <TB2>     INFO: 41600 events read in total (3539ms).
[15:12:57.979] <TB2>     INFO: Test took 4678ms.
[15:12:57.982] <TB2>     INFO: scanning low vcal = 80
[15:12:58.409] <TB2>     INFO: Expecting 41600 events.
[15:13:02.665] <TB2>     INFO: 41600 events read in total (3541ms).
[15:13:02.666] <TB2>     INFO: Test took 4684ms.
[15:13:02.669] <TB2>     INFO: scanning low vcal = 90
[15:13:03.095] <TB2>     INFO: Expecting 41600 events.
[15:13:07.347] <TB2>     INFO: 41600 events read in total (3537ms).
[15:13:07.348] <TB2>     INFO: Test took 4679ms.
[15:13:07.351] <TB2>     INFO: scanning low vcal = 100
[15:13:07.777] <TB2>     INFO: Expecting 41600 events.
[15:13:12.149] <TB2>     INFO: 41600 events read in total (3657ms).
[15:13:12.150] <TB2>     INFO: Test took 4799ms.
[15:13:12.153] <TB2>     INFO: scanning low vcal = 110
[15:13:12.577] <TB2>     INFO: Expecting 41600 events.
[15:13:16.823] <TB2>     INFO: 41600 events read in total (3531ms).
[15:13:16.823] <TB2>     INFO: Test took 4670ms.
[15:13:16.826] <TB2>     INFO: scanning low vcal = 120
[15:13:17.247] <TB2>     INFO: Expecting 41600 events.
[15:13:21.496] <TB2>     INFO: 41600 events read in total (3534ms).
[15:13:21.497] <TB2>     INFO: Test took 4671ms.
[15:13:21.500] <TB2>     INFO: scanning low vcal = 130
[15:13:21.923] <TB2>     INFO: Expecting 41600 events.
[15:13:26.178] <TB2>     INFO: 41600 events read in total (3540ms).
[15:13:26.179] <TB2>     INFO: Test took 4679ms.
[15:13:26.182] <TB2>     INFO: scanning low vcal = 140
[15:13:26.606] <TB2>     INFO: Expecting 41600 events.
[15:13:30.868] <TB2>     INFO: 41600 events read in total (3548ms).
[15:13:30.869] <TB2>     INFO: Test took 4687ms.
[15:13:30.872] <TB2>     INFO: scanning low vcal = 150
[15:13:31.291] <TB2>     INFO: Expecting 41600 events.
[15:13:35.550] <TB2>     INFO: 41600 events read in total (3544ms).
[15:13:35.551] <TB2>     INFO: Test took 4679ms.
[15:13:35.554] <TB2>     INFO: scanning low vcal = 160
[15:13:35.980] <TB2>     INFO: Expecting 41600 events.
[15:13:40.238] <TB2>     INFO: 41600 events read in total (3543ms).
[15:13:40.239] <TB2>     INFO: Test took 4685ms.
[15:13:40.242] <TB2>     INFO: scanning low vcal = 170
[15:13:40.664] <TB2>     INFO: Expecting 41600 events.
[15:13:44.906] <TB2>     INFO: 41600 events read in total (3527ms).
[15:13:44.907] <TB2>     INFO: Test took 4665ms.
[15:13:44.912] <TB2>     INFO: scanning low vcal = 180
[15:13:45.332] <TB2>     INFO: Expecting 41600 events.
[15:13:49.579] <TB2>     INFO: 41600 events read in total (3532ms).
[15:13:49.579] <TB2>     INFO: Test took 4668ms.
[15:13:49.582] <TB2>     INFO: scanning low vcal = 190
[15:13:50.005] <TB2>     INFO: Expecting 41600 events.
[15:13:54.275] <TB2>     INFO: 41600 events read in total (3555ms).
[15:13:54.276] <TB2>     INFO: Test took 4694ms.
[15:13:54.278] <TB2>     INFO: scanning low vcal = 200
[15:13:54.701] <TB2>     INFO: Expecting 41600 events.
[15:13:58.931] <TB2>     INFO: 41600 events read in total (3515ms).
[15:13:58.932] <TB2>     INFO: Test took 4654ms.
[15:13:58.935] <TB2>     INFO: scanning low vcal = 210
[15:13:59.358] <TB2>     INFO: Expecting 41600 events.
[15:14:03.575] <TB2>     INFO: 41600 events read in total (3501ms).
[15:14:03.576] <TB2>     INFO: Test took 4641ms.
[15:14:03.579] <TB2>     INFO: scanning low vcal = 220
[15:14:04.004] <TB2>     INFO: Expecting 41600 events.
[15:14:08.244] <TB2>     INFO: 41600 events read in total (3524ms).
[15:14:08.245] <TB2>     INFO: Test took 4666ms.
[15:14:08.248] <TB2>     INFO: scanning low vcal = 230
[15:14:08.672] <TB2>     INFO: Expecting 41600 events.
[15:14:12.890] <TB2>     INFO: 41600 events read in total (3503ms).
[15:14:12.891] <TB2>     INFO: Test took 4643ms.
[15:14:12.894] <TB2>     INFO: scanning low vcal = 240
[15:14:13.320] <TB2>     INFO: Expecting 41600 events.
[15:14:17.567] <TB2>     INFO: 41600 events read in total (3533ms).
[15:14:17.568] <TB2>     INFO: Test took 4674ms.
[15:14:17.571] <TB2>     INFO: scanning low vcal = 250
[15:14:17.995] <TB2>     INFO: Expecting 41600 events.
[15:14:22.227] <TB2>     INFO: 41600 events read in total (3518ms).
[15:14:22.228] <TB2>     INFO: Test took 4657ms.
[15:14:22.232] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:14:22.654] <TB2>     INFO: Expecting 41600 events.
[15:14:26.981] <TB2>     INFO: 41600 events read in total (3613ms).
[15:14:26.982] <TB2>     INFO: Test took 4750ms.
[15:14:26.986] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:14:27.398] <TB2>     INFO: Expecting 41600 events.
[15:14:31.691] <TB2>     INFO: 41600 events read in total (3578ms).
[15:14:31.692] <TB2>     INFO: Test took 4706ms.
[15:14:31.697] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:14:32.105] <TB2>     INFO: Expecting 41600 events.
[15:14:36.323] <TB2>     INFO: 41600 events read in total (3502ms).
[15:14:36.324] <TB2>     INFO: Test took 4626ms.
[15:14:36.328] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:14:36.753] <TB2>     INFO: Expecting 41600 events.
[15:14:40.988] <TB2>     INFO: 41600 events read in total (3521ms).
[15:14:40.989] <TB2>     INFO: Test took 4661ms.
[15:14:40.992] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:14:41.418] <TB2>     INFO: Expecting 41600 events.
[15:14:45.655] <TB2>     INFO: 41600 events read in total (3522ms).
[15:14:45.655] <TB2>     INFO: Test took 4663ms.
[15:14:46.216] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:14:46.219] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:14:46.220] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:14:46.220] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:14:46.220] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:14:46.220] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:14:46.221] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:14:46.221] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:14:46.221] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:14:46.221] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:14:46.222] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:14:46.222] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:14:46.222] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:14:46.222] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:14:46.222] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:14:46.222] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:14:46.223] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:15:25.344] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:15:25.344] <TB2>     INFO: non-linearity mean:  0.955 0.958 0.956 0.963 0.958 0.957 0.954 0.951 0.955 0.962 0.957 0.955 0.955 0.961 0.961 0.963
[15:15:25.344] <TB2>     INFO: non-linearity RMS:   0.007 0.005 0.007 0.004 0.006 0.006 0.006 0.007 0.006 0.005 0.006 0.007 0.007 0.006 0.007 0.005
[15:15:25.344] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:15:25.367] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:15:25.390] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:15:25.412] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:15:25.434] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:15:25.456] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:15:25.479] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:15:25.501] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:15:25.523] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:15:25.546] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:15:25.568] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:15:25.590] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:15:25.613] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:15:25.635] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:15:25.657] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:15:25.680] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-40_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:15:25.702] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:15:25.702] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:15:25.709] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:15:25.709] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:15:25.712] <TB2>     INFO: ######################################################################
[15:15:25.712] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:15:25.712] <TB2>     INFO: ######################################################################
[15:15:25.714] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:15:25.725] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:15:25.725] <TB2>     INFO:     run 1 of 1
[15:15:25.725] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:26.068] <TB2>     INFO: Expecting 3120000 events.
[15:16:17.250] <TB2>     INFO: 1315455 events read in total (50468ms).
[15:17:06.429] <TB2>     INFO: 2629150 events read in total (99647ms).
[15:17:24.785] <TB2>     INFO: 3120000 events read in total (118004ms).
[15:17:24.822] <TB2>     INFO: Test took 119097ms.
[15:17:24.890] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:25.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:26.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:27.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:29.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:30.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:32.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:33.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:34.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:36.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:37.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:39.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:40.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:42.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:43.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:45.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:46.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:47.905] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 333926400
[15:17:47.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:17:47.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1102, RMS = 1.17107
[15:17:47.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:17:47.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:17:47.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7937, RMS = 1.73183
[15:17:47.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:47.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:17:47.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6728, RMS = 1.79856
[15:17:47.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:17:47.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:17:47.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6334, RMS = 1.80782
[15:17:47.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:17:47.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:17:47.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4831, RMS = 1.75986
[15:17:47.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:47.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:17:47.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4593, RMS = 2.58145
[15:17:47.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:17:47.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:17:47.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5443, RMS = 1.14381
[15:17:47.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:17:47.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:17:47.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8053, RMS = 1.17371
[15:17:47.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:47.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:17:47.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.6785, RMS = 1.94796
[15:17:47.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:17:47.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:17:47.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.2109, RMS = 2.02629
[15:17:47.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:17:47.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:17:47.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4388, RMS = 1.0443
[15:17:47.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:17:47.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:17:47.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2394, RMS = 1.09384
[15:17:47.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:47.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:17:47.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7541, RMS = 1.11916
[15:17:47.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:47.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:17:47.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2519, RMS = 1.21138
[15:17:47.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:47.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:17:47.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0964, RMS = 1.57791
[15:17:47.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:17:47.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:17:47.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.233, RMS = 1.51288
[15:17:47.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:17:47.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:17:47.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3877, RMS = 2.81377
[15:17:47.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:17:47.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:17:47.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.447, RMS = 2.46758
[15:17:47.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:17:47.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:17:47.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7218, RMS = 1.1032
[15:17:47.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:17:47.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:17:47.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7099, RMS = 0.980689
[15:17:47.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:47.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:17:47.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.46, RMS = 1.15455
[15:17:47.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:17:47.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:17:47.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7633, RMS = 1.06449
[15:17:47.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:47.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:17:47.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0143, RMS = 1.48774
[15:17:47.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:17:47.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:17:47.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9873, RMS = 1.4565
[15:17:47.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:17:47.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:17:47.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1926, RMS = 1.76829
[15:17:47.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:17:47.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:17:47.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3921, RMS = 1.78171
[15:17:47.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:17:47.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:17:47.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4395, RMS = 0.977161
[15:17:47.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:17:47.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:17:47.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2795, RMS = 0.867598
[15:17:47.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:47.953] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:17:47.953] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1591, RMS = 1.10017
[15:17:47.953] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:17:47.953] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:17:47.953] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8975, RMS = 0.999145
[15:17:47.953] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:47.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:17:47.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7751, RMS = 1.10881
[15:17:47.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:17:47.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:17:47.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6747, RMS = 0.969339
[15:17:47.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:47.958] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:17:47.958] <TB2>     INFO: number of dead bumps (per ROC):     0    2    0    1    0    0    0    0    0    2    0    0    0    0    0    0
[15:17:47.958] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:17:48.056] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:17:48.056] <TB2>     INFO: enter test to run
[15:17:48.056] <TB2>     INFO:   test:  no parameter change
[15:17:48.057] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:17:48.058] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[15:17:48.058] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:17:48.058] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:17:48.570] <TB2>    QUIET: Connection to board 141 closed.
[15:17:48.571] <TB2>     INFO: pXar: this is the end, my friend
[15:17:48.571] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
