16:12:27 INFO  : Registering command handlers for Vitis TCF services
16:12:27 INFO  : Platform repository initialization has completed.
16:12:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\temp_xsdb_launch_script.tcl
16:12:29 INFO  : XSCT server has started successfully.
16:12:31 INFO  : plnx-install-location is set to ''
16:12:31 INFO  : Successfully done setting XSCT server connection channel  
16:12:31 INFO  : Successfully done query RDI_DATADIR 
16:12:31 INFO  : Successfully done setting workspace for the tool. 
16:13:13 INFO  : Result from executing command 'getProjects': UART_platform
16:13:13 INFO  : Result from executing command 'getPlatforms': 
16:13:27 INFO  : Result from executing command 'getProjects': UART_platform
16:13:27 INFO  : Result from executing command 'getPlatforms': UART_platform|D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/UART_platform.xpfm
16:14:24 INFO  : Checking for BSP changes to sync application flags for project 'UART_app'...
16:15:06 INFO  : Bit file 'D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit' is generated.
16:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300B18C7EB" && level==0 && jtag_device_ctx=="jsn-Genesys 2-200300B18C7EB-43651093-0"}' command is executed.
16:15:22 INFO  : Device configured successfully with "D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit"
16:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:38 INFO  : Jtag cable 'Digilent Genesys 2 200300B18C7EB' is selected.
16:15:39 INFO  : 'jtag frequency' command is executed.
16:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300B18C7EB" && level==0 && jtag_device_ctx=="jsn-Genesys 2-200300B18C7EB-43651093-0"}' command is executed.
16:15:45 INFO  : Device configured successfully with "D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit"
16:15:45 INFO  : Context for processor 'microblaze_0' is selected.
16:15:45 INFO  : Hardware design and registers information is loaded from 'D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa'.
16:15:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:15:45 INFO  : Context for processor 'microblaze_0' is selected.
16:15:46 INFO  : System reset is completed.
16:15:49 INFO  : 'after 3000' command is executed.
16:15:49 INFO  : Context for processor 'microblaze_0' is selected.
16:15:49 INFO  : The application 'D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/Debug/UART_app.elf' is downloaded to processor 'microblaze_0'.
16:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300B18C7EB" && level==0 && jtag_device_ctx=="jsn-Genesys 2-200300B18C7EB-43651093-0"}
fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/Debug/UART_app.elf
----------------End of Script----------------

16:15:49 INFO  : Context for processor 'microblaze_0' is selected.
16:15:49 INFO  : 'con' command is executed.
16:15:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:15:49 INFO  : Launch script is exported to file 'D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\UART_app_system\_ide\scripts\debugger_uart_app-default.tcl'
16:19:19 INFO  : Disconnected from the channel tcfchan#2.
