
FRA262-G6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e0f4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  0800e298  0800e298  0001e298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e990  0800e990  000203e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e990  0800e990  0001e990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e998  0800e998  000203e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e998  0800e998  0001e998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e99c  0800e99c  0001e99c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e0  20000000  0800e9a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b00  200003e0  0800ed80  000203e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ee0  0800ed80  00020ee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000168a5  00000000  00000000  00020410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000306b  00000000  00000000  00036cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001268  00000000  00000000  00039d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001138  00000000  00000000  0003af88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a0b6  00000000  00000000  0003c0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017df5  00000000  00000000  00056176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0326  00000000  00000000  0006df6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010e291  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065c0  00000000  00000000  0010e2e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003e0 	.word	0x200003e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e27c 	.word	0x0800e27c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200003e4 	.word	0x200003e4
 80001dc:	0800e27c 	.word	0x0800e27c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <modbus_1t5_Timeout>:
void modbusRead1Register(); // function 03
void ModbusErrorReply(uint8_t);
void Modbus_frame_response();

// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim) {
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001010:	4b04      	ldr	r3, [pc, #16]	; (8001024 <modbus_1t5_Timeout+0x1c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2201      	movs	r2, #1
 8001016:	751a      	strb	r2, [r3, #20]
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	200003fc 	.word	0x200003fc

08001028 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim) {
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <modbus_3t5_Timeout+0x1c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2201      	movs	r2, #1
 8001036:	755a      	strb	r2, [r3, #21]
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	200003fc 	.word	0x200003fc

08001048 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart, uint32_t pos) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev = 1;
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2201      	movs	r2, #1
 8001058:	759a      	strb	r2, [r3, #22]
	if (hModbus->modbusUartStructure.RxTail++ < MODBUS_MESSAGEBUFFER_SIZE) {
 800105a:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <modbus_UART_Recived+0x60>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8001062:	1c59      	adds	r1, r3, #1
 8001064:	b289      	uxth	r1, r1
 8001066:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 800106a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800106e:	d210      	bcs.n	8001092 <modbus_UART_Recived+0x4a>

		HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001070:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68d8      	ldr	r0, [r3, #12]
 8001076:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <modbus_UART_Recived+0x60>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001082:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001086:	4413      	add	r3, r2
 8001088:	3302      	adds	r3, #2
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	f005 ff9b 	bl	8006fc8 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim, 0);
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	691b      	ldr	r3, [r3, #16]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	; 0x24

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200003fc 	.word	0x200003fc

080010ac <Modbus_init>:

void Modbus_init(ModbusHandleTypedef *hmodbus, u16u8_t *RegisterStartAddress) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 80010b6:	4a24      	ldr	r2, [pc, #144]	; (8001148 <Modbus_init+0x9c>)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 80010bc:	4b22      	ldr	r3, [pc, #136]	; (8001148 <Modbus_init+0x9c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, (void*) modbus_1t5_Timeout);
 80010c4:	4b20      	ldr	r3, [pc, #128]	; (8001148 <Modbus_init+0x9c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	4a20      	ldr	r2, [pc, #128]	; (800114c <Modbus_init+0xa0>)
 80010cc:	2114      	movs	r1, #20
 80010ce:	4618      	mov	r0, r3
 80010d0:	f005 f92c 	bl	800632c <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim, HAL_TIM_PERIOD_ELAPSED_CB_ID, (void*) modbus_3t5_Timeout);
 80010d4:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <Modbus_init+0x9c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	4a1d      	ldr	r2, [pc, #116]	; (8001150 <Modbus_init+0xa4>)
 80010dc:	210e      	movs	r1, #14
 80010de:	4618      	mov	r0, r3
 80010e0:	f005 f924 	bl	800632c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart, HAL_UART_RX_COMPLETE_CB_ID, (void*) modbus_UART_Recived);
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <Modbus_init+0x9c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	4a1a      	ldr	r2, [pc, #104]	; (8001154 <Modbus_init+0xa8>)
 80010ec:	2103      	movs	r1, #3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f005 fec2 	bl	8006e78 <HAL_UART_RegisterCallback>
	//start Receive
	HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <Modbus_init+0x9c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68d8      	ldr	r0, [r3, #12]
 80010fa:	4b13      	ldr	r3, [pc, #76]	; (8001148 <Modbus_init+0x9c>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4b12      	ldr	r3, [pc, #72]	; (8001148 <Modbus_init+0x9c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001106:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800110a:	4413      	add	r3, r2
 800110c:	3302      	adds	r3, #2
 800110e:	2201      	movs	r2, #1
 8001110:	4619      	mov	r1, r3
 8001112:	f005 ff59 	bl	8006fc8 <HAL_UART_Receive_IT>

	if (hModbus->htim->State == HAL_TIM_STATE_READY) {
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <Modbus_init+0x9c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2b01      	cmp	r3, #1
 8001124:	d10c      	bne.n	8001140 <Modbus_init+0x94>
		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001126:	4b08      	ldr	r3, [pc, #32]	; (8001148 <Modbus_init+0x9c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	691b      	ldr	r3, [r3, #16]
 800112c:	4618      	mov	r0, r3
 800112e:	f004 f99d 	bl	800546c <HAL_TIM_Base_Start_IT>
		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001132:	4b05      	ldr	r3, [pc, #20]	; (8001148 <Modbus_init+0x9c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f004 fbdc 	bl	80058f8 <HAL_TIM_OnePulse_Start_IT>
	}

}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200003fc 	.word	0x200003fc
 800114c:	08001009 	.word	0x08001009
 8001150:	08001029 	.word	0x08001029
 8001154:	08001049 	.word	0x08001049

08001158 <CRC16>:

unsigned short CRC16(puchMsg, usDataLen)
	/* The function returns the CRC as a unsigned short type */
	unsigned char *puchMsg; /* message to calculate CRC upon */
	unsigned short usDataLen; /* quantity of bytes in message */
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF; /* high byte of CRC initialized */
 8001164:	23ff      	movs	r3, #255	; 0xff
 8001166:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF; /* low byte of CRC initialized */
 8001168:	23ff      	movs	r3, #255	; 0xff
 800116a:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 800116c:	e013      	b.n	8001196 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++; /* calculate the CRC */
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	1c5a      	adds	r2, r3, #1
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	781a      	ldrb	r2, [r3, #0]
 8001176:	7bbb      	ldrb	r3, [r7, #14]
 8001178:	4053      	eors	r3, r2
 800117a:	b2db      	uxtb	r3, r3
 800117c:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex];
 800117e:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <CRC16+0x64>)
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4413      	add	r3, r2
 8001184:	781a      	ldrb	r2, [r3, #0]
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	4053      	eors	r3, r2
 800118a:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex];
 800118c:	4a0c      	ldr	r2, [pc, #48]	; (80011c0 <CRC16+0x68>)
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001196:	883b      	ldrh	r3, [r7, #0]
 8001198:	1e5a      	subs	r2, r3, #1
 800119a:	803a      	strh	r2, [r7, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1e6      	bne.n	800116e <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo);
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	7bbb      	ldrb	r3, [r7, #14]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29b      	uxth	r3, r3
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	20000100 	.word	0x20000100
 80011c0:	20000000 	.word	0x20000000

080011c4 <Modbus_Protocal_Worker>:

void Modbus_Protocal_Worker() {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
	switch (hModbus->Mstatus) {
 80011ca:	4b81      	ldr	r3, [pc, #516]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	7e1b      	ldrb	r3, [r3, #24]
 80011d0:	3b01      	subs	r3, #1
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d80a      	bhi.n	80011ec <Modbus_Protocal_Worker+0x28>
 80011d6:	a201      	add	r2, pc, #4	; (adr r2, 80011dc <Modbus_Protocal_Worker+0x18>)
 80011d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011dc:	080011f7 	.word	0x080011f7
 80011e0:	08001397 	.word	0x08001397
 80011e4:	08001283 	.word	0x08001283
 80011e8:	080012a9 	.word	0x080012a9
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80011ec:	4b78      	ldr	r3, [pc, #480]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2201      	movs	r2, #1
 80011f2:	761a      	strb	r2, [r3, #24]
		break;
 80011f4:	e0e8      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if (hModbus->TxCount) {
 80011f6:	4b76      	ldr	r3, [pc, #472]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <Modbus_Protocal_Worker+0x44>
			Modbus_Emission();
 8001202:	f000 f9dd 	bl	80015c0 <Modbus_Emission>
 8001206:	e01c      	b.n	8001242 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if (hModbus->Flag_URev) {
 8001208:	4b71      	ldr	r3, [pc, #452]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	7d9b      	ldrb	r3, [r3, #22]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d017      	beq.n	8001242 <Modbus_Protocal_Worker+0x7e>
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001212:	4b6f      	ldr	r3, [pc, #444]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2200      	movs	r2, #0
 8001218:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800121a:	4b6d      	ldr	r3, [pc, #436]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2200      	movs	r2, #0
 8001220:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 8001222:	4b6b      	ldr	r3, [pc, #428]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4b68      	ldr	r3, [pc, #416]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f042 0201 	orr.w	r2, r2, #1
 8001238:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus = Modbus_state_Reception;
 800123a:	4b65      	ldr	r3, [pc, #404]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2203      	movs	r2, #3
 8001240:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if (hModbus->huart->RxState == HAL_UART_STATE_READY) {
 8001242:	4b63      	ldr	r3, [pc, #396]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b20      	cmp	r3, #32
 8001250:	f040 80b3 	bne.w	80013ba <Modbus_Protocal_Worker+0x1f6>
			hModbus->modbusUartStructure.RxTail = 0;
 8001254:	4b5e      	ldr	r3, [pc, #376]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2200      	movs	r2, #0
 800125a:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800125e:	4b5c      	ldr	r3, [pc, #368]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	68d8      	ldr	r0, [r3, #12]
 8001264:	4b5a      	ldr	r3, [pc, #360]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b59      	ldr	r3, [pc, #356]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001270:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001274:	4413      	add	r3, r2
 8001276:	3302      	adds	r3, #2
 8001278:	2201      	movs	r2, #1
 800127a:	4619      	mov	r1, r3
 800127c:	f005 fea4 	bl	8006fc8 <HAL_UART_Receive_IT>
		}
		break;
 8001280:	e09b      	b.n	80013ba <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if (hModbus->Flag_T15TimeOut) {
 8001282:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7d1b      	ldrb	r3, [r3, #20]
 8001288:	2b00      	cmp	r3, #0
 800128a:	f000 8098 	beq.w	80013be <Modbus_Protocal_Worker+0x1fa>
			/*reset recived flag*/
			hModbus->Flag_URev = 0;
 800128e:	4b50      	ldr	r3, [pc, #320]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2200      	movs	r2, #0
 8001294:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001296:	4b4e      	ldr	r3, [pc, #312]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	22fe      	movs	r2, #254	; 0xfe
 800129c:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/

			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800129e:	4b4c      	ldr	r3, [pc, #304]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2204      	movs	r2, #4
 80012a4:	761a      	strb	r2, [r3, #24]
		}
		break;
 80012a6:	e08a      	b.n	80013be <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if (hModbus->Flag_URev) {
 80012a8:	4b49      	ldr	r3, [pc, #292]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	7d9b      	ldrb	r3, [r3, #22]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d009      	beq.n	80012c6 <Modbus_Protocal_Worker+0x102>

			if (!hModbus->RecvStatus) {
 80012b2:	4b47      	ldr	r3, [pc, #284]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d103      	bne.n	80012c6 <Modbus_Protocal_Worker+0x102>
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80012be:	4b44      	ldr	r3, [pc, #272]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	22ff      	movs	r2, #255	; 0xff
 80012c4:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if (hModbus->RecvStatus == Modbus_RecvFrame_Null) {
 80012c6:	4b42      	ldr	r3, [pc, #264]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80012ce:	f113 0f02 	cmn.w	r3, #2
 80012d2:	d150      	bne.n	8001376 <Modbus_Protocal_Worker+0x1b2>
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80012d4:	4b3e      	ldr	r3, [pc, #248]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2200      	movs	r2, #0
 80012da:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx, hModbus->modbusUartStructure.RxTail - 2);
 80012dc:	4b3c      	ldr	r3, [pc, #240]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f203 2272 	addw	r2, r3, #626	; 0x272
 80012e4:	4b3a      	ldr	r3, [pc, #232]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80012ec:	3b02      	subs	r3, #2
 80012ee:	4619      	mov	r1, r3
 80012f0:	4610      	mov	r0, r2
 80012f2:	f7ff ff31 	bl	8001158 <CRC16>
 80012f6:	4603      	mov	r3, r0
 80012f8:	80bb      	strh	r3, [r7, #4]

			if (!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80012fa:	793a      	ldrb	r2, [r7, #4]
 80012fc:	4b34      	ldr	r3, [pc, #208]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012fe:	6819      	ldr	r1, [r3, #0]
 8001300:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001308:	3b02      	subs	r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8001310:	429a      	cmp	r2, r3
 8001312:	d10c      	bne.n	800132e <Modbus_Protocal_Worker+0x16a>
					&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 1])) {
 8001314:	797a      	ldrb	r2, [r7, #5]
 8001316:	4b2e      	ldr	r3, [pc, #184]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001318:	6819      	ldr	r1, [r3, #0]
 800131a:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001322:	3b01      	subs	r3, #1
 8001324:	440b      	add	r3, r1
 8001326:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if (!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800132a:	429a      	cmp	r2, r3
 800132c:	d004      	beq.n	8001338 <Modbus_Protocal_Worker+0x174>
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800132e:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	22ff      	movs	r2, #255	; 0xff
 8001334:	75da      	strb	r2, [r3, #23]
				break;
 8001336:	e047      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if (hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001338:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 8001340:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d113      	bne.n	8001372 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe, hModbus->modbusUartStructure.MessageBufferRx + 1, hModbus->modbusUartStructure.RxTail - 3);
 800134a:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f103 0019 	add.w	r0, r3, #25
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f203 2372 	addw	r3, r3, #626	; 0x272
 800135a:	1c59      	adds	r1, r3, #1
 800135c:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001364:	3b03      	subs	r3, #3
 8001366:	461a      	mov	r2, r3
 8001368:	f006 fff0 	bl	800834c <memcpy>

			//execute command
			Modbus_frame_response();
 800136c:	f000 f910 	bl	8001590 <Modbus_frame_response>
 8001370:	e001      	b.n	8001376 <Modbus_Protocal_Worker+0x1b2>
				break;
 8001372:	bf00      	nop
			hModbus->Mstatus = Modbus_state_Idle;
		}
		break;

	}
}
 8001374:	e028      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		if (hModbus->Flag_T35TimeOut) {
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	7d5b      	ldrb	r3, [r3, #21]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2201      	movs	r2, #1
 8001386:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	4618      	mov	r0, r3
 8001390:	f005 fec8 	bl	8007124 <HAL_UART_AbortReceive>
		break;
 8001394:	e015      	b.n	80013c2 <Modbus_Protocal_Worker+0x1fe>
		if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b20      	cmp	r3, #32
 80013a4:	d10f      	bne.n	80013c6 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount = 0;
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2201      	movs	r2, #1
 80013b6:	761a      	strb	r2, [r3, #24]
		break;
 80013b8:	e005      	b.n	80013c6 <Modbus_Protocal_Worker+0x202>
		break;
 80013ba:	bf00      	nop
 80013bc:	e004      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013be:	bf00      	nop
 80013c0:	e002      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013c2:	bf00      	nop
 80013c4:	e000      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013c6:	bf00      	nop
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200003fc 	.word	0x200003fc

080013d4 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1] << 8) + (hModbus->Rxframe[2]);
 80013da:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <modbusWrite1Register+0x80>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	7e9b      	ldrb	r3, [r3, #26]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <modbusWrite1Register+0x80>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	7edb      	ldrb	r3, [r3, #27]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	4413      	add	r3, r2
 80013f0:	80fb      	strh	r3, [r7, #6]

	if (startAddress > hModbus->RegisterSize) {
 80013f2:	88fa      	ldrh	r2, [r7, #6]
 80013f4:	4b17      	ldr	r3, [pc, #92]	; (8001454 <modbusWrite1Register+0x80>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d903      	bls.n	8001406 <modbusWrite1Register+0x32>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80013fe:	2002      	movs	r0, #2
 8001400:	f000 f8a4 	bl	800154c <ModbusErrorReply>
		return;
 8001404:	e023      	b.n	800144e <modbusWrite1Register+0x7a>
	}

	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001406:	4b13      	ldr	r3, [pc, #76]	; (8001454 <modbusWrite1Register+0x80>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <modbusWrite1Register+0x80>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6859      	ldr	r1, [r3, #4]
 8001410:	88fb      	ldrh	r3, [r7, #6]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	440b      	add	r3, r1
 8001416:	7f12      	ldrb	r2, [r2, #28]
 8001418:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 800141a:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <modbusWrite1Register+0x80>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <modbusWrite1Register+0x80>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6859      	ldr	r1, [r3, #4]
 8001424:	88fb      	ldrh	r3, [r7, #6]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	440b      	add	r3, r1
 800142a:	7f52      	ldrb	r2, [r2, #29]
 800142c:	701a      	strb	r2, [r3, #0]

	//generate response
	memcpy(hModbus->Txframe, hModbus->Rxframe, 8);
 800142e:	4b09      	ldr	r3, [pc, #36]	; (8001454 <modbusWrite1Register+0x80>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f203 1045 	addw	r0, r3, #325	; 0x145
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <modbusWrite1Register+0x80>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3319      	adds	r3, #25
 800143c:	2208      	movs	r2, #8
 800143e:	4619      	mov	r1, r3
 8001440:	f006 ff84 	bl	800834c <memcpy>
	//set number of byte to sent
	hModbus->TxCount = 5;
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <modbusWrite1Register+0x80>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2205      	movs	r2, #5
 800144a:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200003fc 	.word	0x200003fc

08001458 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0

	uint16_t numberOfDataToRead = ((hModbus->Rxframe[3] << 8) + (hModbus->Rxframe[4]));
 800145e:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <modbusRead1Register+0xf0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	7f1b      	ldrb	r3, [r3, #28]
 8001464:	b29b      	uxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b37      	ldr	r3, [pc, #220]	; (8001548 <modbusRead1Register+0xf0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	7f5b      	ldrb	r3, [r3, #29]
 8001470:	b29b      	uxth	r3, r3
 8001472:	4413      	add	r3, r2
 8001474:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress = ((hModbus->Rxframe[1] << 8) + (hModbus->Rxframe[2]));
 8001476:	4b34      	ldr	r3, [pc, #208]	; (8001548 <modbusRead1Register+0xf0>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7e9b      	ldrb	r3, [r3, #26]
 800147c:	b29b      	uxth	r3, r3
 800147e:	021b      	lsls	r3, r3, #8
 8001480:	b29a      	uxth	r2, r3
 8001482:	4b31      	ldr	r3, [pc, #196]	; (8001548 <modbusRead1Register+0xf0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	7edb      	ldrb	r3, [r3, #27]
 8001488:	b29b      	uxth	r3, r3
 800148a:	4413      	add	r3, r2
 800148c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if (numberOfDataToRead < 1 || numberOfDataToRead > 0x7D) {
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <modbusRead1Register+0x42>
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	2b7d      	cmp	r3, #125	; 0x7d
 8001498:	d903      	bls.n	80014a2 <modbusRead1Register+0x4a>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800149a:	2003      	movs	r0, #3
 800149c:	f000 f856 	bl	800154c <ModbusErrorReply>
		return;
 80014a0:	e04e      	b.n	8001540 <modbusRead1Register+0xe8>
	}

	if (startAddress > hModbus->RegisterSize || (startAddress + numberOfDataToRead) > hModbus->RegisterSize) {
 80014a2:	88ba      	ldrh	r2, [r7, #4]
 80014a4:	4b28      	ldr	r3, [pc, #160]	; (8001548 <modbusRead1Register+0xf0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d808      	bhi.n	80014c0 <modbusRead1Register+0x68>
 80014ae:	88ba      	ldrh	r2, [r7, #4]
 80014b0:	88fb      	ldrh	r3, [r7, #6]
 80014b2:	4413      	add	r3, r2
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b24      	ldr	r3, [pc, #144]	; (8001548 <modbusRead1Register+0xf0>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d903      	bls.n	80014c8 <modbusRead1Register+0x70>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80014c0:	2002      	movs	r0, #2
 80014c2:	f000 f843 	bl	800154c <ModbusErrorReply>
		return;
 80014c6:	e03b      	b.n	8001540 <modbusRead1Register+0xe8>
	}

	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <modbusRead1Register+0xf0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2203      	movs	r2, #3
 80014ce:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2 * numberOfDataToRead) & 0xFF;
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b1c      	ldr	r3, [pc, #112]	; (8001548 <modbusRead1Register+0xf0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	0052      	lsls	r2, r2, #1
 80014dc:	b2d2      	uxtb	r2, r2
 80014de:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for (i = 0; i < numberOfDataToRead; i++) {
 80014e2:	2400      	movs	r4, #0
 80014e4:	e020      	b.n	8001528 <modbusRead1Register+0xd0>
		hModbus->Txframe[2 * i + 2] = hModbus->RegisterAddress[startAddress + i].U8[1];
 80014e6:	4b18      	ldr	r3, [pc, #96]	; (8001548 <modbusRead1Register+0xf0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	88bb      	ldrh	r3, [r7, #4]
 80014ee:	4423      	add	r3, r4
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	18d1      	adds	r1, r2, r3
 80014f4:	4b14      	ldr	r3, [pc, #80]	; (8001548 <modbusRead1Register+0xf0>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	1c63      	adds	r3, r4, #1
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	7849      	ldrb	r1, [r1, #1]
 80014fe:	4413      	add	r3, r2
 8001500:	460a      	mov	r2, r1
 8001502:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2 * i + 3] = hModbus->RegisterAddress[startAddress + i].U8[0];
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <modbusRead1Register+0xf0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	88bb      	ldrh	r3, [r7, #4]
 800150e:	4423      	add	r3, r4
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	18d1      	adds	r1, r2, r3
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <modbusRead1Register+0xf0>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	0063      	lsls	r3, r4, #1
 800151a:	3303      	adds	r3, #3
 800151c:	7809      	ldrb	r1, [r1, #0]
 800151e:	4413      	add	r3, r2
 8001520:	460a      	mov	r2, r1
 8001522:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for (i = 0; i < numberOfDataToRead; i++) {
 8001526:	3401      	adds	r4, #1
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	429c      	cmp	r4, r3
 800152c:	dbdb      	blt.n	80014e6 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2 + 2 * numberOfDataToRead;
 800152e:	88fb      	ldrh	r3, [r7, #6]
 8001530:	3301      	adds	r3, #1
 8001532:	b2da      	uxtb	r2, r3
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <modbusRead1Register+0xf0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	0052      	lsls	r2, r2, #1
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}
 8001546:	bf00      	nop
 8001548:	200003fc 	.word	0x200003fc

0800154c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode) {
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001556:	4b0d      	ldr	r3, [pc, #52]	; (800158c <ModbusErrorReply+0x40>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	7e5a      	ldrb	r2, [r3, #25]
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <ModbusErrorReply+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <ModbusErrorReply+0x40>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	79fa      	ldrb	r2, [r7, #7]
 8001570:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <ModbusErrorReply+0x40>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2202      	movs	r2, #2
 800157a:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	200003fc 	.word	0x200003fc

08001590 <Modbus_frame_response>:

void Modbus_frame_response() {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	switch (hModbus->Rxframe[0]) //check funcion
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <Modbus_frame_response+0x2c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	7e5b      	ldrb	r3, [r3, #25]
 800159a:	2b03      	cmp	r3, #3
 800159c:	d004      	beq.n	80015a8 <Modbus_frame_response+0x18>
 800159e:	2b06      	cmp	r3, #6
 80015a0:	d105      	bne.n	80015ae <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80015a2:	f7ff ff17 	bl	80013d4 <modbusWrite1Register>
		break;
 80015a6:	e006      	b.n	80015b6 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80015a8:	f7ff ff56 	bl	8001458 <modbusRead1Register>
		break;
 80015ac:	e003      	b.n	80015b6 <Modbus_frame_response+0x26>
	default:
		ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80015ae:	2001      	movs	r0, #1
 80015b0:	f7ff ffcc 	bl	800154c <ModbusErrorReply>
		break;
 80015b4:	bf00      	nop

	}
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200003fc 	.word	0x200003fc

080015c0 <Modbus_Emission>:

void Modbus_Emission() {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
	if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 80015c6:	4b3e      	ldr	r3, [pc, #248]	; (80016c0 <Modbus_Emission+0x100>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b20      	cmp	r3, #32
 80015d4:	d160      	bne.n	8001698 <Modbus_Emission+0xd8>
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80015d6:	4b3a      	ldr	r3, [pc, #232]	; (80016c0 <Modbus_Emission+0x100>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4b39      	ldr	r3, [pc, #228]	; (80016c0 <Modbus_Emission+0x100>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	7812      	ldrb	r2, [r2, #0]
 80015e0:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy(hModbus->modbusUartStructure.MessageBufferTx + 1, hModbus->Txframe, hModbus->TxCount);
 80015e4:	4b36      	ldr	r3, [pc, #216]	; (80016c0 <Modbus_Emission+0x100>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 80015ec:	1c58      	adds	r0, r3, #1
 80015ee:	4b34      	ldr	r3, [pc, #208]	; (80016c0 <Modbus_Emission+0x100>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f203 1145 	addw	r1, r3, #325	; 0x145
 80015f6:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <Modbus_Emission+0x100>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80015fe:	461a      	mov	r2, r3
 8001600:	f006 fea4 	bl	800834c <memcpy>

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount + 3;
 8001604:	4b2e      	ldr	r3, [pc, #184]	; (80016c0 <Modbus_Emission+0x100>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800160c:	b29a      	uxth	r2, r3
 800160e:	4b2c      	ldr	r3, [pc, #176]	; (80016c0 <Modbus_Emission+0x100>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	3203      	adds	r2, #3
 8001614:	b292      	uxth	r2, r2
 8001616:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx, hModbus->modbusUartStructure.TxTail - 2);
 800161a:	4b29      	ldr	r3, [pc, #164]	; (80016c0 <Modbus_Emission+0x100>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
 8001622:	4b27      	ldr	r3, [pc, #156]	; (80016c0 <Modbus_Emission+0x100>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800162a:	3b02      	subs	r3, #2
 800162c:	4619      	mov	r1, r3
 800162e:	4610      	mov	r0, r2
 8001630:	f7ff fd92 	bl	8001158 <CRC16>
 8001634:	4603      	mov	r3, r0
 8001636:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail - 2] = CalculateCRC.U8[0];
 8001638:	4b21      	ldr	r3, [pc, #132]	; (80016c0 <Modbus_Emission+0x100>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b20      	ldr	r3, [pc, #128]	; (80016c0 <Modbus_Emission+0x100>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001644:	3b02      	subs	r3, #2
 8001646:	7939      	ldrb	r1, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	460a      	mov	r2, r1
 800164c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail - 1] = CalculateCRC.U8[1];
 8001650:	4b1b      	ldr	r3, [pc, #108]	; (80016c0 <Modbus_Emission+0x100>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <Modbus_Emission+0x100>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800165c:	3b01      	subs	r3, #1
 800165e:	7979      	ldrb	r1, [r7, #5]
 8001660:	4413      	add	r3, r2
 8001662:	460a      	mov	r2, r1
 8001664:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		//sent modbus

		modbus_callback();
 8001668:	f001 f9c2 	bl	80029f0 <modbus_callback>
		if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <Modbus_Emission+0x100>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b20      	cmp	r3, #32
 800167a:	d10d      	bne.n	8001698 <Modbus_Emission+0xd8>
			HAL_UART_Transmit_DMA(hModbus->huart, hModbus->modbusUartStructure.MessageBufferTx, hModbus->modbusUartStructure.TxTail);
 800167c:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <Modbus_Emission+0x100>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	68d8      	ldr	r0, [r3, #12]
 8001682:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <Modbus_Emission+0x100>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
 800168a:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <Modbus_Emission+0x100>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001692:	461a      	mov	r2, r3
 8001694:	f005 fcc8 	bl	8007028 <HAL_UART_Transmit_DMA>
		}

	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001698:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <Modbus_Emission+0x100>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2200      	movs	r2, #0
 800169e:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 80016a0:	4b07      	ldr	r3, [pc, #28]	; (80016c0 <Modbus_Emission+0x100>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2200      	movs	r2, #0
 80016a6:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev = 0;
 80016a8:	4b05      	ldr	r3, [pc, #20]	; (80016c0 <Modbus_Emission+0x100>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2200      	movs	r2, #0
 80016ae:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus = Modbus_state_Emission;
 80016b0:	4b03      	ldr	r3, [pc, #12]	; (80016c0 <Modbus_Emission+0x100>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2202      	movs	r2, #2
 80016b6:	761a      	strb	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200003fc 	.word	0x200003fc

080016c4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016ca:	463b      	mov	r3, r7
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016d6:	4b21      	ldr	r3, [pc, #132]	; (800175c <MX_ADC1_Init+0x98>)
 80016d8:	4a21      	ldr	r2, [pc, #132]	; (8001760 <MX_ADC1_Init+0x9c>)
 80016da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016dc:	4b1f      	ldr	r3, [pc, #124]	; (800175c <MX_ADC1_Init+0x98>)
 80016de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016e4:	4b1d      	ldr	r3, [pc, #116]	; (800175c <MX_ADC1_Init+0x98>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016ea:	4b1c      	ldr	r3, [pc, #112]	; (800175c <MX_ADC1_Init+0x98>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016f0:	4b1a      	ldr	r3, [pc, #104]	; (800175c <MX_ADC1_Init+0x98>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016f6:	4b19      	ldr	r3, [pc, #100]	; (800175c <MX_ADC1_Init+0x98>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016fe:	4b17      	ldr	r3, [pc, #92]	; (800175c <MX_ADC1_Init+0x98>)
 8001700:	2200      	movs	r2, #0
 8001702:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001704:	4b15      	ldr	r3, [pc, #84]	; (800175c <MX_ADC1_Init+0x98>)
 8001706:	4a17      	ldr	r2, [pc, #92]	; (8001764 <MX_ADC1_Init+0xa0>)
 8001708:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800170a:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_ADC1_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <MX_ADC1_Init+0x98>)
 8001712:	2201      	movs	r2, #1
 8001714:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_ADC1_Init+0x98>)
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800171e:	4b0f      	ldr	r3, [pc, #60]	; (800175c <MX_ADC1_Init+0x98>)
 8001720:	2201      	movs	r2, #1
 8001722:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001724:	480d      	ldr	r0, [pc, #52]	; (800175c <MX_ADC1_Init+0x98>)
 8001726:	f001 fedf 	bl	80034e8 <HAL_ADC_Init>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001730:	f001 f965 	bl	80029fe <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001734:	230a      	movs	r3, #10
 8001736:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001738:	2301      	movs	r3, #1
 800173a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001740:	463b      	mov	r3, r7
 8001742:	4619      	mov	r1, r3
 8001744:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_ADC1_Init+0x98>)
 8001746:	f001 ff13 	bl	8003570 <HAL_ADC_ConfigChannel>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001750:	f001 f955 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001754:	bf00      	nop
 8001756:	3710      	adds	r7, #16
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000400 	.word	0x20000400
 8001760:	40012000 	.word	0x40012000
 8001764:	0f000001 	.word	0x0f000001

08001768 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	; 0x28
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a17      	ldr	r2, [pc, #92]	; (80017e4 <HAL_ADC_MspInit+0x7c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d127      	bne.n	80017da <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <HAL_ADC_MspInit+0x80>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	4a15      	ldr	r2, [pc, #84]	; (80017e8 <HAL_ADC_MspInit+0x80>)
 8001794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001798:	6453      	str	r3, [r2, #68]	; 0x44
 800179a:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <HAL_ADC_MspInit+0x80>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <HAL_ADC_MspInit+0x80>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a0e      	ldr	r2, [pc, #56]	; (80017e8 <HAL_ADC_MspInit+0x80>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <HAL_ADC_MspInit+0x80>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017c2:	2303      	movs	r3, #3
 80017c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017c6:	2303      	movs	r3, #3
 80017c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	4805      	ldr	r0, [pc, #20]	; (80017ec <HAL_ADC_MspInit+0x84>)
 80017d6:	f002 fe19 	bl	800440c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80017da:	bf00      	nop
 80017dc:	3728      	adds	r7, #40	; 0x28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40012000 	.word	0x40012000
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40020800 	.word	0x40020800

080017f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_DMA_Init+0x3c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a0b      	ldr	r2, [pc, #44]	; (800182c <MX_DMA_Init+0x3c>)
 8001800:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <MX_DMA_Init+0x3c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2100      	movs	r1, #0
 8001816:	2011      	movs	r0, #17
 8001818:	f002 f9b3 	bl	8003b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800181c:	2011      	movs	r0, #17
 800181e:	f002 f9cc 	bl	8003bba <HAL_NVIC_EnableIRQ>

}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08a      	sub	sp, #40	; 0x28
 8001834:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]
 8001844:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	613b      	str	r3, [r7, #16]
 800184a:	4b3b      	ldr	r3, [pc, #236]	; (8001938 <MX_GPIO_Init+0x108>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a3a      	ldr	r2, [pc, #232]	; (8001938 <MX_GPIO_Init+0x108>)
 8001850:	f043 0304 	orr.w	r3, r3, #4
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b38      	ldr	r3, [pc, #224]	; (8001938 <MX_GPIO_Init+0x108>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0304 	and.w	r3, r3, #4
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	4b34      	ldr	r3, [pc, #208]	; (8001938 <MX_GPIO_Init+0x108>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a33      	ldr	r2, [pc, #204]	; (8001938 <MX_GPIO_Init+0x108>)
 800186c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b31      	ldr	r3, [pc, #196]	; (8001938 <MX_GPIO_Init+0x108>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	4b2d      	ldr	r3, [pc, #180]	; (8001938 <MX_GPIO_Init+0x108>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a2c      	ldr	r2, [pc, #176]	; (8001938 <MX_GPIO_Init+0x108>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b2a      	ldr	r3, [pc, #168]	; (8001938 <MX_GPIO_Init+0x108>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	607b      	str	r3, [r7, #4]
 800189e:	4b26      	ldr	r3, [pc, #152]	; (8001938 <MX_GPIO_Init+0x108>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	4a25      	ldr	r2, [pc, #148]	; (8001938 <MX_GPIO_Init+0x108>)
 80018a4:	f043 0302 	orr.w	r3, r3, #2
 80018a8:	6313      	str	r3, [r2, #48]	; 0x30
 80018aa:	4b23      	ldr	r3, [pc, #140]	; (8001938 <MX_GPIO_Init+0x108>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 6102 	mov.w	r1, #2080	; 0x820
 80018bc:	481f      	ldr	r0, [pc, #124]	; (800193c <MX_GPIO_Init+0x10c>)
 80018be:	f002 ff29 	bl	8004714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80018cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	4619      	mov	r1, r3
 80018d8:	4819      	ldr	r0, [pc, #100]	; (8001940 <MX_GPIO_Init+0x110>)
 80018da:	f002 fd97 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018de:	230c      	movs	r3, #12
 80018e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	4619      	mov	r1, r3
 80018f2:	4813      	ldr	r0, [pc, #76]	; (8001940 <MX_GPIO_Init+0x110>)
 80018f4:	f002 fd8a 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA11 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11;
 80018f8:	f44f 6302 	mov.w	r3, #2080	; 0x820
 80018fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fe:	2301      	movs	r3, #1
 8001900:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	480a      	ldr	r0, [pc, #40]	; (800193c <MX_GPIO_Init+0x10c>)
 8001912:	f002 fd7b 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800191a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800191c:	2300      	movs	r3, #0
 800191e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	4619      	mov	r1, r3
 800192a:	4806      	ldr	r0, [pc, #24]	; (8001944 <MX_GPIO_Init+0x114>)
 800192c:	f002 fd6e 	bl	800440c <HAL_GPIO_Init>

}
 8001930:	bf00      	nop
 8001932:	3728      	adds	r7, #40	; 0x28
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40023800 	.word	0x40023800
 800193c:	40020000 	.word	0x40020000
 8001940:	40020800 	.word	0x40020800
 8001944:	40020400 	.word	0x40020400

08001948 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800194c:	4b12      	ldr	r3, [pc, #72]	; (8001998 <MX_I2C1_Init+0x50>)
 800194e:	4a13      	ldr	r2, [pc, #76]	; (800199c <MX_I2C1_Init+0x54>)
 8001950:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001952:	4b11      	ldr	r3, [pc, #68]	; (8001998 <MX_I2C1_Init+0x50>)
 8001954:	4a12      	ldr	r2, [pc, #72]	; (80019a0 <MX_I2C1_Init+0x58>)
 8001956:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001958:	4b0f      	ldr	r3, [pc, #60]	; (8001998 <MX_I2C1_Init+0x50>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <MX_I2C1_Init+0x50>)
 8001960:	2200      	movs	r2, #0
 8001962:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <MX_I2C1_Init+0x50>)
 8001966:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800196a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800196c:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <MX_I2C1_Init+0x50>)
 800196e:	2200      	movs	r2, #0
 8001970:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <MX_I2C1_Init+0x50>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001978:	4b07      	ldr	r3, [pc, #28]	; (8001998 <MX_I2C1_Init+0x50>)
 800197a:	2200      	movs	r2, #0
 800197c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800197e:	4b06      	ldr	r3, [pc, #24]	; (8001998 <MX_I2C1_Init+0x50>)
 8001980:	2200      	movs	r2, #0
 8001982:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001984:	4804      	ldr	r0, [pc, #16]	; (8001998 <MX_I2C1_Init+0x50>)
 8001986:	f002 fedf 	bl	8004748 <HAL_I2C_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001990:	f001 f835 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000448 	.word	0x20000448
 800199c:	40005400 	.word	0x40005400
 80019a0:	000186a0 	.word	0x000186a0

080019a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08a      	sub	sp, #40	; 0x28
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a19      	ldr	r2, [pc, #100]	; (8001a28 <HAL_I2C_MspInit+0x84>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d12b      	bne.n	8001a1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
 80019ca:	4b18      	ldr	r3, [pc, #96]	; (8001a2c <HAL_I2C_MspInit+0x88>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a17      	ldr	r2, [pc, #92]	; (8001a2c <HAL_I2C_MspInit+0x88>)
 80019d0:	f043 0302 	orr.w	r3, r3, #2
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <HAL_I2C_MspInit+0x88>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019e2:	23c0      	movs	r3, #192	; 0xc0
 80019e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e6:	2312      	movs	r3, #18
 80019e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ee:	2303      	movs	r3, #3
 80019f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019f2:	2304      	movs	r3, #4
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	4619      	mov	r1, r3
 80019fc:	480c      	ldr	r0, [pc, #48]	; (8001a30 <HAL_I2C_MspInit+0x8c>)
 80019fe:	f002 fd05 	bl	800440c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <HAL_I2C_MspInit+0x88>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0a:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <HAL_I2C_MspInit+0x88>)
 8001a0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a10:	6413      	str	r3, [r2, #64]	; 0x40
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_I2C_MspInit+0x88>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a1e:	bf00      	nop
 8001a20:	3728      	adds	r7, #40	; 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40005400 	.word	0x40005400
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40020400 	.word	0x40020400

08001a34 <motor>:
#include "tim.h"

void motor(float voltage);
int32_t getRawPosition();

void motor(float voltage) {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage > 0) {
 8001a3e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a4a:	dd11      	ble.n	8001a70 <motor+0x3c>
		// forward
		if (voltage > 25000) {
 8001a4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a50:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001ae4 <motor+0xb0>
 8001a54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5c:	dd01      	ble.n	8001a62 <motor+0x2e>
			voltage = 25000;
 8001a5e:	4b22      	ldr	r3, [pc, #136]	; (8001ae8 <motor+0xb4>)
 8001a60:	607b      	str	r3, [r7, #4]
		}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a68:	4820      	ldr	r0, [pc, #128]	; (8001aec <motor+0xb8>)
 8001a6a:	f002 fe53 	bl	8004714 <HAL_GPIO_WritePin>
 8001a6e:	e02b      	b.n	8001ac8 <motor+0x94>
	} else if (voltage < 0) {
 8001a70:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7c:	d521      	bpl.n	8001ac2 <motor+0x8e>
		// backward
		voltage *= -1.0;
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7fe fd6a 	bl	8000558 <__aeabi_f2d>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	f7ff f8b4 	bl	8000bf8 <__aeabi_d2f>
 8001a90:	4603      	mov	r3, r0
 8001a92:	ee07 3a90 	vmov	s15, r3
 8001a96:	eef1 7a67 	vneg.f32	s15, s15
 8001a9a:	edc7 7a01 	vstr	s15, [r7, #4]
		if (voltage > 25000) {
 8001a9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aa2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001ae4 <motor+0xb0>
 8001aa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aae:	dd01      	ble.n	8001ab4 <motor+0x80>
			voltage = 25000;
 8001ab0:	4b0d      	ldr	r3, [pc, #52]	; (8001ae8 <motor+0xb4>)
 8001ab2:	607b      	str	r3, [r7, #4]
		}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aba:	480c      	ldr	r0, [pc, #48]	; (8001aec <motor+0xb8>)
 8001abc:	f002 fe2a 	bl	8004714 <HAL_GPIO_WritePin>
 8001ac0:	e002      	b.n	8001ac8 <motor+0x94>
	} else {
		// stop
		voltage = 0;
 8001ac2:	f04f 0300 	mov.w	r3, #0
 8001ac6:	607b      	str	r3, [r7, #4]
	}

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, voltage);
 8001ac8:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <motor+0xbc>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ad0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ad4:	ee17 2a90 	vmov	r2, s15
 8001ad8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	46c35000 	.word	0x46c35000
 8001ae8:	46c35000 	.word	0x46c35000
 8001aec:	40020000 	.word	0x40020000
 8001af0:	20000ab4 	.word	0x20000ab4

08001af4 <getRawPosition>:

int32_t getRawPosition() {
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim2);
 8001af8:	4b03      	ldr	r3, [pc, #12]	; (8001b08 <getRawPosition+0x14>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	20000b68 	.word	0x20000b68
 8001b0c:	00000000 	.word	0x00000000

08001b10 <localize>:
float calculateNorm(Coordinate coord);
Coordinate negateCoordinate(Coordinate coord);

// USER CODE ======================================================================================

void localize(Coordinate *inputs, Coordinate *outputs, Coordinate *origin, float *angle) {
 8001b10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b14:	b0a2      	sub	sp, #136	; 0x88
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	603b      	str	r3, [r7, #0]
	Coordinate point1 = inputs[0];
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001b26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b2a:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate point2 = inputs[1];
 8001b2e:	68fa      	ldr	r2, [r7, #12]
 8001b30:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b34:	3208      	adds	r2, #8
 8001b36:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b3a:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate point3 = inputs[2];
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b44:	3210      	adds	r2, #16
 8001b46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b4a:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate vectA = subtractCoordinates(point2, point1);
 8001b4e:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 8001b52:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8001b56:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001b5a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b5e:	eeb0 1a46 	vmov.f32	s2, s12
 8001b62:	eef0 1a66 	vmov.f32	s3, s13
 8001b66:	eeb0 0a47 	vmov.f32	s0, s14
 8001b6a:	eef0 0a67 	vmov.f32	s1, s15
 8001b6e:	f000 fbc7 	bl	8002300 <subtractCoordinates>
 8001b72:	eeb0 7a40 	vmov.f32	s14, s0
 8001b76:	eef0 7a60 	vmov.f32	s15, s1
 8001b7a:	ed87 7a12 	vstr	s14, [r7, #72]	; 0x48
 8001b7e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	Coordinate vectB = subtractCoordinates(point3, point2);
 8001b82:	ed97 6a16 	vldr	s12, [r7, #88]	; 0x58
 8001b86:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 8001b8a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001b8e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001b92:	eeb0 1a46 	vmov.f32	s2, s12
 8001b96:	eef0 1a66 	vmov.f32	s3, s13
 8001b9a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b9e:	eef0 0a67 	vmov.f32	s1, s15
 8001ba2:	f000 fbad 	bl	8002300 <subtractCoordinates>
 8001ba6:	eeb0 7a40 	vmov.f32	s14, s0
 8001baa:	eef0 7a60 	vmov.f32	s15, s1
 8001bae:	ed87 7a10 	vstr	s14, [r7, #64]	; 0x40
 8001bb2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	Coordinate vectC = subtractCoordinates(point3, point1);
 8001bb6:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 8001bba:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8001bbe:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001bc2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001bc6:	eeb0 1a46 	vmov.f32	s2, s12
 8001bca:	eef0 1a66 	vmov.f32	s3, s13
 8001bce:	eeb0 0a47 	vmov.f32	s0, s14
 8001bd2:	eef0 0a67 	vmov.f32	s1, s15
 8001bd6:	f000 fb93 	bl	8002300 <subtractCoordinates>
 8001bda:	eeb0 7a40 	vmov.f32	s14, s0
 8001bde:	eef0 7a60 	vmov.f32	s15, s1
 8001be2:	ed87 7a0e 	vstr	s14, [r7, #56]	; 0x38
 8001be6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float lenA = calculateNorm(vectA);
 8001bea:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001bee:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001bf2:	eeb0 0a47 	vmov.f32	s0, s14
 8001bf6:	eef0 0a67 	vmov.f32	s1, s15
 8001bfa:	f000 fbbb 	bl	8002374 <calculateNorm>
 8001bfe:	ed87 0a1e 	vstr	s0, [r7, #120]	; 0x78
	float lenB = calculateNorm(vectB);
 8001c02:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001c06:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c0e:	eef0 0a67 	vmov.f32	s1, s15
 8001c12:	f000 fbaf 	bl	8002374 <calculateNorm>
 8001c16:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
	float lenC = calculateNorm(vectC);
 8001c1a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001c1e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001c22:	eeb0 0a47 	vmov.f32	s0, s14
 8001c26:	eef0 0a67 	vmov.f32	s1, s15
 8001c2a:	f000 fba3 	bl	8002374 <calculateNorm>
 8001c2e:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	Coordinate vector1;
	Coordinate vector2;

	if (lenA < lenB && lenB < lenC && lenA < lenC) {
 8001c32:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001c36:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001c3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c42:	d534      	bpl.n	8001cae <localize+0x19e>
 8001c44:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001c48:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c54:	d52b      	bpl.n	8001cae <localize+0x19e>
 8001c56:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001c5a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001c5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c66:	d522      	bpl.n	8001cae <localize+0x19e>
		// CASE 1
		*origin = point2;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c70:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c74:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectB;
 8001c78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c7c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c84:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = negateCoordinate(vectA);
 8001c88:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001c8c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001c90:	eeb0 0a47 	vmov.f32	s0, s14
 8001c94:	eef0 0a67 	vmov.f32	s1, s15
 8001c98:	f000 fb9f 	bl	80023da <negateCoordinate>
 8001c9c:	eeb0 7a40 	vmov.f32	s14, s0
 8001ca0:	eef0 7a60 	vmov.f32	s15, s1
 8001ca4:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8001ca8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001cac:	e134      	b.n	8001f18 <localize+0x408>
	} else if (lenC < lenB && lenB < lenA && lenC < lenA) {
 8001cae:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001cb2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001cb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cbe:	d53e      	bpl.n	8001d3e <localize+0x22e>
 8001cc0:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001cc4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001cc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd0:	d535      	bpl.n	8001d3e <localize+0x22e>
 8001cd2:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001cd6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001cda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce2:	d52c      	bpl.n	8001d3e <localize+0x22e>
		// CASE 2
		*origin = point3;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cec:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001cf0:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectB);
 8001cf4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001cf8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001cfc:	eeb0 0a47 	vmov.f32	s0, s14
 8001d00:	eef0 0a67 	vmov.f32	s1, s15
 8001d04:	f000 fb69 	bl	80023da <negateCoordinate>
 8001d08:	eeb0 7a40 	vmov.f32	s14, s0
 8001d0c:	eef0 7a60 	vmov.f32	s15, s1
 8001d10:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8001d14:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = negateCoordinate(vectC);
 8001d18:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001d1c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001d20:	eeb0 0a47 	vmov.f32	s0, s14
 8001d24:	eef0 0a67 	vmov.f32	s1, s15
 8001d28:	f000 fb57 	bl	80023da <negateCoordinate>
 8001d2c:	eeb0 7a40 	vmov.f32	s14, s0
 8001d30:	eef0 7a60 	vmov.f32	s15, s1
 8001d34:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8001d38:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001d3c:	e0ec      	b.n	8001f18 <localize+0x408>
	} else if (lenA < lenC && lenC < lenB && lenA < lenB) {
 8001d3e:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001d42:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4e:	d52a      	bpl.n	8001da6 <localize+0x296>
 8001d50:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001d54:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d60:	d521      	bpl.n	8001da6 <localize+0x296>
 8001d62:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001d66:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d72:	d518      	bpl.n	8001da6 <localize+0x296>
		// CASE 3
		*origin = point1;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	461a      	mov	r2, r3
 8001d78:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001d7c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001d80:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectC;
 8001d84:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d88:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d90:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = vectA;
 8001d94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d98:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001d9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001da0:	e883 0003 	stmia.w	r3, {r0, r1}
 8001da4:	e0b8      	b.n	8001f18 <localize+0x408>
	} else if (lenC < lenA && lenA < lenB && lenC < lenB) {
 8001da6:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001daa:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001dae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db6:	d52a      	bpl.n	8001e0e <localize+0x2fe>
 8001db8:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001dbc:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001dc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	d521      	bpl.n	8001e0e <localize+0x2fe>
 8001dca:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001dce:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001dd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dda:	d518      	bpl.n	8001e0e <localize+0x2fe>
		// CASE 4
		*origin = point1;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	461a      	mov	r2, r3
 8001de0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001de4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001de8:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectA;
 8001dec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001df0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001df4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001df8:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = vectC;
 8001dfc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e00:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e08:	e883 0003 	stmia.w	r3, {r0, r1}
 8001e0c:	e084      	b.n	8001f18 <localize+0x408>
	} else if (lenB < lenC && lenC < lenA && lenB < lenA) {
 8001e0e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001e12:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001e16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1e:	d53e      	bpl.n	8001e9e <localize+0x38e>
 8001e20:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001e24:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001e28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e30:	d535      	bpl.n	8001e9e <localize+0x38e>
 8001e32:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001e36:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001e3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e42:	d52c      	bpl.n	8001e9e <localize+0x38e>
		// CASE 5
		*origin = point3;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	461a      	mov	r2, r3
 8001e48:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e4c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e50:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectC);
 8001e54:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001e58:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e5c:	eeb0 0a47 	vmov.f32	s0, s14
 8001e60:	eef0 0a67 	vmov.f32	s1, s15
 8001e64:	f000 fab9 	bl	80023da <negateCoordinate>
 8001e68:	eeb0 7a40 	vmov.f32	s14, s0
 8001e6c:	eef0 7a60 	vmov.f32	s15, s1
 8001e70:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8001e74:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = negateCoordinate(vectB);
 8001e78:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001e7c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e80:	eeb0 0a47 	vmov.f32	s0, s14
 8001e84:	eef0 0a67 	vmov.f32	s1, s15
 8001e88:	f000 faa7 	bl	80023da <negateCoordinate>
 8001e8c:	eeb0 7a40 	vmov.f32	s14, s0
 8001e90:	eef0 7a60 	vmov.f32	s15, s1
 8001e94:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8001e98:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001e9c:	e03c      	b.n	8001f18 <localize+0x408>
	} else if (lenB < lenA && lenA < lenC && lenB < lenC) {
 8001e9e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001ea2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001ea6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eae:	d533      	bpl.n	8001f18 <localize+0x408>
 8001eb0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001eb4:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001eb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec0:	d52a      	bpl.n	8001f18 <localize+0x408>
 8001ec2:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001ec6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001eca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed2:	d521      	bpl.n	8001f18 <localize+0x408>
		// CASE 6
		*origin = point2;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001edc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ee0:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectA);
 8001ee4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001ee8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001eec:	eeb0 0a47 	vmov.f32	s0, s14
 8001ef0:	eef0 0a67 	vmov.f32	s1, s15
 8001ef4:	f000 fa71 	bl	80023da <negateCoordinate>
 8001ef8:	eeb0 7a40 	vmov.f32	s14, s0
 8001efc:	eef0 7a60 	vmov.f32	s15, s1
 8001f00:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8001f04:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = vectB;
 8001f08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f0c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001f10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f14:	e883 0003 	stmia.w	r3, {r0, r1}
	}

	// calculate vector angle
	if (vector1.x == 0) {
 8001f18:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f24:	d10e      	bne.n	8001f44 <localize+0x434>
		if (vector1.y > 0) {
 8001f26:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001f2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f32:	dd03      	ble.n	8001f3c <localize+0x42c>
			*angle = M_PI / 2.0;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	4a72      	ldr	r2, [pc, #456]	; (8002100 <localize+0x5f0>)
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	e092      	b.n	8002062 <localize+0x552>
		} else {
			*angle = 1.5 * M_PI;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	4a71      	ldr	r2, [pc, #452]	; (8002104 <localize+0x5f4>)
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	e08e      	b.n	8002062 <localize+0x552>
		}
	} else if (vector1.y == 0) {
 8001f44:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001f48:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f50:	d10f      	bne.n	8001f72 <localize+0x462>
		if (vector1.x >= 0) {
 8001f52:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5e:	db04      	blt.n	8001f6a <localize+0x45a>
			*angle = 0;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	e07b      	b.n	8002062 <localize+0x552>
		} else {
			*angle = M_PI;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	4a66      	ldr	r2, [pc, #408]	; (8002108 <localize+0x5f8>)
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	e077      	b.n	8002062 <localize+0x552>
		}
	} else {
		*angle = fabs(atan(vector1.y / vector1.x));
 8001f72:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001f76:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f7a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001f7e:	ee16 0a90 	vmov	r0, s13
 8001f82:	f7fe fae9 	bl	8000558 <__aeabi_f2d>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	ec43 2b10 	vmov	d0, r2, r3
 8001f8e:	f00a fe53 	bl	800cc38 <atan>
 8001f92:	ec53 2b10 	vmov	r2, r3, d0
 8001f96:	4610      	mov	r0, r2
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f7fe fe2d 	bl	8000bf8 <__aeabi_d2f>
 8001f9e:	ee07 0a90 	vmov	s15, r0
 8001fa2:	eef0 7ae7 	vabs.f32	s15, s15
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	edc3 7a00 	vstr	s15, [r3]
		if (vector1.x < 0 && vector1.y < 0) {
 8001fac:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001fb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb8:	d51a      	bpl.n	8001ff0 <localize+0x4e0>
 8001fba:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001fbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc6:	d513      	bpl.n	8001ff0 <localize+0x4e0>
			*angle = M_PI + *angle;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fac3 	bl	8000558 <__aeabi_f2d>
 8001fd2:	a347      	add	r3, pc, #284	; (adr r3, 80020f0 <localize+0x5e0>)
 8001fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd8:	f7fe f960 	bl	800029c <__adddf3>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f7fe fe08 	bl	8000bf8 <__aeabi_d2f>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	e038      	b.n	8002062 <localize+0x552>
		} else if (vector1.x < 0) {
 8001ff0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001ff4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffc:	d515      	bpl.n	800202a <localize+0x51a>
			*angle = M_PI - *angle;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f7fe faa8 	bl	8000558 <__aeabi_f2d>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	a138      	add	r1, pc, #224	; (adr r1, 80020f0 <localize+0x5e0>)
 800200e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002012:	f7fe f941 	bl	8000298 <__aeabi_dsub>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f7fe fdeb 	bl	8000bf8 <__aeabi_d2f>
 8002022:	4602      	mov	r2, r0
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	e01b      	b.n	8002062 <localize+0x552>
		} else if (vector1.y < 0) {
 800202a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800202e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002036:	d514      	bpl.n	8002062 <localize+0x552>
			*angle = 2.0 * M_PI - *angle;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe fa8b 	bl	8000558 <__aeabi_f2d>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	a12c      	add	r1, pc, #176	; (adr r1, 80020f8 <localize+0x5e8>)
 8002048:	e9d1 0100 	ldrd	r0, r1, [r1]
 800204c:	f7fe f924 	bl	8000298 <__aeabi_dsub>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4610      	mov	r0, r2
 8002056:	4619      	mov	r1, r3
 8002058:	f7fe fdce 	bl	8000bf8 <__aeabi_d2f>
 800205c:	4602      	mov	r2, r0
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	601a      	str	r2, [r3, #0]
		}
	}

	// calculate for matrix directions
	float dir = vector1.x * vector2.y - vector1.y * vector2.x;
 8002062:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002066:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800206a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800206e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8002072:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002076:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800207a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800207e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	if (dir < 0) {
 8002082:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002086:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800208a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208e:	d516      	bpl.n	80020be <localize+0x5ae>
		*angle = *angle + M_PI;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fa5f 	bl	8000558 <__aeabi_f2d>
 800209a:	a315      	add	r3, pc, #84	; (adr r3, 80020f0 <localize+0x5e0>)
 800209c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a0:	f7fe f8fc 	bl	800029c <__adddf3>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	4610      	mov	r0, r2
 80020aa:	4619      	mov	r1, r3
 80020ac:	f7fe fda4 	bl	8000bf8 <__aeabi_d2f>
 80020b0:	4602      	mov	r2, r0
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	601a      	str	r2, [r3, #0]
		dir = -1.0;
 80020b6:	4b15      	ldr	r3, [pc, #84]	; (800210c <localize+0x5fc>)
 80020b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80020bc:	e003      	b.n	80020c6 <localize+0x5b6>
	} else {
		dir = 1.0;
 80020be:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80020c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	}

	// create 9 points
	float X[] = { 10.0, 30.0, 50.0 };
 80020c6:	4a12      	ldr	r2, [pc, #72]	; (8002110 <localize+0x600>)
 80020c8:	f107 031c 	add.w	r3, r7, #28
 80020cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80020ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float Y[] = { 10.0, 25.0, 40.0 };
 80020d2:	4a10      	ldr	r2, [pc, #64]	; (8002114 <localize+0x604>)
 80020d4:	f107 0310 	add.w	r3, r7, #16
 80020d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80020da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (int i = 0; i < 3; i++) {
 80020de:	2300      	movs	r3, #0
 80020e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80020e4:	e0e1      	b.n	80022aa <localize+0x79a>
		for (int j = 0; j < 3; j++) {
 80020e6:	2300      	movs	r3, #0
 80020e8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80020ea:	e0d5      	b.n	8002298 <localize+0x788>
 80020ec:	f3af 8000 	nop.w
 80020f0:	54442d18 	.word	0x54442d18
 80020f4:	400921fb 	.word	0x400921fb
 80020f8:	54442d18 	.word	0x54442d18
 80020fc:	401921fb 	.word	0x401921fb
 8002100:	3fc90fdb 	.word	0x3fc90fdb
 8002104:	4096cbe4 	.word	0x4096cbe4
 8002108:	40490fdb 	.word	0x40490fdb
 800210c:	bf800000 	.word	0xbf800000
 8002110:	0800e298 	.word	0x0800e298
 8002114:	0800e2a4 	.word	0x0800e2a4
			double angleValue = (double) (*angle);  // Dereference and convert to double
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f7fe fa1b 	bl	8000558 <__aeabi_f2d>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
			outputs[i * 3 + j].x = origin->x + X[i] * dir * cos(angleValue) - Y[j] * sin(angleValue);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7fe fa12 	bl	8000558 <__aeabi_f2d>
 8002134:	4604      	mov	r4, r0
 8002136:	460d      	mov	r5, r1
 8002138:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	3388      	adds	r3, #136	; 0x88
 8002140:	443b      	add	r3, r7
 8002142:	3b6c      	subs	r3, #108	; 0x6c
 8002144:	ed93 7a00 	vldr	s14, [r3]
 8002148:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800214c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002150:	ee17 0a90 	vmov	r0, s15
 8002154:	f7fe fa00 	bl	8000558 <__aeabi_f2d>
 8002158:	4680      	mov	r8, r0
 800215a:	4689      	mov	r9, r1
 800215c:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8002160:	f00a ff0a 	bl	800cf78 <cos>
 8002164:	ec53 2b10 	vmov	r2, r3, d0
 8002168:	4640      	mov	r0, r8
 800216a:	4649      	mov	r1, r9
 800216c:	f7fe fa4c 	bl	8000608 <__aeabi_dmul>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4620      	mov	r0, r4
 8002176:	4629      	mov	r1, r5
 8002178:	f7fe f890 	bl	800029c <__adddf3>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4690      	mov	r8, r2
 8002182:	4699      	mov	r9, r3
 8002184:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	3388      	adds	r3, #136	; 0x88
 800218a:	443b      	add	r3, r7
 800218c:	3b78      	subs	r3, #120	; 0x78
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f7fe f9e1 	bl	8000558 <__aeabi_f2d>
 8002196:	4604      	mov	r4, r0
 8002198:	460d      	mov	r5, r1
 800219a:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 800219e:	f00a ff4b 	bl	800d038 <sin>
 80021a2:	ec53 2b10 	vmov	r2, r3, d0
 80021a6:	4620      	mov	r0, r4
 80021a8:	4629      	mov	r1, r5
 80021aa:	f7fe fa2d 	bl	8000608 <__aeabi_dmul>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4640      	mov	r0, r8
 80021b4:	4649      	mov	r1, r9
 80021b6:	f7fe f86f 	bl	8000298 <__aeabi_dsub>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	4610      	mov	r0, r2
 80021c0:	4619      	mov	r1, r3
 80021c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80021c6:	4613      	mov	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	441a      	add	r2, r3
 80021cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80021ce:	4413      	add	r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	18d4      	adds	r4, r2, r3
 80021d6:	f7fe fd0f 	bl	8000bf8 <__aeabi_d2f>
 80021da:	4603      	mov	r3, r0
 80021dc:	6023      	str	r3, [r4, #0]
			outputs[i * 3 + j].y = origin->y + X[i] * dir * sin(angleValue) + Y[j] * cos(angleValue);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f9b8 	bl	8000558 <__aeabi_f2d>
 80021e8:	4604      	mov	r4, r0
 80021ea:	460d      	mov	r5, r1
 80021ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	3388      	adds	r3, #136	; 0x88
 80021f4:	443b      	add	r3, r7
 80021f6:	3b6c      	subs	r3, #108	; 0x6c
 80021f8:	ed93 7a00 	vldr	s14, [r3]
 80021fc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002204:	ee17 0a90 	vmov	r0, s15
 8002208:	f7fe f9a6 	bl	8000558 <__aeabi_f2d>
 800220c:	4680      	mov	r8, r0
 800220e:	4689      	mov	r9, r1
 8002210:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8002214:	f00a ff10 	bl	800d038 <sin>
 8002218:	ec53 2b10 	vmov	r2, r3, d0
 800221c:	4640      	mov	r0, r8
 800221e:	4649      	mov	r1, r9
 8002220:	f7fe f9f2 	bl	8000608 <__aeabi_dmul>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	4620      	mov	r0, r4
 800222a:	4629      	mov	r1, r5
 800222c:	f7fe f836 	bl	800029c <__adddf3>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4690      	mov	r8, r2
 8002236:	4699      	mov	r9, r3
 8002238:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	3388      	adds	r3, #136	; 0x88
 800223e:	443b      	add	r3, r7
 8002240:	3b78      	subs	r3, #120	; 0x78
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe f987 	bl	8000558 <__aeabi_f2d>
 800224a:	4604      	mov	r4, r0
 800224c:	460d      	mov	r5, r1
 800224e:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8002252:	f00a fe91 	bl	800cf78 <cos>
 8002256:	ec53 2b10 	vmov	r2, r3, d0
 800225a:	4620      	mov	r0, r4
 800225c:	4629      	mov	r1, r5
 800225e:	f7fe f9d3 	bl	8000608 <__aeabi_dmul>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	4640      	mov	r0, r8
 8002268:	4649      	mov	r1, r9
 800226a:	f7fe f817 	bl	800029c <__adddf3>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	4610      	mov	r0, r2
 8002274:	4619      	mov	r1, r3
 8002276:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800227a:	4613      	mov	r3, r2
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	441a      	add	r2, r3
 8002280:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002282:	4413      	add	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	68ba      	ldr	r2, [r7, #8]
 8002288:	18d4      	adds	r4, r2, r3
 800228a:	f7fe fcb5 	bl	8000bf8 <__aeabi_d2f>
 800228e:	4603      	mov	r3, r0
 8002290:	6063      	str	r3, [r4, #4]
		for (int j = 0; j < 3; j++) {
 8002292:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002294:	3301      	adds	r3, #1
 8002296:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002298:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800229a:	2b02      	cmp	r3, #2
 800229c:	f77f af3c 	ble.w	8002118 <localize+0x608>
	for (int i = 0; i < 3; i++) {
 80022a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022a4:	3301      	adds	r3, #1
 80022a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80022aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	f77f af19 	ble.w	80020e6 <localize+0x5d6>
		}
	}

	// dirty fix for angle error
	if (dir < 0){
 80022b4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80022b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c0:	d400      	bmi.n	80022c4 <localize+0x7b4>
		*angle = *angle - M_PI;
	}
}
 80022c2:	e012      	b.n	80022ea <localize+0x7da>
		*angle = *angle - M_PI;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe f945 	bl	8000558 <__aeabi_f2d>
 80022ce:	a30a      	add	r3, pc, #40	; (adr r3, 80022f8 <localize+0x7e8>)
 80022d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d4:	f7fd ffe0 	bl	8000298 <__aeabi_dsub>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	f7fe fc8a 	bl	8000bf8 <__aeabi_d2f>
 80022e4:	4602      	mov	r2, r0
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	601a      	str	r2, [r3, #0]
}
 80022ea:	bf00      	nop
 80022ec:	3788      	adds	r7, #136	; 0x88
 80022ee:	46bd      	mov	sp, r7
 80022f0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80022f4:	f3af 8000 	nop.w
 80022f8:	54442d18 	.word	0x54442d18
 80022fc:	400921fb 	.word	0x400921fb

08002300 <subtractCoordinates>:

Coordinate subtractCoordinates(Coordinate coord1, Coordinate coord2) {
 8002300:	b480      	push	{r7}
 8002302:	b08b      	sub	sp, #44	; 0x2c
 8002304:	af00      	add	r7, sp, #0
 8002306:	eeb0 6a40 	vmov.f32	s12, s0
 800230a:	eef0 6a60 	vmov.f32	s13, s1
 800230e:	eeb0 7a41 	vmov.f32	s14, s2
 8002312:	eef0 7a61 	vmov.f32	s15, s3
 8002316:	ed87 6a04 	vstr	s12, [r7, #16]
 800231a:	edc7 6a05 	vstr	s13, [r7, #20]
 800231e:	ed87 7a02 	vstr	s14, [r7, #8]
 8002322:	edc7 7a03 	vstr	s15, [r7, #12]
	Coordinate result;
	result.x = coord1.x - coord2.x;
 8002326:	ed97 7a04 	vldr	s14, [r7, #16]
 800232a:	edd7 7a02 	vldr	s15, [r7, #8]
 800232e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002332:	edc7 7a06 	vstr	s15, [r7, #24]
	result.y = coord1.y - coord2.y;
 8002336:	ed97 7a05 	vldr	s14, [r7, #20]
 800233a:	edd7 7a03 	vldr	s15, [r7, #12]
 800233e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002342:	edc7 7a07 	vstr	s15, [r7, #28]
	return result;
 8002346:	f107 0320 	add.w	r3, r7, #32
 800234a:	f107 0218 	add.w	r2, r7, #24
 800234e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002352:	e883 0003 	stmia.w	r3, {r0, r1}
 8002356:	6a3a      	ldr	r2, [r7, #32]
 8002358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235a:	ee07 2a10 	vmov	s14, r2
 800235e:	ee07 3a90 	vmov	s15, r3
}
 8002362:	eeb0 0a47 	vmov.f32	s0, s14
 8002366:	eef0 0a67 	vmov.f32	s1, s15
 800236a:	372c      	adds	r7, #44	; 0x2c
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <calculateNorm>:

float calculateNorm(Coordinate coord) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	eeb0 7a40 	vmov.f32	s14, s0
 800237e:	eef0 7a60 	vmov.f32	s15, s1
 8002382:	ed87 7a00 	vstr	s14, [r7]
 8002386:	edc7 7a01 	vstr	s15, [r7, #4]
	float norm = sqrt(coord.x * coord.x + coord.y * coord.y);
 800238a:	ed97 7a00 	vldr	s14, [r7]
 800238e:	edd7 7a00 	vldr	s15, [r7]
 8002392:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002396:	edd7 6a01 	vldr	s13, [r7, #4]
 800239a:	edd7 7a01 	vldr	s15, [r7, #4]
 800239e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a6:	ee17 0a90 	vmov	r0, s15
 80023aa:	f7fe f8d5 	bl	8000558 <__aeabi_f2d>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	ec43 2b10 	vmov	d0, r2, r3
 80023b6:	f00a fe97 	bl	800d0e8 <sqrt>
 80023ba:	ec53 2b10 	vmov	r2, r3, d0
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	f7fe fc19 	bl	8000bf8 <__aeabi_d2f>
 80023c6:	4603      	mov	r3, r0
 80023c8:	60fb      	str	r3, [r7, #12]
	return norm;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	ee07 3a90 	vmov	s15, r3
}
 80023d0:	eeb0 0a67 	vmov.f32	s0, s15
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <negateCoordinate>:

Coordinate negateCoordinate(Coordinate coord) {
 80023da:	b480      	push	{r7}
 80023dc:	b089      	sub	sp, #36	; 0x24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	eeb0 7a40 	vmov.f32	s14, s0
 80023e4:	eef0 7a60 	vmov.f32	s15, s1
 80023e8:	ed87 7a02 	vstr	s14, [r7, #8]
 80023ec:	edc7 7a03 	vstr	s15, [r7, #12]
	Coordinate result;
	result.x = -coord.x;
 80023f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80023f4:	eef1 7a67 	vneg.f32	s15, s15
 80023f8:	edc7 7a04 	vstr	s15, [r7, #16]
	result.y = -coord.y;
 80023fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002400:	eef1 7a67 	vneg.f32	s15, s15
 8002404:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 8002408:	f107 0318 	add.w	r3, r7, #24
 800240c:	f107 0210 	add.w	r2, r7, #16
 8002410:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002414:	e883 0003 	stmia.w	r3, {r0, r1}
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	ee07 2a10 	vmov	s14, r2
 8002420:	ee07 3a90 	vmov	s15, r3
}
 8002424:	eeb0 0a47 	vmov.f32	s0, s14
 8002428:	eef0 0a67 	vmov.f32	s1, s15
 800242c:	3724      	adds	r7, #36	; 0x24
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
	...

08002438 <modbus_heartbeat_handler>:
void modbus_heartbeat_handler(u16u8_t *registerFrame, MB *variables);
void modbus_data_sync(u16u8_t *registerFrame, MB *variables);

// USER CODE ======================================================================================

void modbus_heartbeat_handler(u16u8_t *registerFrame, MB *variables) {
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
	static int8_t fail = 0;
	static uint32_t timestamp = 0;
	if (HAL_GetTick() >= timestamp) {
 8002442:	f001 f845 	bl	80034d0 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	4b1a      	ldr	r3, [pc, #104]	; (80024b4 <modbus_heartbeat_handler+0x7c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	429a      	cmp	r2, r3
 800244e:	d32c      	bcc.n	80024aa <modbus_heartbeat_handler+0x72>
		timestamp = HAL_GetTick() + 200;
 8002450:	f001 f83e 	bl	80034d0 <HAL_GetTick>
 8002454:	4603      	mov	r3, r0
 8002456:	33c8      	adds	r3, #200	; 0xc8
 8002458:	4a16      	ldr	r2, [pc, #88]	; (80024b4 <modbus_heartbeat_handler+0x7c>)
 800245a:	6013      	str	r3, [r2, #0]

		// check if the base system send heartbeat
		if (registerFrame[0].U16 == 18537) {
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	f644 0269 	movw	r2, #18537	; 0x4869
 8002464:	4293      	cmp	r3, r2
 8002466:	d106      	bne.n	8002476 <modbus_heartbeat_handler+0x3e>
			// success
			variables->heartbeat = 1;
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	2201      	movs	r2, #1
 800246c:	849a      	strh	r2, [r3, #36]	; 0x24
			fail = 0;
 800246e:	4b12      	ldr	r3, [pc, #72]	; (80024b8 <modbus_heartbeat_handler+0x80>)
 8002470:	2200      	movs	r2, #0
 8002472:	701a      	strb	r2, [r3, #0]
 8002474:	e015      	b.n	80024a2 <modbus_heartbeat_handler+0x6a>
		} else {
			// fail, count failure
			if (fail < 126) {
 8002476:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <modbus_heartbeat_handler+0x80>)
 8002478:	f993 3000 	ldrsb.w	r3, [r3]
 800247c:	2b7d      	cmp	r3, #125	; 0x7d
 800247e:	dc08      	bgt.n	8002492 <modbus_heartbeat_handler+0x5a>
				fail++;
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <modbus_heartbeat_handler+0x80>)
 8002482:	f993 3000 	ldrsb.w	r3, [r3]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	3301      	adds	r3, #1
 800248a:	b2db      	uxtb	r3, r3
 800248c:	b25a      	sxtb	r2, r3
 800248e:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <modbus_heartbeat_handler+0x80>)
 8002490:	701a      	strb	r2, [r3, #0]
			}
			// if fail is too high then system is disconnected
			if (fail > 9) {
 8002492:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <modbus_heartbeat_handler+0x80>)
 8002494:	f993 3000 	ldrsb.w	r3, [r3]
 8002498:	2b09      	cmp	r3, #9
 800249a:	dd02      	ble.n	80024a2 <modbus_heartbeat_handler+0x6a>
				variables->heartbeat = 0;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	2200      	movs	r2, #0
 80024a0:	849a      	strh	r2, [r3, #36]	; 0x24
			}
		}

		// set heartbeat for base system to see
		registerFrame[0].U16 = 22881;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f645 1261 	movw	r2, #22881	; 0x5961
 80024a8:	801a      	strh	r2, [r3, #0]
	}
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000aa0 	.word	0x20000aa0
 80024b8:	20000aa4 	.word	0x20000aa4

080024bc <modbus_data_sync>:

void modbus_data_sync(u16u8_t *registerFrame, MB *variables) {
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
	// report data back to base system
	registerFrame[0x10].U16 = variables->y_moving_status;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3320      	adds	r3, #32
 80024d0:	b292      	uxth	r2, r2
 80024d2:	801a      	strh	r2, [r3, #0]
	registerFrame[0x11].U16 = variables->y_actual_position;
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3322      	adds	r3, #34	; 0x22
 80024de:	b292      	uxth	r2, r2
 80024e0:	801a      	strh	r2, [r3, #0]
	registerFrame[0x12].U16 = variables->y_actual_speed;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3324      	adds	r3, #36	; 0x24
 80024ec:	b292      	uxth	r2, r2
 80024ee:	801a      	strh	r2, [r3, #0]
	registerFrame[0x13].U16 = variables->y_actual_acceleration;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	3326      	adds	r3, #38	; 0x26
 80024fa:	b292      	uxth	r2, r2
 80024fc:	801a      	strh	r2, [r3, #0]
	registerFrame[0x20].U16 = variables->pick_tray_origin_x;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3340      	adds	r3, #64	; 0x40
 8002508:	b292      	uxth	r2, r2
 800250a:	801a      	strh	r2, [r3, #0]
	registerFrame[0x21].U16 = variables->pick_tray_origin_y;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3342      	adds	r3, #66	; 0x42
 8002516:	b292      	uxth	r2, r2
 8002518:	801a      	strh	r2, [r3, #0]
	registerFrame[0x22].U16 = variables->pick_tray_orientation;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3344      	adds	r3, #68	; 0x44
 8002524:	b292      	uxth	r2, r2
 8002526:	801a      	strh	r2, [r3, #0]
	registerFrame[0x23].U16 = variables->place_tray_origin_x;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3346      	adds	r3, #70	; 0x46
 8002532:	b292      	uxth	r2, r2
 8002534:	801a      	strh	r2, [r3, #0]
	registerFrame[0x24].U16 = variables->place_tray_origin_y;
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3348      	adds	r3, #72	; 0x48
 8002540:	b292      	uxth	r2, r2
 8002542:	801a      	strh	r2, [r3, #0]
	registerFrame[0x25].U16 = variables->place_tray_orientation;
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	334a      	adds	r3, #74	; 0x4a
 800254e:	b292      	uxth	r2, r2
 8002550:	801a      	strh	r2, [r3, #0]
	registerFrame[0x41].U16 = variables->x_target_position;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	f9b3 201e 	ldrsh.w	r2, [r3, #30]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	3382      	adds	r3, #130	; 0x82
 800255c:	b292      	uxth	r2, r2
 800255e:	801a      	strh	r2, [r3, #0]
	registerFrame[0x42].U16 = variables->x_target_speed;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3384      	adds	r3, #132	; 0x84
 800256a:	b292      	uxth	r2, r2
 800256c:	801a      	strh	r2, [r3, #0]
	registerFrame[0x43].U16 = variables->x_target_acceleration_time;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	; 0x22
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3386      	adds	r3, #134	; 0x86
 8002578:	b292      	uxth	r2, r2
 800257a:	801a      	strh	r2, [r3, #0]

	// get data from base system
	variables->goal_point_x = registerFrame[0x30].U16;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3360      	adds	r3, #96	; 0x60
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	b21a      	sxth	r2, r3
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	805a      	strh	r2, [r3, #2]
	variables->goal_point_y = registerFrame[0x31].U16;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3362      	adds	r3, #98	; 0x62
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	b21a      	sxth	r2, r3
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	809a      	strh	r2, [r3, #4]
	variables->x_actual_position = registerFrame[0x44].U16;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3388      	adds	r3, #136	; 0x88
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	b21a      	sxth	r2, r3
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	80da      	strh	r2, [r3, #6]
	variables->x_actual_speed = registerFrame[0x45].U16;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	338a      	adds	r3, #138	; 0x8a
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	b21a      	sxth	r2, r3
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	811a      	strh	r2, [r3, #8]

	static int16_t base_system_status_master_temp;
	if (base_system_status_master_temp != registerFrame[0x01].U16) {
 80025ac:	4b3f      	ldr	r3, [pc, #252]	; (80026ac <modbus_data_sync+0x1f0>)
 80025ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025b2:	461a      	mov	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	3302      	adds	r3, #2
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d00a      	beq.n	80025d4 <modbus_data_sync+0x118>
		variables->base_system_status = registerFrame[0x01].U16;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3302      	adds	r3, #2
 80025c2:	881b      	ldrh	r3, [r3, #0]
 80025c4:	b21a      	sxth	r2, r3
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	801a      	strh	r2, [r3, #0]
		base_system_status_master_temp = variables->base_system_status;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025d0:	4b36      	ldr	r3, [pc, #216]	; (80026ac <modbus_data_sync+0x1f0>)
 80025d2:	801a      	strh	r2, [r3, #0]
	}

	// update read/write variable
	static int16_t end_effector_status_slave_temp;
	static int16_t end_effector_status_master_temp;
	if (end_effector_status_master_temp != registerFrame[0x02].U16) {
 80025d4:	4b36      	ldr	r3, [pc, #216]	; (80026b0 <modbus_data_sync+0x1f4>)
 80025d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025da:	461a      	mov	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3304      	adds	r3, #4
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d010      	beq.n	8002608 <modbus_data_sync+0x14c>
		// there is an update from master
		variables->end_effector_status = registerFrame[0x02].U16;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3304      	adds	r3, #4
 80025ea:	881b      	ldrh	r3, [r3, #0]
 80025ec:	b21a      	sxth	r2, r3
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	84da      	strh	r2, [r3, #38]	; 0x26
		end_effector_status_master_temp = variables->end_effector_status;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 80025f8:	4b2d      	ldr	r3, [pc, #180]	; (80026b0 <modbus_data_sync+0x1f4>)
 80025fa:	801a      	strh	r2, [r3, #0]
		end_effector_status_slave_temp = variables->end_effector_status;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002602:	4b2c      	ldr	r3, [pc, #176]	; (80026b4 <modbus_data_sync+0x1f8>)
 8002604:	801a      	strh	r2, [r3, #0]
 8002606:	e018      	b.n	800263a <modbus_data_sync+0x17e>
	} else if (end_effector_status_slave_temp != variables->end_effector_status) {
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 800260e:	4b29      	ldr	r3, [pc, #164]	; (80026b4 <modbus_data_sync+0x1f8>)
 8002610:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002614:	429a      	cmp	r2, r3
 8002616:	d010      	beq.n	800263a <modbus_data_sync+0x17e>
		// there is an update locally
		registerFrame[0x02].U16 = variables->end_effector_status;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3304      	adds	r3, #4
 8002622:	b292      	uxth	r2, r2
 8002624:	801a      	strh	r2, [r3, #0]
		end_effector_status_slave_temp = variables->end_effector_status;
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 800262c:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <modbus_data_sync+0x1f8>)
 800262e:	801a      	strh	r2, [r3, #0]
		end_effector_status_master_temp = variables->end_effector_status;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002636:	4b1e      	ldr	r3, [pc, #120]	; (80026b0 <modbus_data_sync+0x1f4>)
 8002638:	801a      	strh	r2, [r3, #0]
	}
	static int16_t x_moving_status_slave_temp;
	static int16_t x_moving_status_master_temp;
	if (x_moving_status_master_temp != registerFrame[0x40].U16) {
 800263a:	4b1f      	ldr	r3, [pc, #124]	; (80026b8 <modbus_data_sync+0x1fc>)
 800263c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002640:	461a      	mov	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	3380      	adds	r3, #128	; 0x80
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d010      	beq.n	800266e <modbus_data_sync+0x1b2>
		// there is an update from master
		variables->x_moving_status = registerFrame[0x40].U16;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3380      	adds	r3, #128	; 0x80
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	b21a      	sxth	r2, r3
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	851a      	strh	r2, [r3, #40]	; 0x28
		x_moving_status_master_temp = variables->x_moving_status;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <modbus_data_sync+0x1fc>)
 8002660:	801a      	strh	r2, [r3, #0]
		x_moving_status_slave_temp = variables->x_moving_status;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002668:	4b14      	ldr	r3, [pc, #80]	; (80026bc <modbus_data_sync+0x200>)
 800266a:	801a      	strh	r2, [r3, #0]
		// there is an update locally
		registerFrame[0x40].U16 = variables->x_moving_status;
		x_moving_status_slave_temp = variables->x_moving_status;
		x_moving_status_master_temp = variables->x_moving_status;
	}
}
 800266c:	e018      	b.n	80026a0 <modbus_data_sync+0x1e4>
	} else if (x_moving_status_slave_temp != variables->x_moving_status) {
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002674:	4b11      	ldr	r3, [pc, #68]	; (80026bc <modbus_data_sync+0x200>)
 8002676:	f9b3 3000 	ldrsh.w	r3, [r3]
 800267a:	429a      	cmp	r2, r3
 800267c:	d010      	beq.n	80026a0 <modbus_data_sync+0x1e4>
		registerFrame[0x40].U16 = variables->x_moving_status;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3380      	adds	r3, #128	; 0x80
 8002688:	b292      	uxth	r2, r2
 800268a:	801a      	strh	r2, [r3, #0]
		x_moving_status_slave_temp = variables->x_moving_status;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002692:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <modbus_data_sync+0x200>)
 8002694:	801a      	strh	r2, [r3, #0]
		x_moving_status_master_temp = variables->x_moving_status;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 800269c:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <modbus_data_sync+0x1fc>)
 800269e:	801a      	strh	r2, [r3, #0]
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	20000aa6 	.word	0x20000aa6
 80026b0:	20000aa8 	.word	0x20000aa8
 80026b4:	20000aaa 	.word	0x20000aaa
 80026b8:	20000aac 	.word	0x20000aac
 80026bc:	20000aae 	.word	0x20000aae

080026c0 <main_logic>:
void end_effector_handler();
void end_effector_gripper(MB variables, uint8_t mode);	// 0 pick, 1 place

// USER CODE ======================================================================================

void main_logic(MB variables) {
 80026c0:	b084      	sub	sp, #16
 80026c2:	b5b0      	push	{r4, r5, r7, lr}
 80026c4:	b088      	sub	sp, #32
 80026c6:	af08      	add	r7, sp, #32
 80026c8:	f107 0410 	add.w	r4, r7, #16
 80026cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	end_effector_handler(variables);
 80026d0:	466c      	mov	r4, sp
 80026d2:	f107 0520 	add.w	r5, r7, #32
 80026d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80026de:	c403      	stmia	r4!, {r0, r1}
 80026e0:	8022      	strh	r2, [r4, #0]
 80026e2:	f107 0310 	add.w	r3, r7, #16
 80026e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026e8:	f000 f806 	bl	80026f8 <end_effector_handler>
}
 80026ec:	bf00      	nop
 80026ee:	46bd      	mov	sp, r7
 80026f0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80026f4:	b004      	add	sp, #16
 80026f6:	4770      	bx	lr

080026f8 <end_effector_handler>:

void end_effector_handler(MB variables) {
 80026f8:	b084      	sub	sp, #16
 80026fa:	b5b0      	push	{r4, r5, r7, lr}
 80026fc:	b088      	sub	sp, #32
 80026fe:	af08      	add	r7, sp, #32
 8002700:	f107 0410 	add.w	r4, r7, #16
 8002704:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		// laser off
		// TODO insert laser off command here
	}

	// handle base system pick/place
	if (variables.end_effector_status & 0b0100) {
 8002708:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800270c:	b29b      	uxth	r3, r3
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	2b00      	cmp	r3, #0
 8002714:	d010      	beq.n	8002738 <end_effector_handler+0x40>
		// gripper pick
		end_effector_gripper(variables, 0);
 8002716:	2300      	movs	r3, #0
 8002718:	9307      	str	r3, [sp, #28]
 800271a:	466c      	mov	r4, sp
 800271c:	f107 0520 	add.w	r5, r7, #32
 8002720:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002722:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002724:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002728:	c403      	stmia	r4!, {r0, r1}
 800272a:	8022      	strh	r2, [r4, #0]
 800272c:	f107 0310 	add.w	r3, r7, #16
 8002730:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002732:	f000 f81e 	bl	8002772 <end_effector_gripper>
	} else if (variables.end_effector_status & 0b1000) {
		// gripper place
		end_effector_gripper(variables, 1);
	}
}
 8002736:	e016      	b.n	8002766 <end_effector_handler+0x6e>
	} else if (variables.end_effector_status & 0b1000) {
 8002738:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800273c:	b29b      	uxth	r3, r3
 800273e:	f003 0308 	and.w	r3, r3, #8
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00f      	beq.n	8002766 <end_effector_handler+0x6e>
		end_effector_gripper(variables, 1);
 8002746:	2301      	movs	r3, #1
 8002748:	9307      	str	r3, [sp, #28]
 800274a:	466c      	mov	r4, sp
 800274c:	f107 0520 	add.w	r5, r7, #32
 8002750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002754:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002758:	c403      	stmia	r4!, {r0, r1}
 800275a:	8022      	strh	r2, [r4, #0]
 800275c:	f107 0310 	add.w	r3, r7, #16
 8002760:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002762:	f000 f806 	bl	8002772 <end_effector_gripper>
}
 8002766:	bf00      	nop
 8002768:	46bd      	mov	sp, r7
 800276a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800276e:	b004      	add	sp, #16
 8002770:	4770      	bx	lr

08002772 <end_effector_gripper>:

void end_effector_gripper(MB variables, uint8_t mode) {
 8002772:	b084      	sub	sp, #16
 8002774:	b490      	push	{r4, r7}
 8002776:	af00      	add	r7, sp, #0
 8002778:	f107 0408 	add.w	r4, r7, #8
 800277c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if ((variables.end_effector_status & 0b0010) == 0) {
 8002780:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8002784:	b29b      	uxth	r3, r3
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d01d      	beq.n	80027ca <end_effector_gripper+0x58>
		return;
	}

	if (!mode) {
 800278e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10c      	bne.n	80027b0 <end_effector_gripper+0x3e>
		// pick
		variables.end_effector_status |= 0b0100;
 8002796:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800279a:	f043 0304 	orr.w	r3, r3, #4
 800279e:	b21b      	sxth	r3, r3
 80027a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		// TODO insert I2C pick command here
		variables.end_effector_status &= 0b1011;
 80027a2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80027a6:	f003 030b 	and.w	r3, r3, #11
 80027aa:	b21b      	sxth	r3, r3
 80027ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80027ae:	e00d      	b.n	80027cc <end_effector_gripper+0x5a>
	} else {
		// place
		variables.end_effector_status |= 0b1000;
 80027b0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80027b4:	f043 0308 	orr.w	r3, r3, #8
 80027b8:	b21b      	sxth	r3, r3
 80027ba:	85fb      	strh	r3, [r7, #46]	; 0x2e
		// TODO insert I2C place command here
		variables.end_effector_status &= 0b0111;
 80027bc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	b21b      	sxth	r3, r3
 80027c6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80027c8:	e000      	b.n	80027cc <end_effector_gripper+0x5a>
		return;
 80027ca:	bf00      	nop
	}
}
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bc90      	pop	{r4, r7}
 80027d0:	b004      	add	sp, #16
 80027d2:	4770      	bx	lr

080027d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80027d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027d6:	b089      	sub	sp, #36	; 0x24
 80027d8:	af08      	add	r7, sp, #32
	/* USER CODE BEGIN 1 */

	MBvariables.x_target_acceleration_time = 1;
 80027da:	4b3d      	ldr	r3, [pc, #244]	; (80028d0 <main+0xfc>)
 80027dc:	2201      	movs	r2, #1
 80027de:	845a      	strh	r2, [r3, #34]	; 0x22
	MBvariables.x_target_speed = 3000;
 80027e0:	4b3b      	ldr	r3, [pc, #236]	; (80028d0 <main+0xfc>)
 80027e2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80027e6:	841a      	strh	r2, [r3, #32]

	corners[0].x = -68.0;
 80027e8:	4b3a      	ldr	r3, [pc, #232]	; (80028d4 <main+0x100>)
 80027ea:	4a3b      	ldr	r2, [pc, #236]	; (80028d8 <main+0x104>)
 80027ec:	601a      	str	r2, [r3, #0]
	corners[0].y = 7.1;
 80027ee:	4b39      	ldr	r3, [pc, #228]	; (80028d4 <main+0x100>)
 80027f0:	4a3a      	ldr	r2, [pc, #232]	; (80028dc <main+0x108>)
 80027f2:	605a      	str	r2, [r3, #4]
	corners[1].x = -29.4;
 80027f4:	4b37      	ldr	r3, [pc, #220]	; (80028d4 <main+0x100>)
 80027f6:	4a3a      	ldr	r2, [pc, #232]	; (80028e0 <main+0x10c>)
 80027f8:	609a      	str	r2, [r3, #8]
	corners[1].y = 52.7;
 80027fa:	4b36      	ldr	r3, [pc, #216]	; (80028d4 <main+0x100>)
 80027fc:	4a39      	ldr	r2, [pc, #228]	; (80028e4 <main+0x110>)
 80027fe:	60da      	str	r2, [r3, #12]
	corners[2].x = 8.2;
 8002800:	4b34      	ldr	r3, [pc, #208]	; (80028d4 <main+0x100>)
 8002802:	4a39      	ldr	r2, [pc, #228]	; (80028e8 <main+0x114>)
 8002804:	611a      	str	r2, [r3, #16]
	corners[2].y = 21.2;
 8002806:	4b33      	ldr	r3, [pc, #204]	; (80028d4 <main+0x100>)
 8002808:	4a38      	ldr	r2, [pc, #224]	; (80028ec <main+0x118>)
 800280a:	615a      	str	r2, [r3, #20]
	localize(corners, pick, &origin, &angle);
 800280c:	4b38      	ldr	r3, [pc, #224]	; (80028f0 <main+0x11c>)
 800280e:	4a39      	ldr	r2, [pc, #228]	; (80028f4 <main+0x120>)
 8002810:	4939      	ldr	r1, [pc, #228]	; (80028f8 <main+0x124>)
 8002812:	4830      	ldr	r0, [pc, #192]	; (80028d4 <main+0x100>)
 8002814:	f7ff f97c 	bl	8001b10 <localize>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002818:	f000 fdf4 	bl	8003404 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800281c:	f000 f880 	bl	8002920 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002820:	f7ff f806 	bl	8001830 <MX_GPIO_Init>
	MX_DMA_Init();
 8002824:	f7fe ffe4 	bl	80017f0 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8002828:	f000 fce0 	bl	80031ec <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800282c:	f7ff f88c 	bl	8001948 <MX_I2C1_Init>
	MX_TIM1_Init();
 8002830:	f000 fa44 	bl	8002cbc <MX_TIM1_Init>
	MX_TIM2_Init();
 8002834:	f000 fae2 	bl	8002dfc <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8002838:	f000 fcae 	bl	8003198 <MX_USART1_UART_Init>
	MX_ADC1_Init();
 800283c:	f7fe ff42 	bl	80016c4 <MX_ADC1_Init>
	MX_TIM9_Init();
 8002840:	f000 fb30 	bl	8002ea4 <MX_TIM9_Init>
	MX_TIM11_Init();
 8002844:	f000 fb68 	bl	8002f18 <MX_TIM11_Init>
	/* USER CODE BEGIN 2 */

	// start timer 1 in PWM for motor
	HAL_TIM_Base_Start(&htim1);
 8002848:	482c      	ldr	r0, [pc, #176]	; (80028fc <main+0x128>)
 800284a:	f002 fdb5 	bl	80053b8 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800284e:	2100      	movs	r1, #0
 8002850:	482a      	ldr	r0, [pc, #168]	; (80028fc <main+0x128>)
 8002852:	f002 ff39 	bl	80056c8 <HAL_TIM_PWM_Start>

	// Start timer in encoder mode
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8002856:	2104      	movs	r1, #4
 8002858:	4829      	ldr	r0, [pc, #164]	; (8002900 <main+0x12c>)
 800285a:	f003 f967 	bl	8005b2c <HAL_TIM_Encoder_Start>

	// Timer 9 Timer Interrupt (1000Hz)
	HAL_TIM_Base_Start_IT(&htim9);
 800285e:	4829      	ldr	r0, [pc, #164]	; (8002904 <main+0x130>)
 8002860:	f002 fe04 	bl	800546c <HAL_TIM_Base_Start_IT>

	// Initialize modbus
	hmodbus.huart = &huart2;
 8002864:	4b28      	ldr	r3, [pc, #160]	; (8002908 <main+0x134>)
 8002866:	4a29      	ldr	r2, [pc, #164]	; (800290c <main+0x138>)
 8002868:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 800286a:	4b27      	ldr	r3, [pc, #156]	; (8002908 <main+0x134>)
 800286c:	4a28      	ldr	r2, [pc, #160]	; (8002910 <main+0x13c>)
 800286e:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 8002870:	4b25      	ldr	r3, [pc, #148]	; (8002908 <main+0x134>)
 8002872:	2215      	movs	r2, #21
 8002874:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70;
 8002876:	4b24      	ldr	r3, [pc, #144]	; (8002908 <main+0x134>)
 8002878:	2246      	movs	r2, #70	; 0x46
 800287a:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, MBregisterFrame);
 800287c:	4925      	ldr	r1, [pc, #148]	; (8002914 <main+0x140>)
 800287e:	4822      	ldr	r0, [pc, #136]	; (8002908 <main+0x134>)
 8002880:	f7fe fc14 	bl	80010ac <Modbus_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		Modbus_Protocal_Worker();
 8002884:	f7fe fc9e 	bl	80011c4 <Modbus_Protocal_Worker>
		modbus_heartbeat_handler(MBregisterFrame, &MBvariables);
 8002888:	4911      	ldr	r1, [pc, #68]	; (80028d0 <main+0xfc>)
 800288a:	4822      	ldr	r0, [pc, #136]	; (8002914 <main+0x140>)
 800288c:	f7ff fdd4 	bl	8002438 <modbus_heartbeat_handler>
		modbus_data_sync(MBregisterFrame, &MBvariables);
 8002890:	490f      	ldr	r1, [pc, #60]	; (80028d0 <main+0xfc>)
 8002892:	4820      	ldr	r0, [pc, #128]	; (8002914 <main+0x140>)
 8002894:	f7ff fe12 	bl	80024bc <modbus_data_sync>
		QEIReadRaw = getRawPosition();
 8002898:	f7ff f92c 	bl	8001af4 <getRawPosition>
 800289c:	4603      	mov	r3, r0
 800289e:	4a1e      	ldr	r2, [pc, #120]	; (8002918 <main+0x144>)
 80028a0:	6013      	str	r3, [r2, #0]
		motor(voltage);
 80028a2:	4b1e      	ldr	r3, [pc, #120]	; (800291c <main+0x148>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	eeb0 0a67 	vmov.f32	s0, s15
 80028ac:	f7ff f8c2 	bl	8001a34 <motor>
		main_logic(MBvariables);
 80028b0:	4e07      	ldr	r6, [pc, #28]	; (80028d0 <main+0xfc>)
 80028b2:	466c      	mov	r4, sp
 80028b4:	f106 0510 	add.w	r5, r6, #16
 80028b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80028c0:	c403      	stmia	r4!, {r0, r1}
 80028c2:	8022      	strh	r2, [r4, #0]
 80028c4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80028c8:	f7ff fefa 	bl	80026c0 <main_logic>
		Modbus_Protocal_Worker();
 80028cc:	e7da      	b.n	8002884 <main+0xb0>
 80028ce:	bf00      	nop
 80028d0:	20000a74 	.word	0x20000a74
 80028d4:	200004a4 	.word	0x200004a4
 80028d8:	c2880000 	.word	0xc2880000
 80028dc:	40e33333 	.word	0x40e33333
 80028e0:	c1eb3333 	.word	0xc1eb3333
 80028e4:	4252cccd 	.word	0x4252cccd
 80028e8:	41033333 	.word	0x41033333
 80028ec:	41a9999a 	.word	0x41a9999a
 80028f0:	2000050c 	.word	0x2000050c
 80028f4:	20000504 	.word	0x20000504
 80028f8:	200004bc 	.word	0x200004bc
 80028fc:	20000ab4 	.word	0x20000ab4
 8002900:	20000b68 	.word	0x20000b68
 8002904:	20000c1c 	.word	0x20000c1c
 8002908:	20000510 	.word	0x20000510
 800290c:	20000df8 	.word	0x20000df8
 8002910:	20000cd0 	.word	0x20000cd0
 8002914:	200009e8 	.word	0x200009e8
 8002918:	2000049c 	.word	0x2000049c
 800291c:	200004a0 	.word	0x200004a0

08002920 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002920:	b580      	push	{r7, lr}
 8002922:	b094      	sub	sp, #80	; 0x50
 8002924:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002926:	f107 0320 	add.w	r3, r7, #32
 800292a:	2230      	movs	r2, #48	; 0x30
 800292c:	2100      	movs	r1, #0
 800292e:	4618      	mov	r0, r3
 8002930:	f005 fd1a 	bl	8008368 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002934:	f107 030c 	add.w	r3, r7, #12
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	609a      	str	r2, [r3, #8]
 8002940:	60da      	str	r2, [r3, #12]
 8002942:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002944:	2300      	movs	r3, #0
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	4b27      	ldr	r3, [pc, #156]	; (80029e8 <SystemClock_Config+0xc8>)
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	4a26      	ldr	r2, [pc, #152]	; (80029e8 <SystemClock_Config+0xc8>)
 800294e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002952:	6413      	str	r3, [r2, #64]	; 0x40
 8002954:	4b24      	ldr	r3, [pc, #144]	; (80029e8 <SystemClock_Config+0xc8>)
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002960:	2300      	movs	r3, #0
 8002962:	607b      	str	r3, [r7, #4]
 8002964:	4b21      	ldr	r3, [pc, #132]	; (80029ec <SystemClock_Config+0xcc>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a20      	ldr	r2, [pc, #128]	; (80029ec <SystemClock_Config+0xcc>)
 800296a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800296e:	6013      	str	r3, [r2, #0]
 8002970:	4b1e      	ldr	r3, [pc, #120]	; (80029ec <SystemClock_Config+0xcc>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002978:	607b      	str	r3, [r7, #4]
 800297a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800297c:	2302      	movs	r3, #2
 800297e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002980:	2301      	movs	r3, #1
 8002982:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002984:	2310      	movs	r3, #16
 8002986:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002988:	2302      	movs	r3, #2
 800298a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800298c:	2300      	movs	r3, #0
 800298e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002990:	2308      	movs	r3, #8
 8002992:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 8002994:	2364      	movs	r3, #100	; 0x64
 8002996:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002998:	2302      	movs	r3, #2
 800299a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800299c:	2304      	movs	r3, #4
 800299e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80029a0:	f107 0320 	add.w	r3, r7, #32
 80029a4:	4618      	mov	r0, r3
 80029a6:	f002 f813 	bl	80049d0 <HAL_RCC_OscConfig>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <SystemClock_Config+0x94>
		Error_Handler();
 80029b0:	f000 f825 	bl	80029fe <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029b4:	230f      	movs	r3, #15
 80029b6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029b8:	2302      	movs	r3, #2
 80029ba:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029c4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80029ca:	f107 030c 	add.w	r3, r7, #12
 80029ce:	2103      	movs	r1, #3
 80029d0:	4618      	mov	r0, r3
 80029d2:	f002 fa75 	bl	8004ec0 <HAL_RCC_ClockConfig>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <SystemClock_Config+0xc0>
		Error_Handler();
 80029dc:	f000 f80f 	bl	80029fe <Error_Handler>
	}
}
 80029e0:	bf00      	nop
 80029e2:	3750      	adds	r7, #80	; 0x50
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40007000 	.word	0x40007000

080029f0 <modbus_callback>:

/* USER CODE BEGIN 4 */

void modbus_callback() {
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
	return; // not implemented yet
 80029f4:	bf00      	nop
		} else if (flip == 1) {
			MBvariables.x_moving_status = 0;
			flip = 0;
		}
	}
}
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a02:	b672      	cpsid	i
}
 8002a04:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002a06:	e7fe      	b.n	8002a06 <Error_Handler+0x8>

08002a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	4a0f      	ldr	r2, [pc, #60]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a1e:	4b0d      	ldr	r3, [pc, #52]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a26:	607b      	str	r3, [r7, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	603b      	str	r3, [r7, #0]
 8002a2e:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	4a08      	ldr	r2, [pc, #32]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a38:	6413      	str	r3, [r2, #64]	; 0x40
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a46:	2007      	movs	r0, #7
 8002a48:	f001 f890 	bl	8003b6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a4c:	bf00      	nop
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40023800 	.word	0x40023800

08002a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a5c:	e7fe      	b.n	8002a5c <NMI_Handler+0x4>

08002a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a62:	e7fe      	b.n	8002a62 <HardFault_Handler+0x4>

08002a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <MemManage_Handler+0x4>

08002a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a6e:	e7fe      	b.n	8002a6e <BusFault_Handler+0x4>

08002a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a74:	e7fe      	b.n	8002a74 <UsageFault_Handler+0x4>

08002a76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a88:	bf00      	nop
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aa4:	f000 fd00 	bl	80034a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002ab0:	4802      	ldr	r0, [pc, #8]	; (8002abc <DMA1_Stream6_IRQHandler+0x10>)
 8002ab2:	f001 fa35 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000e6c 	.word	0x20000e6c

08002ac0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ac4:	4803      	ldr	r0, [pc, #12]	; (8002ad4 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002ac6:	f003 f8bf 	bl	8005c48 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002aca:	4803      	ldr	r0, [pc, #12]	; (8002ad8 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002acc:	f003 f8bc 	bl	8005c48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002ad0:	bf00      	nop
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000ab4 	.word	0x20000ab4
 8002ad8:	20000c1c 	.word	0x20000c1c

08002adc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ae0:	4803      	ldr	r0, [pc, #12]	; (8002af0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002ae2:	f003 f8b1 	bl	8005c48 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002ae6:	4803      	ldr	r0, [pc, #12]	; (8002af4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002ae8:	f003 f8ae 	bl	8005c48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002aec:	bf00      	nop
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	20000ab4 	.word	0x20000ab4
 8002af4:	20000cd0 	.word	0x20000cd0

08002af8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002afc:	4802      	ldr	r0, [pc, #8]	; (8002b08 <USART2_IRQHandler+0x10>)
 8002afe:	f004 fbb5 	bl	800726c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000df8 	.word	0x20000df8

08002b0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return 1;
 8002b10:	2301      	movs	r3, #1
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <_kill>:

int _kill(int pid, int sig)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b26:	f005 fbe7 	bl	80082f8 <__errno>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2216      	movs	r2, #22
 8002b2e:	601a      	str	r2, [r3, #0]
  return -1;
 8002b30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <_exit>:

void _exit (int status)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b44:	f04f 31ff 	mov.w	r1, #4294967295
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff ffe7 	bl	8002b1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b4e:	e7fe      	b.n	8002b4e <_exit+0x12>

08002b50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	e00a      	b.n	8002b78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b62:	f3af 8000 	nop.w
 8002b66:	4601      	mov	r1, r0
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	60ba      	str	r2, [r7, #8]
 8002b6e:	b2ca      	uxtb	r2, r1
 8002b70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	3301      	adds	r3, #1
 8002b76:	617b      	str	r3, [r7, #20]
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	dbf0      	blt.n	8002b62 <_read+0x12>
  }

  return len;
 8002b80:	687b      	ldr	r3, [r7, #4]
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3718      	adds	r7, #24
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b086      	sub	sp, #24
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	60f8      	str	r0, [r7, #12]
 8002b92:	60b9      	str	r1, [r7, #8]
 8002b94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
 8002b9a:	e009      	b.n	8002bb0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	60ba      	str	r2, [r7, #8]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	3301      	adds	r3, #1
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	dbf1      	blt.n	8002b9c <_write+0x12>
  }
  return len;
 8002bb8:	687b      	ldr	r3, [r7, #4]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <_close>:

int _close(int file)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b083      	sub	sp, #12
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
 8002be2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bea:	605a      	str	r2, [r3, #4]
  return 0;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <_isatty>:

int _isatty(int file)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c02:	2301      	movs	r3, #1
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
	...

08002c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c34:	4a14      	ldr	r2, [pc, #80]	; (8002c88 <_sbrk+0x5c>)
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <_sbrk+0x60>)
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c40:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <_sbrk+0x64>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <_sbrk+0x64>)
 8002c4a:	4a12      	ldr	r2, [pc, #72]	; (8002c94 <_sbrk+0x68>)
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <_sbrk+0x64>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4413      	add	r3, r2
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d207      	bcs.n	8002c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c5c:	f005 fb4c 	bl	80082f8 <__errno>
 8002c60:	4603      	mov	r3, r0
 8002c62:	220c      	movs	r2, #12
 8002c64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c66:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6a:	e009      	b.n	8002c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c6c:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <_sbrk+0x64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c72:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <_sbrk+0x64>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	4a05      	ldr	r2, [pc, #20]	; (8002c90 <_sbrk+0x64>)
 8002c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20020000 	.word	0x20020000
 8002c8c:	00000400 	.word	0x00000400
 8002c90:	20000ab0 	.word	0x20000ab0
 8002c94:	20000ee0 	.word	0x20000ee0

08002c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c9c:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <SystemInit+0x20>)
 8002c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca2:	4a05      	ldr	r2, [pc, #20]	; (8002cb8 <SystemInit+0x20>)
 8002ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ca8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b096      	sub	sp, #88	; 0x58
 8002cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cc2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	605a      	str	r2, [r3, #4]
 8002ccc:	609a      	str	r2, [r3, #8]
 8002cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	605a      	str	r2, [r3, #4]
 8002ce4:	609a      	str	r2, [r3, #8]
 8002ce6:	60da      	str	r2, [r3, #12]
 8002ce8:	611a      	str	r2, [r3, #16]
 8002cea:	615a      	str	r2, [r3, #20]
 8002cec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	2220      	movs	r2, #32
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f005 fb37 	bl	8008368 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cfa:	4b3e      	ldr	r3, [pc, #248]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002cfc:	4a3e      	ldr	r2, [pc, #248]	; (8002df8 <MX_TIM1_Init+0x13c>)
 8002cfe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 8002d00:	4b3c      	ldr	r3, [pc, #240]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d02:	2204      	movs	r2, #4
 8002d04:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d06:	4b3b      	ldr	r3, [pc, #236]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 25000-1;
 8002d0c:	4b39      	ldr	r3, [pc, #228]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d0e:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8002d12:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d14:	4b37      	ldr	r3, [pc, #220]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d1a:	4b36      	ldr	r3, [pc, #216]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d20:	4b34      	ldr	r3, [pc, #208]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d26:	4833      	ldr	r0, [pc, #204]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d28:	f002 faea 	bl	8005300 <HAL_TIM_Base_Init>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002d32:	f7ff fe64 	bl	80029fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d3a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d3c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002d40:	4619      	mov	r1, r3
 8002d42:	482c      	ldr	r0, [pc, #176]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d44:	f003 f9c6 	bl	80060d4 <HAL_TIM_ConfigClockSource>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002d4e:	f7ff fe56 	bl	80029fe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d52:	4828      	ldr	r0, [pc, #160]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d54:	f002 fc52 	bl	80055fc <HAL_TIM_PWM_Init>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002d5e:	f7ff fe4e 	bl	80029fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d62:	2300      	movs	r3, #0
 8002d64:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d66:	2300      	movs	r3, #0
 8002d68:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d6a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4820      	ldr	r0, [pc, #128]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002d72:	f003 ff49 	bl	8006c08 <HAL_TIMEx_MasterConfigSynchronization>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002d7c:	f7ff fe3f 	bl	80029fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d80:	2360      	movs	r3, #96	; 0x60
 8002d82:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002d84:	2300      	movs	r3, #0
 8002d86:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d90:	2300      	movs	r3, #0
 8002d92:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d94:	2300      	movs	r3, #0
 8002d96:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002da0:	2200      	movs	r2, #0
 8002da2:	4619      	mov	r1, r3
 8002da4:	4813      	ldr	r0, [pc, #76]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002da6:	f003 f8d3 	bl	8005f50 <HAL_TIM_PWM_ConfigChannel>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002db0:	f7ff fe25 	bl	80029fe <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002db4:	2300      	movs	r3, #0
 8002db6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002db8:	2300      	movs	r3, #0
 8002dba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002dc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002dcc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002dd2:	1d3b      	adds	r3, r7, #4
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4807      	ldr	r0, [pc, #28]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002dd8:	f003 ff84 	bl	8006ce4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002de2:	f7ff fe0c 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002de6:	4803      	ldr	r0, [pc, #12]	; (8002df4 <MX_TIM1_Init+0x138>)
 8002de8:	f000 f99c 	bl	8003124 <HAL_TIM_MspPostInit>

}
 8002dec:	bf00      	nop
 8002dee:	3758      	adds	r7, #88	; 0x58
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	20000ab4 	.word	0x20000ab4
 8002df8:	40010000 	.word	0x40010000

08002dfc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b08c      	sub	sp, #48	; 0x30
 8002e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002e02:	f107 030c 	add.w	r3, r7, #12
 8002e06:	2224      	movs	r2, #36	; 0x24
 8002e08:	2100      	movs	r1, #0
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f005 faac 	bl	8008368 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e10:	1d3b      	adds	r3, r7, #4
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e18:	4b21      	ldr	r3, [pc, #132]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002e20:	4b1f      	ldr	r3, [pc, #124]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e26:	4b1e      	ldr	r3, [pc, #120]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002e2c:	4b1c      	ldr	r3, [pc, #112]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8002e32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e34:	4b1a      	ldr	r3, [pc, #104]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e3a:	4b19      	ldr	r3, [pc, #100]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002e40:	2303      	movs	r3, #3
 8002e42:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002e44:	2300      	movs	r3, #0
 8002e46:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002e50:	2300      	movs	r3, #0
 8002e52:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002e54:	2300      	movs	r3, #0
 8002e56:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002e60:	2300      	movs	r3, #0
 8002e62:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002e64:	f107 030c 	add.w	r3, r7, #12
 8002e68:	4619      	mov	r1, r3
 8002e6a:	480d      	ldr	r0, [pc, #52]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e6c:	f002 fdaa 	bl	80059c4 <HAL_TIM_Encoder_Init>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002e76:	f7ff fdc2 	bl	80029fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e82:	1d3b      	adds	r3, r7, #4
 8002e84:	4619      	mov	r1, r3
 8002e86:	4806      	ldr	r0, [pc, #24]	; (8002ea0 <MX_TIM2_Init+0xa4>)
 8002e88:	f003 febe 	bl	8006c08 <HAL_TIMEx_MasterConfigSynchronization>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002e92:	f7ff fdb4 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e96:	bf00      	nop
 8002e98:	3730      	adds	r7, #48	; 0x30
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20000b68 	.word	0x20000b68

08002ea4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eaa:	463b      	mov	r3, r7
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002eb6:	4b16      	ldr	r3, [pc, #88]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002eb8:	4a16      	ldr	r2, [pc, #88]	; (8002f14 <MX_TIM9_Init+0x70>)
 8002eba:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 100-1;
 8002ebc:	4b14      	ldr	r3, [pc, #80]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002ebe:	2263      	movs	r2, #99	; 0x63
 8002ec0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ec2:	4b13      	ldr	r3, [pc, #76]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8002ec8:	4b11      	ldr	r3, [pc, #68]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002eca:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002ece:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed0:	4b0f      	ldr	r3, [pc, #60]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ed6:	4b0e      	ldr	r3, [pc, #56]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002edc:	480c      	ldr	r0, [pc, #48]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002ede:	f002 fa0f 	bl	8005300 <HAL_TIM_Base_Init>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8002ee8:	f7ff fd89 	bl	80029fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ef0:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002ef2:	463b      	mov	r3, r7
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4806      	ldr	r0, [pc, #24]	; (8002f10 <MX_TIM9_Init+0x6c>)
 8002ef8:	f003 f8ec 	bl	80060d4 <HAL_TIM_ConfigClockSource>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8002f02:	f7ff fd7c 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000c1c 	.word	0x20000c1c
 8002f14:	40014000 	.word	0x40014000

08002f18 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f1e:	1d3b      	adds	r3, r7, #4
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	60da      	str	r2, [r3, #12]
 8002f2a:	611a      	str	r2, [r3, #16]
 8002f2c:	615a      	str	r2, [r3, #20]
 8002f2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002f30:	4b21      	ldr	r3, [pc, #132]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f32:	4a22      	ldr	r2, [pc, #136]	; (8002fbc <MX_TIM11_Init+0xa4>)
 8002f34:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002f36:	4b20      	ldr	r3, [pc, #128]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f38:	2263      	movs	r2, #99	; 0x63
 8002f3a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f3c:	4b1e      	ldr	r3, [pc, #120]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8002f42:	4b1d      	ldr	r3, [pc, #116]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f44:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8002f48:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f4a:	4b1b      	ldr	r3, [pc, #108]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f50:	4b19      	ldr	r3, [pc, #100]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002f56:	4818      	ldr	r0, [pc, #96]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f58:	f002 f9d2 	bl	8005300 <HAL_TIM_Base_Init>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002f62:	f7ff fd4c 	bl	80029fe <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8002f66:	4814      	ldr	r0, [pc, #80]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f68:	f002 fae2 	bl	8005530 <HAL_TIM_OC_Init>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002f72:	f7ff fd44 	bl	80029fe <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8002f76:	2108      	movs	r1, #8
 8002f78:	480f      	ldr	r0, [pc, #60]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002f7a:	f002 fc55 	bl	8005828 <HAL_TIM_OnePulse_Init>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8002f84:	f7ff fd3b 	bl	80029fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8002f88:	2310      	movs	r3, #16
 8002f8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8002f8c:	f240 5399 	movw	r3, #1433	; 0x599
 8002f90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f92:	2300      	movs	r3, #0
 8002f94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f9a:	1d3b      	adds	r3, r7, #4
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4805      	ldr	r0, [pc, #20]	; (8002fb8 <MX_TIM11_Init+0xa0>)
 8002fa2:	f002 ff79 	bl	8005e98 <HAL_TIM_OC_ConfigChannel>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8002fac:	f7ff fd27 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002fb0:	bf00      	nop
 8002fb2:	3720      	adds	r7, #32
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20000cd0 	.word	0x20000cd0
 8002fbc:	40014800 	.word	0x40014800

08002fc0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a2e      	ldr	r2, [pc, #184]	; (8003088 <HAL_TIM_Base_MspInit+0xc8>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d11e      	bne.n	8003010 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	4b2d      	ldr	r3, [pc, #180]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fda:	4a2c      	ldr	r2, [pc, #176]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fe2:	4b2a      	ldr	r3, [pc, #168]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	617b      	str	r3, [r7, #20]
 8002fec:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	2018      	movs	r0, #24
 8002ff4:	f000 fdc5 	bl	8003b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002ff8:	2018      	movs	r0, #24
 8002ffa:	f000 fdde 	bl	8003bba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002ffe:	2200      	movs	r2, #0
 8003000:	2100      	movs	r1, #0
 8003002:	201a      	movs	r0, #26
 8003004:	f000 fdbd 	bl	8003b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003008:	201a      	movs	r0, #26
 800300a:	f000 fdd6 	bl	8003bba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800300e:	e036      	b.n	800307e <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM9)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a1e      	ldr	r2, [pc, #120]	; (8003090 <HAL_TIM_Base_MspInit+0xd0>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d116      	bne.n	8003048 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800301a:	2300      	movs	r3, #0
 800301c:	613b      	str	r3, [r7, #16]
 800301e:	4b1b      	ldr	r3, [pc, #108]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 8003020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003022:	4a1a      	ldr	r2, [pc, #104]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 8003024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003028:	6453      	str	r3, [r2, #68]	; 0x44
 800302a:	4b18      	ldr	r3, [pc, #96]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 800302c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003032:	613b      	str	r3, [r7, #16]
 8003034:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003036:	2200      	movs	r2, #0
 8003038:	2100      	movs	r1, #0
 800303a:	2018      	movs	r0, #24
 800303c:	f000 fda1 	bl	8003b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003040:	2018      	movs	r0, #24
 8003042:	f000 fdba 	bl	8003bba <HAL_NVIC_EnableIRQ>
}
 8003046:	e01a      	b.n	800307e <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM11)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a11      	ldr	r2, [pc, #68]	; (8003094 <HAL_TIM_Base_MspInit+0xd4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d115      	bne.n	800307e <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	4b0d      	ldr	r3, [pc, #52]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305a:	4a0c      	ldr	r2, [pc, #48]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 800305c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003060:	6453      	str	r3, [r2, #68]	; 0x44
 8003062:	4b0a      	ldr	r3, [pc, #40]	; (800308c <HAL_TIM_Base_MspInit+0xcc>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800306e:	2200      	movs	r2, #0
 8003070:	2100      	movs	r1, #0
 8003072:	201a      	movs	r0, #26
 8003074:	f000 fd85 	bl	8003b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003078:	201a      	movs	r0, #26
 800307a:	f000 fd9e 	bl	8003bba <HAL_NVIC_EnableIRQ>
}
 800307e:	bf00      	nop
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40010000 	.word	0x40010000
 800308c:	40023800 	.word	0x40023800
 8003090:	40014000 	.word	0x40014000
 8003094:	40014800 	.word	0x40014800

08003098 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	; 0x28
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	60da      	str	r2, [r3, #12]
 80030ae:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030b8:	d12b      	bne.n	8003112 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030ba:	2300      	movs	r3, #0
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	4b17      	ldr	r3, [pc, #92]	; (800311c <HAL_TIM_Encoder_MspInit+0x84>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	4a16      	ldr	r2, [pc, #88]	; (800311c <HAL_TIM_Encoder_MspInit+0x84>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	6413      	str	r3, [r2, #64]	; 0x40
 80030ca:	4b14      	ldr	r3, [pc, #80]	; (800311c <HAL_TIM_Encoder_MspInit+0x84>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	613b      	str	r3, [r7, #16]
 80030d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	4b10      	ldr	r3, [pc, #64]	; (800311c <HAL_TIM_Encoder_MspInit+0x84>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	4a0f      	ldr	r2, [pc, #60]	; (800311c <HAL_TIM_Encoder_MspInit+0x84>)
 80030e0:	f043 0301 	orr.w	r3, r3, #1
 80030e4:	6313      	str	r3, [r2, #48]	; 0x30
 80030e6:	4b0d      	ldr	r3, [pc, #52]	; (800311c <HAL_TIM_Encoder_MspInit+0x84>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80030f2:	2303      	movs	r3, #3
 80030f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f6:	2302      	movs	r3, #2
 80030f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fe:	2300      	movs	r3, #0
 8003100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003102:	2301      	movs	r3, #1
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003106:	f107 0314 	add.w	r3, r7, #20
 800310a:	4619      	mov	r1, r3
 800310c:	4804      	ldr	r0, [pc, #16]	; (8003120 <HAL_TIM_Encoder_MspInit+0x88>)
 800310e:	f001 f97d 	bl	800440c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003112:	bf00      	nop
 8003114:	3728      	adds	r7, #40	; 0x28
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40023800 	.word	0x40023800
 8003120:	40020000 	.word	0x40020000

08003124 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b088      	sub	sp, #32
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800312c:	f107 030c 	add.w	r3, r7, #12
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	60da      	str	r2, [r3, #12]
 800313a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a12      	ldr	r2, [pc, #72]	; (800318c <HAL_TIM_MspPostInit+0x68>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d11e      	bne.n	8003184 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	4b11      	ldr	r3, [pc, #68]	; (8003190 <HAL_TIM_MspPostInit+0x6c>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	4a10      	ldr	r2, [pc, #64]	; (8003190 <HAL_TIM_MspPostInit+0x6c>)
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6313      	str	r3, [r2, #48]	; 0x30
 8003156:	4b0e      	ldr	r3, [pc, #56]	; (8003190 <HAL_TIM_MspPostInit+0x6c>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	60bb      	str	r3, [r7, #8]
 8003160:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003162:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003166:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003168:	2302      	movs	r3, #2
 800316a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	2300      	movs	r3, #0
 800316e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003170:	2300      	movs	r3, #0
 8003172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003174:	2301      	movs	r3, #1
 8003176:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003178:	f107 030c 	add.w	r3, r7, #12
 800317c:	4619      	mov	r1, r3
 800317e:	4805      	ldr	r0, [pc, #20]	; (8003194 <HAL_TIM_MspPostInit+0x70>)
 8003180:	f001 f944 	bl	800440c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003184:	bf00      	nop
 8003186:	3720      	adds	r7, #32
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	40010000 	.word	0x40010000
 8003190:	40023800 	.word	0x40023800
 8003194:	40020000 	.word	0x40020000

08003198 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800319c:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 800319e:	4a12      	ldr	r2, [pc, #72]	; (80031e8 <MX_USART1_UART_Init+0x50>)
 80031a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031a2:	4b10      	ldr	r3, [pc, #64]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031aa:	4b0e      	ldr	r3, [pc, #56]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031b0:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031b6:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031bc:	4b09      	ldr	r3, [pc, #36]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031be:	220c      	movs	r2, #12
 80031c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031c2:	4b08      	ldr	r3, [pc, #32]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031c8:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031ce:	4805      	ldr	r0, [pc, #20]	; (80031e4 <MX_USART1_UART_Init+0x4c>)
 80031d0:	f003 fdf8 	bl	8006dc4 <HAL_UART_Init>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80031da:	f7ff fc10 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031de:	bf00      	nop
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20000d84 	.word	0x20000d84
 80031e8:	40011000 	.word	0x40011000

080031ec <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031f0:	4b12      	ldr	r3, [pc, #72]	; (800323c <MX_USART2_UART_Init+0x50>)
 80031f2:	4a13      	ldr	r2, [pc, #76]	; (8003240 <MX_USART2_UART_Init+0x54>)
 80031f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80031f6:	4b11      	ldr	r3, [pc, #68]	; (800323c <MX_USART2_UART_Init+0x50>)
 80031f8:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80031fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80031fe:	4b0f      	ldr	r3, [pc, #60]	; (800323c <MX_USART2_UART_Init+0x50>)
 8003200:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003204:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003206:	4b0d      	ldr	r3, [pc, #52]	; (800323c <MX_USART2_UART_Init+0x50>)
 8003208:	2200      	movs	r2, #0
 800320a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800320c:	4b0b      	ldr	r3, [pc, #44]	; (800323c <MX_USART2_UART_Init+0x50>)
 800320e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003212:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003214:	4b09      	ldr	r3, [pc, #36]	; (800323c <MX_USART2_UART_Init+0x50>)
 8003216:	220c      	movs	r2, #12
 8003218:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800321a:	4b08      	ldr	r3, [pc, #32]	; (800323c <MX_USART2_UART_Init+0x50>)
 800321c:	2200      	movs	r2, #0
 800321e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003220:	4b06      	ldr	r3, [pc, #24]	; (800323c <MX_USART2_UART_Init+0x50>)
 8003222:	2200      	movs	r2, #0
 8003224:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003226:	4805      	ldr	r0, [pc, #20]	; (800323c <MX_USART2_UART_Init+0x50>)
 8003228:	f003 fdcc 	bl	8006dc4 <HAL_UART_Init>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8003232:	f7ff fbe4 	bl	80029fe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003236:	bf00      	nop
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	20000df8 	.word	0x20000df8
 8003240:	40004400 	.word	0x40004400

08003244 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b08c      	sub	sp, #48	; 0x30
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800324c:	f107 031c 	add.w	r3, r7, #28
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a4d      	ldr	r2, [pc, #308]	; (8003398 <HAL_UART_MspInit+0x154>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d12d      	bne.n	80032c2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	61bb      	str	r3, [r7, #24]
 800326a:	4b4c      	ldr	r3, [pc, #304]	; (800339c <HAL_UART_MspInit+0x158>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326e:	4a4b      	ldr	r2, [pc, #300]	; (800339c <HAL_UART_MspInit+0x158>)
 8003270:	f043 0310 	orr.w	r3, r3, #16
 8003274:	6453      	str	r3, [r2, #68]	; 0x44
 8003276:	4b49      	ldr	r3, [pc, #292]	; (800339c <HAL_UART_MspInit+0x158>)
 8003278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327a:	f003 0310 	and.w	r3, r3, #16
 800327e:	61bb      	str	r3, [r7, #24]
 8003280:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	4b45      	ldr	r3, [pc, #276]	; (800339c <HAL_UART_MspInit+0x158>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328a:	4a44      	ldr	r2, [pc, #272]	; (800339c <HAL_UART_MspInit+0x158>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6313      	str	r3, [r2, #48]	; 0x30
 8003292:	4b42      	ldr	r3, [pc, #264]	; (800339c <HAL_UART_MspInit+0x158>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	617b      	str	r3, [r7, #20]
 800329c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800329e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80032a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a4:	2302      	movs	r3, #2
 80032a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ac:	2303      	movs	r3, #3
 80032ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032b0:	2307      	movs	r3, #7
 80032b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b4:	f107 031c 	add.w	r3, r7, #28
 80032b8:	4619      	mov	r1, r3
 80032ba:	4839      	ldr	r0, [pc, #228]	; (80033a0 <HAL_UART_MspInit+0x15c>)
 80032bc:	f001 f8a6 	bl	800440c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80032c0:	e066      	b.n	8003390 <HAL_UART_MspInit+0x14c>
  else if(uartHandle->Instance==USART2)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a37      	ldr	r2, [pc, #220]	; (80033a4 <HAL_UART_MspInit+0x160>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d161      	bne.n	8003390 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80032cc:	2300      	movs	r3, #0
 80032ce:	613b      	str	r3, [r7, #16]
 80032d0:	4b32      	ldr	r3, [pc, #200]	; (800339c <HAL_UART_MspInit+0x158>)
 80032d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d4:	4a31      	ldr	r2, [pc, #196]	; (800339c <HAL_UART_MspInit+0x158>)
 80032d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032da:	6413      	str	r3, [r2, #64]	; 0x40
 80032dc:	4b2f      	ldr	r3, [pc, #188]	; (800339c <HAL_UART_MspInit+0x158>)
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032e8:	2300      	movs	r3, #0
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	4b2b      	ldr	r3, [pc, #172]	; (800339c <HAL_UART_MspInit+0x158>)
 80032ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f0:	4a2a      	ldr	r2, [pc, #168]	; (800339c <HAL_UART_MspInit+0x158>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6313      	str	r3, [r2, #48]	; 0x30
 80032f8:	4b28      	ldr	r3, [pc, #160]	; (800339c <HAL_UART_MspInit+0x158>)
 80032fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fc:	f003 0301 	and.w	r3, r3, #1
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003304:	230c      	movs	r3, #12
 8003306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003308:	2302      	movs	r3, #2
 800330a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	2300      	movs	r3, #0
 800330e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003310:	2303      	movs	r3, #3
 8003312:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003314:	2307      	movs	r3, #7
 8003316:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003318:	f107 031c 	add.w	r3, r7, #28
 800331c:	4619      	mov	r1, r3
 800331e:	4820      	ldr	r0, [pc, #128]	; (80033a0 <HAL_UART_MspInit+0x15c>)
 8003320:	f001 f874 	bl	800440c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003324:	4b20      	ldr	r3, [pc, #128]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003326:	4a21      	ldr	r2, [pc, #132]	; (80033ac <HAL_UART_MspInit+0x168>)
 8003328:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800332a:	4b1f      	ldr	r3, [pc, #124]	; (80033a8 <HAL_UART_MspInit+0x164>)
 800332c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003330:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003332:	4b1d      	ldr	r3, [pc, #116]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003334:	2240      	movs	r2, #64	; 0x40
 8003336:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003338:	4b1b      	ldr	r3, [pc, #108]	; (80033a8 <HAL_UART_MspInit+0x164>)
 800333a:	2200      	movs	r2, #0
 800333c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800333e:	4b1a      	ldr	r3, [pc, #104]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003340:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003344:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003346:	4b18      	ldr	r3, [pc, #96]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003348:	2200      	movs	r2, #0
 800334a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800334c:	4b16      	ldr	r3, [pc, #88]	; (80033a8 <HAL_UART_MspInit+0x164>)
 800334e:	2200      	movs	r2, #0
 8003350:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003352:	4b15      	ldr	r3, [pc, #84]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003354:	2200      	movs	r2, #0
 8003356:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003358:	4b13      	ldr	r3, [pc, #76]	; (80033a8 <HAL_UART_MspInit+0x164>)
 800335a:	2200      	movs	r2, #0
 800335c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800335e:	4b12      	ldr	r3, [pc, #72]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003360:	2200      	movs	r2, #0
 8003362:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003364:	4810      	ldr	r0, [pc, #64]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003366:	f000 fc43 	bl	8003bf0 <HAL_DMA_Init>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8003370:	f7ff fb45 	bl	80029fe <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a0c      	ldr	r2, [pc, #48]	; (80033a8 <HAL_UART_MspInit+0x164>)
 8003378:	635a      	str	r2, [r3, #52]	; 0x34
 800337a:	4a0b      	ldr	r2, [pc, #44]	; (80033a8 <HAL_UART_MspInit+0x164>)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003380:	2200      	movs	r2, #0
 8003382:	2100      	movs	r1, #0
 8003384:	2026      	movs	r0, #38	; 0x26
 8003386:	f000 fbfc 	bl	8003b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800338a:	2026      	movs	r0, #38	; 0x26
 800338c:	f000 fc15 	bl	8003bba <HAL_NVIC_EnableIRQ>
}
 8003390:	bf00      	nop
 8003392:	3730      	adds	r7, #48	; 0x30
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40011000 	.word	0x40011000
 800339c:	40023800 	.word	0x40023800
 80033a0:	40020000 	.word	0x40020000
 80033a4:	40004400 	.word	0x40004400
 80033a8:	20000e6c 	.word	0x20000e6c
 80033ac:	400260a0 	.word	0x400260a0

080033b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80033b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033b4:	480d      	ldr	r0, [pc, #52]	; (80033ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80033b6:	490e      	ldr	r1, [pc, #56]	; (80033f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80033b8:	4a0e      	ldr	r2, [pc, #56]	; (80033f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80033ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033bc:	e002      	b.n	80033c4 <LoopCopyDataInit>

080033be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033c2:	3304      	adds	r3, #4

080033c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033c8:	d3f9      	bcc.n	80033be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ca:	4a0b      	ldr	r2, [pc, #44]	; (80033f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80033cc:	4c0b      	ldr	r4, [pc, #44]	; (80033fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80033ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033d0:	e001      	b.n	80033d6 <LoopFillZerobss>

080033d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033d4:	3204      	adds	r2, #4

080033d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033d8:	d3fb      	bcc.n	80033d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80033da:	f7ff fc5d 	bl	8002c98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033de:	f004 ff91 	bl	8008304 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033e2:	f7ff f9f7 	bl	80027d4 <main>
  bx  lr    
 80033e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80033e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033f0:	200003e0 	.word	0x200003e0
  ldr r2, =_sidata
 80033f4:	0800e9a0 	.word	0x0800e9a0
  ldr r2, =_sbss
 80033f8:	200003e0 	.word	0x200003e0
  ldr r4, =_ebss
 80033fc:	20000ee0 	.word	0x20000ee0

08003400 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003400:	e7fe      	b.n	8003400 <ADC_IRQHandler>
	...

08003404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003408:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <HAL_Init+0x40>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a0d      	ldr	r2, [pc, #52]	; (8003444 <HAL_Init+0x40>)
 800340e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003412:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003414:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <HAL_Init+0x40>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a0a      	ldr	r2, [pc, #40]	; (8003444 <HAL_Init+0x40>)
 800341a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800341e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003420:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_Init+0x40>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a07      	ldr	r2, [pc, #28]	; (8003444 <HAL_Init+0x40>)
 8003426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800342a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800342c:	2003      	movs	r0, #3
 800342e:	f000 fb9d 	bl	8003b6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003432:	2000      	movs	r0, #0
 8003434:	f000 f808 	bl	8003448 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003438:	f7ff fae6 	bl	8002a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40023c00 	.word	0x40023c00

08003448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003450:	4b12      	ldr	r3, [pc, #72]	; (800349c <HAL_InitTick+0x54>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	4b12      	ldr	r3, [pc, #72]	; (80034a0 <HAL_InitTick+0x58>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	4619      	mov	r1, r3
 800345a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800345e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003462:	fbb2 f3f3 	udiv	r3, r2, r3
 8003466:	4618      	mov	r0, r3
 8003468:	f000 fbb5 	bl	8003bd6 <HAL_SYSTICK_Config>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e00e      	b.n	8003494 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b0f      	cmp	r3, #15
 800347a:	d80a      	bhi.n	8003492 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800347c:	2200      	movs	r2, #0
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	f04f 30ff 	mov.w	r0, #4294967295
 8003484:	f000 fb7d 	bl	8003b82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003488:	4a06      	ldr	r2, [pc, #24]	; (80034a4 <HAL_InitTick+0x5c>)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	e000      	b.n	8003494 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
}
 8003494:	4618      	mov	r0, r3
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	20000200 	.word	0x20000200
 80034a0:	20000208 	.word	0x20000208
 80034a4:	20000204 	.word	0x20000204

080034a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034ac:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <HAL_IncTick+0x20>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	461a      	mov	r2, r3
 80034b2:	4b06      	ldr	r3, [pc, #24]	; (80034cc <HAL_IncTick+0x24>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4413      	add	r3, r2
 80034b8:	4a04      	ldr	r2, [pc, #16]	; (80034cc <HAL_IncTick+0x24>)
 80034ba:	6013      	str	r3, [r2, #0]
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	20000208 	.word	0x20000208
 80034cc:	20000ecc 	.word	0x20000ecc

080034d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  return uwTick;
 80034d4:	4b03      	ldr	r3, [pc, #12]	; (80034e4 <HAL_GetTick+0x14>)
 80034d6:	681b      	ldr	r3, [r3, #0]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	20000ecc 	.word	0x20000ecc

080034e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034f0:	2300      	movs	r3, #0
 80034f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e033      	b.n	8003566 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	2b00      	cmp	r3, #0
 8003504:	d109      	bne.n	800351a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fe f92e 	bl	8001768 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	f003 0310 	and.w	r3, r3, #16
 8003522:	2b00      	cmp	r3, #0
 8003524:	d118      	bne.n	8003558 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800352e:	f023 0302 	bic.w	r3, r3, #2
 8003532:	f043 0202 	orr.w	r2, r3, #2
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f94a 	bl	80037d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354a:	f023 0303 	bic.w	r3, r3, #3
 800354e:	f043 0201 	orr.w	r2, r3, #1
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	641a      	str	r2, [r3, #64]	; 0x40
 8003556:	e001      	b.n	800355c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003564:	7bfb      	ldrb	r3, [r7, #15]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
	...

08003570 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800357a:	2300      	movs	r3, #0
 800357c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_ADC_ConfigChannel+0x1c>
 8003588:	2302      	movs	r3, #2
 800358a:	e113      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x244>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b09      	cmp	r3, #9
 800359a:	d925      	bls.n	80035e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68d9      	ldr	r1, [r3, #12]
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	461a      	mov	r2, r3
 80035aa:	4613      	mov	r3, r2
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	4413      	add	r3, r2
 80035b0:	3b1e      	subs	r3, #30
 80035b2:	2207      	movs	r2, #7
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	43da      	mvns	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	400a      	ands	r2, r1
 80035c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68d9      	ldr	r1, [r3, #12]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	4618      	mov	r0, r3
 80035d4:	4603      	mov	r3, r0
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4403      	add	r3, r0
 80035da:	3b1e      	subs	r3, #30
 80035dc:	409a      	lsls	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	60da      	str	r2, [r3, #12]
 80035e6:	e022      	b.n	800362e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6919      	ldr	r1, [r3, #16]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	461a      	mov	r2, r3
 80035f6:	4613      	mov	r3, r2
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	4413      	add	r3, r2
 80035fc:	2207      	movs	r2, #7
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43da      	mvns	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	400a      	ands	r2, r1
 800360a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6919      	ldr	r1, [r3, #16]
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	b29b      	uxth	r3, r3
 800361c:	4618      	mov	r0, r3
 800361e:	4603      	mov	r3, r0
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	4403      	add	r3, r0
 8003624:	409a      	lsls	r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b06      	cmp	r3, #6
 8003634:	d824      	bhi.n	8003680 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	4613      	mov	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4413      	add	r3, r2
 8003646:	3b05      	subs	r3, #5
 8003648:	221f      	movs	r2, #31
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	43da      	mvns	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	400a      	ands	r2, r1
 8003656:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	b29b      	uxth	r3, r3
 8003664:	4618      	mov	r0, r3
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	4413      	add	r3, r2
 8003670:	3b05      	subs	r3, #5
 8003672:	fa00 f203 	lsl.w	r2, r0, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	430a      	orrs	r2, r1
 800367c:	635a      	str	r2, [r3, #52]	; 0x34
 800367e:	e04c      	b.n	800371a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	2b0c      	cmp	r3, #12
 8003686:	d824      	bhi.n	80036d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	3b23      	subs	r3, #35	; 0x23
 800369a:	221f      	movs	r2, #31
 800369c:	fa02 f303 	lsl.w	r3, r2, r3
 80036a0:	43da      	mvns	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	400a      	ands	r2, r1
 80036a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	4618      	mov	r0, r3
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	4413      	add	r3, r2
 80036c2:	3b23      	subs	r3, #35	; 0x23
 80036c4:	fa00 f203 	lsl.w	r2, r0, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	631a      	str	r2, [r3, #48]	; 0x30
 80036d0:	e023      	b.n	800371a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	3b41      	subs	r3, #65	; 0x41
 80036e4:	221f      	movs	r2, #31
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	43da      	mvns	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	400a      	ands	r2, r1
 80036f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	b29b      	uxth	r3, r3
 8003700:	4618      	mov	r0, r3
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4413      	add	r3, r2
 800370c:	3b41      	subs	r3, #65	; 0x41
 800370e:	fa00 f203 	lsl.w	r2, r0, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800371a:	4b29      	ldr	r3, [pc, #164]	; (80037c0 <HAL_ADC_ConfigChannel+0x250>)
 800371c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a28      	ldr	r2, [pc, #160]	; (80037c4 <HAL_ADC_ConfigChannel+0x254>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d10f      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x1d8>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2b12      	cmp	r3, #18
 800372e:	d10b      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a1d      	ldr	r2, [pc, #116]	; (80037c4 <HAL_ADC_ConfigChannel+0x254>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d12b      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x23a>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1c      	ldr	r2, [pc, #112]	; (80037c8 <HAL_ADC_ConfigChannel+0x258>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d003      	beq.n	8003764 <HAL_ADC_ConfigChannel+0x1f4>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b11      	cmp	r3, #17
 8003762:	d122      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a11      	ldr	r2, [pc, #68]	; (80037c8 <HAL_ADC_ConfigChannel+0x258>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d111      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003786:	4b11      	ldr	r3, [pc, #68]	; (80037cc <HAL_ADC_ConfigChannel+0x25c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a11      	ldr	r2, [pc, #68]	; (80037d0 <HAL_ADC_ConfigChannel+0x260>)
 800378c:	fba2 2303 	umull	r2, r3, r2, r3
 8003790:	0c9a      	lsrs	r2, r3, #18
 8003792:	4613      	mov	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4413      	add	r3, r2
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800379c:	e002      	b.n	80037a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	3b01      	subs	r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f9      	bne.n	800379e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3714      	adds	r7, #20
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	40012300 	.word	0x40012300
 80037c4:	40012000 	.word	0x40012000
 80037c8:	10000012 	.word	0x10000012
 80037cc:	20000200 	.word	0x20000200
 80037d0:	431bde83 	.word	0x431bde83

080037d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037dc:	4b79      	ldr	r3, [pc, #484]	; (80039c4 <ADC_Init+0x1f0>)
 80037de:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	431a      	orrs	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003808:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	021a      	lsls	r2, r3, #8
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800382c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	6859      	ldr	r1, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800384e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6899      	ldr	r1, [r3, #8]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003866:	4a58      	ldr	r2, [pc, #352]	; (80039c8 <ADC_Init+0x1f4>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d022      	beq.n	80038b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689a      	ldr	r2, [r3, #8]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800387a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6899      	ldr	r1, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800389c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6899      	ldr	r1, [r3, #8]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	609a      	str	r2, [r3, #8]
 80038b0:	e00f      	b.n	80038d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	689a      	ldr	r2, [r3, #8]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0202 	bic.w	r2, r2, #2
 80038e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6899      	ldr	r1, [r3, #8]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	7e1b      	ldrb	r3, [r3, #24]
 80038ec:	005a      	lsls	r2, r3, #1
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d01b      	beq.n	8003938 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800390e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800391e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6859      	ldr	r1, [r3, #4]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	3b01      	subs	r3, #1
 800392c:	035a      	lsls	r2, r3, #13
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	430a      	orrs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]
 8003936:	e007      	b.n	8003948 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003946:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003956:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	3b01      	subs	r3, #1
 8003964:	051a      	lsls	r2, r3, #20
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689a      	ldr	r2, [r3, #8]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800397c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6899      	ldr	r1, [r3, #8]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800398a:	025a      	lsls	r2, r3, #9
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689a      	ldr	r2, [r3, #8]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	6899      	ldr	r1, [r3, #8]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	029a      	lsls	r2, r3, #10
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	609a      	str	r2, [r3, #8]
}
 80039b8:	bf00      	nop
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	40012300 	.word	0x40012300
 80039c8:	0f000001 	.word	0x0f000001

080039cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039dc:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <__NVIC_SetPriorityGrouping+0x44>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039e8:	4013      	ands	r3, r2
 80039ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039fe:	4a04      	ldr	r2, [pc, #16]	; (8003a10 <__NVIC_SetPriorityGrouping+0x44>)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	60d3      	str	r3, [r2, #12]
}
 8003a04:	bf00      	nop
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a18:	4b04      	ldr	r3, [pc, #16]	; (8003a2c <__NVIC_GetPriorityGrouping+0x18>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	0a1b      	lsrs	r3, r3, #8
 8003a1e:	f003 0307 	and.w	r3, r3, #7
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	e000ed00 	.word	0xe000ed00

08003a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	db0b      	blt.n	8003a5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a42:	79fb      	ldrb	r3, [r7, #7]
 8003a44:	f003 021f 	and.w	r2, r3, #31
 8003a48:	4907      	ldr	r1, [pc, #28]	; (8003a68 <__NVIC_EnableIRQ+0x38>)
 8003a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4e:	095b      	lsrs	r3, r3, #5
 8003a50:	2001      	movs	r0, #1
 8003a52:	fa00 f202 	lsl.w	r2, r0, r2
 8003a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	e000e100 	.word	0xe000e100

08003a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	4603      	mov	r3, r0
 8003a74:	6039      	str	r1, [r7, #0]
 8003a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	db0a      	blt.n	8003a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	490c      	ldr	r1, [pc, #48]	; (8003ab8 <__NVIC_SetPriority+0x4c>)
 8003a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8a:	0112      	lsls	r2, r2, #4
 8003a8c:	b2d2      	uxtb	r2, r2
 8003a8e:	440b      	add	r3, r1
 8003a90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a94:	e00a      	b.n	8003aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	4908      	ldr	r1, [pc, #32]	; (8003abc <__NVIC_SetPriority+0x50>)
 8003a9c:	79fb      	ldrb	r3, [r7, #7]
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	3b04      	subs	r3, #4
 8003aa4:	0112      	lsls	r2, r2, #4
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	761a      	strb	r2, [r3, #24]
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr
 8003ab8:	e000e100 	.word	0xe000e100
 8003abc:	e000ed00 	.word	0xe000ed00

08003ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b089      	sub	sp, #36	; 0x24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f1c3 0307 	rsb	r3, r3, #7
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	bf28      	it	cs
 8003ade:	2304      	movcs	r3, #4
 8003ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	2b06      	cmp	r3, #6
 8003ae8:	d902      	bls.n	8003af0 <NVIC_EncodePriority+0x30>
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	3b03      	subs	r3, #3
 8003aee:	e000      	b.n	8003af2 <NVIC_EncodePriority+0x32>
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003af4:	f04f 32ff 	mov.w	r2, #4294967295
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	43da      	mvns	r2, r3
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	401a      	ands	r2, r3
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b08:	f04f 31ff 	mov.w	r1, #4294967295
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b12:	43d9      	mvns	r1, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b18:	4313      	orrs	r3, r2
         );
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3724      	adds	r7, #36	; 0x24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
	...

08003b28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3b01      	subs	r3, #1
 8003b34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b38:	d301      	bcc.n	8003b3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e00f      	b.n	8003b5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b3e:	4a0a      	ldr	r2, [pc, #40]	; (8003b68 <SysTick_Config+0x40>)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3b01      	subs	r3, #1
 8003b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b46:	210f      	movs	r1, #15
 8003b48:	f04f 30ff 	mov.w	r0, #4294967295
 8003b4c:	f7ff ff8e 	bl	8003a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b50:	4b05      	ldr	r3, [pc, #20]	; (8003b68 <SysTick_Config+0x40>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b56:	4b04      	ldr	r3, [pc, #16]	; (8003b68 <SysTick_Config+0x40>)
 8003b58:	2207      	movs	r2, #7
 8003b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3708      	adds	r7, #8
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	e000e010 	.word	0xe000e010

08003b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7ff ff29 	bl	80039cc <__NVIC_SetPriorityGrouping>
}
 8003b7a:	bf00      	nop
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b086      	sub	sp, #24
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	4603      	mov	r3, r0
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	607a      	str	r2, [r7, #4]
 8003b8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b94:	f7ff ff3e 	bl	8003a14 <__NVIC_GetPriorityGrouping>
 8003b98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	68b9      	ldr	r1, [r7, #8]
 8003b9e:	6978      	ldr	r0, [r7, #20]
 8003ba0:	f7ff ff8e 	bl	8003ac0 <NVIC_EncodePriority>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003baa:	4611      	mov	r1, r2
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7ff ff5d 	bl	8003a6c <__NVIC_SetPriority>
}
 8003bb2:	bf00      	nop
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b082      	sub	sp, #8
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff ff31 	bl	8003a30 <__NVIC_EnableIRQ>
}
 8003bce:	bf00      	nop
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b082      	sub	sp, #8
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7ff ffa2 	bl	8003b28 <SysTick_Config>
 8003be4:	4603      	mov	r3, r0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
	...

08003bf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003bfc:	f7ff fc68 	bl	80034d0 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e099      	b.n	8003d40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f022 0201 	bic.w	r2, r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c2c:	e00f      	b.n	8003c4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c2e:	f7ff fc4f 	bl	80034d0 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b05      	cmp	r3, #5
 8003c3a:	d908      	bls.n	8003c4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2203      	movs	r2, #3
 8003c46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e078      	b.n	8003d40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1e8      	bne.n	8003c2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4b38      	ldr	r3, [pc, #224]	; (8003d48 <HAL_DMA_Init+0x158>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d107      	bne.n	8003cb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	697a      	ldr	r2, [r7, #20]
 8003cbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f023 0307 	bic.w	r3, r3, #7
 8003cce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cde:	2b04      	cmp	r3, #4
 8003ce0:	d117      	bne.n	8003d12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00e      	beq.n	8003d12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 fb0d 	bl	8004314 <DMA_CheckFifoParam>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d008      	beq.n	8003d12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2240      	movs	r2, #64	; 0x40
 8003d04:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e016      	b.n	8003d40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 fac4 	bl	80042a8 <DMA_CalcBaseAndBitshift>
 8003d20:	4603      	mov	r3, r0
 8003d22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d28:	223f      	movs	r2, #63	; 0x3f
 8003d2a:	409a      	lsls	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3718      	adds	r7, #24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	f010803f 	.word	0xf010803f

08003d4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d101      	bne.n	8003d72 <HAL_DMA_Start_IT+0x26>
 8003d6e:	2302      	movs	r3, #2
 8003d70:	e040      	b.n	8003df4 <HAL_DMA_Start_IT+0xa8>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d12f      	bne.n	8003de6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2202      	movs	r2, #2
 8003d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	68b9      	ldr	r1, [r7, #8]
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 fa56 	bl	800424c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da4:	223f      	movs	r2, #63	; 0x3f
 8003da6:	409a      	lsls	r2, r3
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0216 	orr.w	r2, r2, #22
 8003dba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d007      	beq.n	8003dd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0208 	orr.w	r2, r2, #8
 8003dd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]
 8003de4:	e005      	b.n	8003df2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
 8003df0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3718      	adds	r7, #24
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e0a:	f7ff fb61 	bl	80034d0 <HAL_GetTick>
 8003e0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d008      	beq.n	8003e2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2280      	movs	r2, #128	; 0x80
 8003e20:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e052      	b.n	8003ed4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0216 	bic.w	r2, r2, #22
 8003e3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695a      	ldr	r2, [r3, #20]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d103      	bne.n	8003e5e <HAL_DMA_Abort+0x62>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d007      	beq.n	8003e6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0208 	bic.w	r2, r2, #8
 8003e6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0201 	bic.w	r2, r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e7e:	e013      	b.n	8003ea8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e80:	f7ff fb26 	bl	80034d0 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b05      	cmp	r3, #5
 8003e8c:	d90c      	bls.n	8003ea8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2220      	movs	r2, #32
 8003e92:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2203      	movs	r2, #3
 8003e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e015      	b.n	8003ed4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1e4      	bne.n	8003e80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eba:	223f      	movs	r2, #63	; 0x3f
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d004      	beq.n	8003efa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2280      	movs	r2, #128	; 0x80
 8003ef4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e00c      	b.n	8003f14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2205      	movs	r2, #5
 8003efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 0201 	bic.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f2c:	4b8e      	ldr	r3, [pc, #568]	; (8004168 <HAL_DMA_IRQHandler+0x248>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a8e      	ldr	r2, [pc, #568]	; (800416c <HAL_DMA_IRQHandler+0x24c>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	0a9b      	lsrs	r3, r3, #10
 8003f38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f4a:	2208      	movs	r2, #8
 8003f4c:	409a      	lsls	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	4013      	ands	r3, r2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01a      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d013      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0204 	bic.w	r2, r2, #4
 8003f72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f78:	2208      	movs	r2, #8
 8003f7a:	409a      	lsls	r2, r3
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f84:	f043 0201 	orr.w	r2, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f90:	2201      	movs	r2, #1
 8003f92:	409a      	lsls	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4013      	ands	r3, r2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d012      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00b      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fae:	2201      	movs	r2, #1
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fba:	f043 0202 	orr.w	r2, r3, #2
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d012      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00b      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe4:	2204      	movs	r2, #4
 8003fe6:	409a      	lsls	r2, r3
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff0:	f043 0204 	orr.w	r2, r3, #4
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ffc:	2210      	movs	r2, #16
 8003ffe:	409a      	lsls	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4013      	ands	r3, r2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d043      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d03c      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800401a:	2210      	movs	r2, #16
 800401c:	409a      	lsls	r2, r3
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d018      	beq.n	8004062 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d108      	bne.n	8004050 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d024      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	4798      	blx	r3
 800404e:	e01f      	b.n	8004090 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004054:	2b00      	cmp	r3, #0
 8004056:	d01b      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	4798      	blx	r3
 8004060:	e016      	b.n	8004090 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d107      	bne.n	8004080 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0208 	bic.w	r2, r2, #8
 800407e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004094:	2220      	movs	r2, #32
 8004096:	409a      	lsls	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4013      	ands	r3, r2
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 808f 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 8087 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b6:	2220      	movs	r2, #32
 80040b8:	409a      	lsls	r2, r3
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b05      	cmp	r3, #5
 80040c8:	d136      	bne.n	8004138 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f022 0216 	bic.w	r2, r2, #22
 80040d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695a      	ldr	r2, [r3, #20]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d103      	bne.n	80040fa <HAL_DMA_IRQHandler+0x1da>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d007      	beq.n	800410a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0208 	bic.w	r2, r2, #8
 8004108:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800410e:	223f      	movs	r2, #63	; 0x3f
 8004110:	409a      	lsls	r2, r3
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800412a:	2b00      	cmp	r3, #0
 800412c:	d07e      	beq.n	800422c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	4798      	blx	r3
        }
        return;
 8004136:	e079      	b.n	800422c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d01d      	beq.n	8004182 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10d      	bne.n	8004170 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004158:	2b00      	cmp	r3, #0
 800415a:	d031      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	4798      	blx	r3
 8004164:	e02c      	b.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
 8004166:	bf00      	nop
 8004168:	20000200 	.word	0x20000200
 800416c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004174:	2b00      	cmp	r3, #0
 8004176:	d023      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
 8004180:	e01e      	b.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10f      	bne.n	80041b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0210 	bic.w	r2, r2, #16
 800419e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d032      	beq.n	800422e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d022      	beq.n	800421a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2205      	movs	r2, #5
 80041d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0201 	bic.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	3301      	adds	r3, #1
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d307      	bcc.n	8004208 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f2      	bne.n	80041ec <HAL_DMA_IRQHandler+0x2cc>
 8004206:	e000      	b.n	800420a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004208:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	4798      	blx	r3
 800422a:	e000      	b.n	800422e <HAL_DMA_IRQHandler+0x30e>
        return;
 800422c:	bf00      	nop
    }
  }
}
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004240:	4618      	mov	r0, r3
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 8004258:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004268:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	2b40      	cmp	r3, #64	; 0x40
 8004278:	d108      	bne.n	800428c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800428a:	e007      	b.n	800429c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	60da      	str	r2, [r3, #12]
}
 800429c:	bf00      	nop
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	3b10      	subs	r3, #16
 80042b8:	4a14      	ldr	r2, [pc, #80]	; (800430c <DMA_CalcBaseAndBitshift+0x64>)
 80042ba:	fba2 2303 	umull	r2, r3, r2, r3
 80042be:	091b      	lsrs	r3, r3, #4
 80042c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042c2:	4a13      	ldr	r2, [pc, #76]	; (8004310 <DMA_CalcBaseAndBitshift+0x68>)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4413      	add	r3, r2
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	461a      	mov	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d909      	bls.n	80042ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042de:	f023 0303 	bic.w	r3, r3, #3
 80042e2:	1d1a      	adds	r2, r3, #4
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	659a      	str	r2, [r3, #88]	; 0x58
 80042e8:	e007      	b.n	80042fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042f2:	f023 0303 	bic.w	r3, r3, #3
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	aaaaaaab 	.word	0xaaaaaaab
 8004310:	0800e2c8 	.word	0x0800e2c8

08004314 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800431c:	2300      	movs	r3, #0
 800431e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004324:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d11f      	bne.n	800436e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b03      	cmp	r3, #3
 8004332:	d856      	bhi.n	80043e2 <DMA_CheckFifoParam+0xce>
 8004334:	a201      	add	r2, pc, #4	; (adr r2, 800433c <DMA_CheckFifoParam+0x28>)
 8004336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800433a:	bf00      	nop
 800433c:	0800434d 	.word	0x0800434d
 8004340:	0800435f 	.word	0x0800435f
 8004344:	0800434d 	.word	0x0800434d
 8004348:	080043e3 	.word	0x080043e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004350:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d046      	beq.n	80043e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800435c:	e043      	b.n	80043e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004362:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004366:	d140      	bne.n	80043ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800436c:	e03d      	b.n	80043ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004376:	d121      	bne.n	80043bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2b03      	cmp	r3, #3
 800437c:	d837      	bhi.n	80043ee <DMA_CheckFifoParam+0xda>
 800437e:	a201      	add	r2, pc, #4	; (adr r2, 8004384 <DMA_CheckFifoParam+0x70>)
 8004380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004384:	08004395 	.word	0x08004395
 8004388:	0800439b 	.word	0x0800439b
 800438c:	08004395 	.word	0x08004395
 8004390:	080043ad 	.word	0x080043ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	73fb      	strb	r3, [r7, #15]
      break;
 8004398:	e030      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d025      	beq.n	80043f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043aa:	e022      	b.n	80043f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043b4:	d11f      	bne.n	80043f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043ba:	e01c      	b.n	80043f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d903      	bls.n	80043ca <DMA_CheckFifoParam+0xb6>
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	2b03      	cmp	r3, #3
 80043c6:	d003      	beq.n	80043d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043c8:	e018      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	73fb      	strb	r3, [r7, #15]
      break;
 80043ce:	e015      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00e      	beq.n	80043fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	73fb      	strb	r3, [r7, #15]
      break;
 80043e0:	e00b      	b.n	80043fa <DMA_CheckFifoParam+0xe6>
      break;
 80043e2:	bf00      	nop
 80043e4:	e00a      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
 80043e8:	e008      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043ea:	bf00      	nop
 80043ec:	e006      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043ee:	bf00      	nop
 80043f0:	e004      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043f2:	bf00      	nop
 80043f4:	e002      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;   
 80043f6:	bf00      	nop
 80043f8:	e000      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043fa:	bf00      	nop
    }
  } 
  
  return status; 
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop

0800440c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800440c:	b480      	push	{r7}
 800440e:	b089      	sub	sp, #36	; 0x24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004416:	2300      	movs	r3, #0
 8004418:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800441a:	2300      	movs	r3, #0
 800441c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800441e:	2300      	movs	r3, #0
 8004420:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004422:	2300      	movs	r3, #0
 8004424:	61fb      	str	r3, [r7, #28]
 8004426:	e159      	b.n	80046dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004428:	2201      	movs	r2, #1
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	4013      	ands	r3, r2
 800443a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	429a      	cmp	r2, r3
 8004442:	f040 8148 	bne.w	80046d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	2b01      	cmp	r3, #1
 8004450:	d005      	beq.n	800445e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800445a:	2b02      	cmp	r3, #2
 800445c:	d130      	bne.n	80044c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	2203      	movs	r2, #3
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	43db      	mvns	r3, r3
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	4013      	ands	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	4313      	orrs	r3, r2
 8004486:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004494:	2201      	movs	r2, #1
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	43db      	mvns	r3, r3
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4013      	ands	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	091b      	lsrs	r3, r3, #4
 80044aa:	f003 0201 	and.w	r2, r3, #1
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	2b03      	cmp	r3, #3
 80044ca:	d017      	beq.n	80044fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	2203      	movs	r2, #3
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	43db      	mvns	r3, r3
 80044de:	69ba      	ldr	r2, [r7, #24]
 80044e0:	4013      	ands	r3, r2
 80044e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	fa02 f303 	lsl.w	r3, r2, r3
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	69ba      	ldr	r2, [r7, #24]
 80044fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d123      	bne.n	8004550 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	08da      	lsrs	r2, r3, #3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	3208      	adds	r2, #8
 8004510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004514:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	220f      	movs	r2, #15
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4013      	ands	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4313      	orrs	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	08da      	lsrs	r2, r3, #3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3208      	adds	r2, #8
 800454a:	69b9      	ldr	r1, [r7, #24]
 800454c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	2203      	movs	r2, #3
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	43db      	mvns	r3, r3
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	4013      	ands	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f003 0203 	and.w	r2, r3, #3
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4313      	orrs	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 80a2 	beq.w	80046d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004592:	2300      	movs	r3, #0
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	4b57      	ldr	r3, [pc, #348]	; (80046f4 <HAL_GPIO_Init+0x2e8>)
 8004598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459a:	4a56      	ldr	r2, [pc, #344]	; (80046f4 <HAL_GPIO_Init+0x2e8>)
 800459c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045a0:	6453      	str	r3, [r2, #68]	; 0x44
 80045a2:	4b54      	ldr	r3, [pc, #336]	; (80046f4 <HAL_GPIO_Init+0x2e8>)
 80045a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045aa:	60fb      	str	r3, [r7, #12]
 80045ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045ae:	4a52      	ldr	r2, [pc, #328]	; (80046f8 <HAL_GPIO_Init+0x2ec>)
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	089b      	lsrs	r3, r3, #2
 80045b4:	3302      	adds	r3, #2
 80045b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	220f      	movs	r2, #15
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43db      	mvns	r3, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4013      	ands	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a49      	ldr	r2, [pc, #292]	; (80046fc <HAL_GPIO_Init+0x2f0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d019      	beq.n	800460e <HAL_GPIO_Init+0x202>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a48      	ldr	r2, [pc, #288]	; (8004700 <HAL_GPIO_Init+0x2f4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d013      	beq.n	800460a <HAL_GPIO_Init+0x1fe>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a47      	ldr	r2, [pc, #284]	; (8004704 <HAL_GPIO_Init+0x2f8>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00d      	beq.n	8004606 <HAL_GPIO_Init+0x1fa>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a46      	ldr	r2, [pc, #280]	; (8004708 <HAL_GPIO_Init+0x2fc>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d007      	beq.n	8004602 <HAL_GPIO_Init+0x1f6>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a45      	ldr	r2, [pc, #276]	; (800470c <HAL_GPIO_Init+0x300>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d101      	bne.n	80045fe <HAL_GPIO_Init+0x1f2>
 80045fa:	2304      	movs	r3, #4
 80045fc:	e008      	b.n	8004610 <HAL_GPIO_Init+0x204>
 80045fe:	2307      	movs	r3, #7
 8004600:	e006      	b.n	8004610 <HAL_GPIO_Init+0x204>
 8004602:	2303      	movs	r3, #3
 8004604:	e004      	b.n	8004610 <HAL_GPIO_Init+0x204>
 8004606:	2302      	movs	r3, #2
 8004608:	e002      	b.n	8004610 <HAL_GPIO_Init+0x204>
 800460a:	2301      	movs	r3, #1
 800460c:	e000      	b.n	8004610 <HAL_GPIO_Init+0x204>
 800460e:	2300      	movs	r3, #0
 8004610:	69fa      	ldr	r2, [r7, #28]
 8004612:	f002 0203 	and.w	r2, r2, #3
 8004616:	0092      	lsls	r2, r2, #2
 8004618:	4093      	lsls	r3, r2
 800461a:	69ba      	ldr	r2, [r7, #24]
 800461c:	4313      	orrs	r3, r2
 800461e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004620:	4935      	ldr	r1, [pc, #212]	; (80046f8 <HAL_GPIO_Init+0x2ec>)
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	089b      	lsrs	r3, r3, #2
 8004626:	3302      	adds	r3, #2
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800462e:	4b38      	ldr	r3, [pc, #224]	; (8004710 <HAL_GPIO_Init+0x304>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	43db      	mvns	r3, r3
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	4013      	ands	r3, r2
 800463c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	4313      	orrs	r3, r2
 8004650:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004652:	4a2f      	ldr	r2, [pc, #188]	; (8004710 <HAL_GPIO_Init+0x304>)
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004658:	4b2d      	ldr	r3, [pc, #180]	; (8004710 <HAL_GPIO_Init+0x304>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	43db      	mvns	r3, r3
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	4013      	ands	r3, r2
 8004666:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4313      	orrs	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800467c:	4a24      	ldr	r2, [pc, #144]	; (8004710 <HAL_GPIO_Init+0x304>)
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004682:	4b23      	ldr	r3, [pc, #140]	; (8004710 <HAL_GPIO_Init+0x304>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	43db      	mvns	r3, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4013      	ands	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046a6:	4a1a      	ldr	r2, [pc, #104]	; (8004710 <HAL_GPIO_Init+0x304>)
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046ac:	4b18      	ldr	r3, [pc, #96]	; (8004710 <HAL_GPIO_Init+0x304>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	43db      	mvns	r3, r3
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	4013      	ands	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046d0:	4a0f      	ldr	r2, [pc, #60]	; (8004710 <HAL_GPIO_Init+0x304>)
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	3301      	adds	r3, #1
 80046da:	61fb      	str	r3, [r7, #28]
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	2b0f      	cmp	r3, #15
 80046e0:	f67f aea2 	bls.w	8004428 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	3724      	adds	r7, #36	; 0x24
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	40023800 	.word	0x40023800
 80046f8:	40013800 	.word	0x40013800
 80046fc:	40020000 	.word	0x40020000
 8004700:	40020400 	.word	0x40020400
 8004704:	40020800 	.word	0x40020800
 8004708:	40020c00 	.word	0x40020c00
 800470c:	40021000 	.word	0x40021000
 8004710:	40013c00 	.word	0x40013c00

08004714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	807b      	strh	r3, [r7, #2]
 8004720:	4613      	mov	r3, r2
 8004722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004724:	787b      	ldrb	r3, [r7, #1]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800472a:	887a      	ldrh	r2, [r7, #2]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004730:	e003      	b.n	800473a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004732:	887b      	ldrh	r3, [r7, #2]
 8004734:	041a      	lsls	r2, r3, #16
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	619a      	str	r2, [r3, #24]
}
 800473a:	bf00      	nop
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
	...

08004748 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e12b      	b.n	80049b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004760:	b2db      	uxtb	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	d106      	bne.n	8004774 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7fd f918 	bl	80019a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2224      	movs	r2, #36	; 0x24
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0201 	bic.w	r2, r2, #1
 800478a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800479a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047ac:	f000 fd80 	bl	80052b0 <HAL_RCC_GetPCLK1Freq>
 80047b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	4a81      	ldr	r2, [pc, #516]	; (80049bc <HAL_I2C_Init+0x274>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d807      	bhi.n	80047cc <HAL_I2C_Init+0x84>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4a80      	ldr	r2, [pc, #512]	; (80049c0 <HAL_I2C_Init+0x278>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	bf94      	ite	ls
 80047c4:	2301      	movls	r3, #1
 80047c6:	2300      	movhi	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	e006      	b.n	80047da <HAL_I2C_Init+0x92>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4a7d      	ldr	r2, [pc, #500]	; (80049c4 <HAL_I2C_Init+0x27c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	bf94      	ite	ls
 80047d4:	2301      	movls	r3, #1
 80047d6:	2300      	movhi	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e0e7      	b.n	80049b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	4a78      	ldr	r2, [pc, #480]	; (80049c8 <HAL_I2C_Init+0x280>)
 80047e6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ea:	0c9b      	lsrs	r3, r3, #18
 80047ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68ba      	ldr	r2, [r7, #8]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	4a6a      	ldr	r2, [pc, #424]	; (80049bc <HAL_I2C_Init+0x274>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d802      	bhi.n	800481c <HAL_I2C_Init+0xd4>
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	3301      	adds	r3, #1
 800481a:	e009      	b.n	8004830 <HAL_I2C_Init+0xe8>
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004822:	fb02 f303 	mul.w	r3, r2, r3
 8004826:	4a69      	ldr	r2, [pc, #420]	; (80049cc <HAL_I2C_Init+0x284>)
 8004828:	fba2 2303 	umull	r2, r3, r2, r3
 800482c:	099b      	lsrs	r3, r3, #6
 800482e:	3301      	adds	r3, #1
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	6812      	ldr	r2, [r2, #0]
 8004834:	430b      	orrs	r3, r1
 8004836:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004842:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	495c      	ldr	r1, [pc, #368]	; (80049bc <HAL_I2C_Init+0x274>)
 800484c:	428b      	cmp	r3, r1
 800484e:	d819      	bhi.n	8004884 <HAL_I2C_Init+0x13c>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	1e59      	subs	r1, r3, #1
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	fbb1 f3f3 	udiv	r3, r1, r3
 800485e:	1c59      	adds	r1, r3, #1
 8004860:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004864:	400b      	ands	r3, r1
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00a      	beq.n	8004880 <HAL_I2C_Init+0x138>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1e59      	subs	r1, r3, #1
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	fbb1 f3f3 	udiv	r3, r1, r3
 8004878:	3301      	adds	r3, #1
 800487a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800487e:	e051      	b.n	8004924 <HAL_I2C_Init+0x1dc>
 8004880:	2304      	movs	r3, #4
 8004882:	e04f      	b.n	8004924 <HAL_I2C_Init+0x1dc>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d111      	bne.n	80048b0 <HAL_I2C_Init+0x168>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	1e58      	subs	r0, r3, #1
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6859      	ldr	r1, [r3, #4]
 8004894:	460b      	mov	r3, r1
 8004896:	005b      	lsls	r3, r3, #1
 8004898:	440b      	add	r3, r1
 800489a:	fbb0 f3f3 	udiv	r3, r0, r3
 800489e:	3301      	adds	r3, #1
 80048a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	bf0c      	ite	eq
 80048a8:	2301      	moveq	r3, #1
 80048aa:	2300      	movne	r3, #0
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	e012      	b.n	80048d6 <HAL_I2C_Init+0x18e>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	1e58      	subs	r0, r3, #1
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6859      	ldr	r1, [r3, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	440b      	add	r3, r1
 80048be:	0099      	lsls	r1, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048c6:	3301      	adds	r3, #1
 80048c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	bf0c      	ite	eq
 80048d0:	2301      	moveq	r3, #1
 80048d2:	2300      	movne	r3, #0
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <HAL_I2C_Init+0x196>
 80048da:	2301      	movs	r3, #1
 80048dc:	e022      	b.n	8004924 <HAL_I2C_Init+0x1dc>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10e      	bne.n	8004904 <HAL_I2C_Init+0x1bc>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1e58      	subs	r0, r3, #1
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6859      	ldr	r1, [r3, #4]
 80048ee:	460b      	mov	r3, r1
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	440b      	add	r3, r1
 80048f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f8:	3301      	adds	r3, #1
 80048fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004902:	e00f      	b.n	8004924 <HAL_I2C_Init+0x1dc>
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	1e58      	subs	r0, r3, #1
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6859      	ldr	r1, [r3, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	0099      	lsls	r1, r3, #2
 8004914:	440b      	add	r3, r1
 8004916:	fbb0 f3f3 	udiv	r3, r0, r3
 800491a:	3301      	adds	r3, #1
 800491c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004920:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	6809      	ldr	r1, [r1, #0]
 8004928:	4313      	orrs	r3, r2
 800492a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69da      	ldr	r2, [r3, #28]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	431a      	orrs	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004952:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	6911      	ldr	r1, [r2, #16]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	68d2      	ldr	r2, [r2, #12]
 800495e:	4311      	orrs	r1, r2
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	6812      	ldr	r2, [r2, #0]
 8004964:	430b      	orrs	r3, r1
 8004966:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	695a      	ldr	r2, [r3, #20]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	431a      	orrs	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f042 0201 	orr.w	r2, r2, #1
 8004992:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2220      	movs	r2, #32
 800499e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	000186a0 	.word	0x000186a0
 80049c0:	001e847f 	.word	0x001e847f
 80049c4:	003d08ff 	.word	0x003d08ff
 80049c8:	431bde83 	.word	0x431bde83
 80049cc:	10624dd3 	.word	0x10624dd3

080049d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e267      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d075      	beq.n	8004ada <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049ee:	4b88      	ldr	r3, [pc, #544]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 030c 	and.w	r3, r3, #12
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	d00c      	beq.n	8004a14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fa:	4b85      	ldr	r3, [pc, #532]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a02:	2b08      	cmp	r3, #8
 8004a04:	d112      	bne.n	8004a2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a06:	4b82      	ldr	r3, [pc, #520]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a12:	d10b      	bne.n	8004a2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a14:	4b7e      	ldr	r3, [pc, #504]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d05b      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x108>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d157      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e242      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a34:	d106      	bne.n	8004a44 <HAL_RCC_OscConfig+0x74>
 8004a36:	4b76      	ldr	r3, [pc, #472]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a75      	ldr	r2, [pc, #468]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	e01d      	b.n	8004a80 <HAL_RCC_OscConfig+0xb0>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a4c:	d10c      	bne.n	8004a68 <HAL_RCC_OscConfig+0x98>
 8004a4e:	4b70      	ldr	r3, [pc, #448]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a6f      	ldr	r2, [pc, #444]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	4b6d      	ldr	r3, [pc, #436]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a6c      	ldr	r2, [pc, #432]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	e00b      	b.n	8004a80 <HAL_RCC_OscConfig+0xb0>
 8004a68:	4b69      	ldr	r3, [pc, #420]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a68      	ldr	r2, [pc, #416]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	4b66      	ldr	r3, [pc, #408]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a65      	ldr	r2, [pc, #404]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d013      	beq.n	8004ab0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a88:	f7fe fd22 	bl	80034d0 <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a90:	f7fe fd1e 	bl	80034d0 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b64      	cmp	r3, #100	; 0x64
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e207      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa2:	4b5b      	ldr	r3, [pc, #364]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d0f0      	beq.n	8004a90 <HAL_RCC_OscConfig+0xc0>
 8004aae:	e014      	b.n	8004ada <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab0:	f7fe fd0e 	bl	80034d0 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ab6:	e008      	b.n	8004aca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ab8:	f7fe fd0a 	bl	80034d0 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b64      	cmp	r3, #100	; 0x64
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e1f3      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aca:	4b51      	ldr	r3, [pc, #324]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f0      	bne.n	8004ab8 <HAL_RCC_OscConfig+0xe8>
 8004ad6:	e000      	b.n	8004ada <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d063      	beq.n	8004bae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ae6:	4b4a      	ldr	r3, [pc, #296]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00b      	beq.n	8004b0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004af2:	4b47      	ldr	r3, [pc, #284]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004afa:	2b08      	cmp	r3, #8
 8004afc:	d11c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afe:	4b44      	ldr	r3, [pc, #272]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d116      	bne.n	8004b38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b0a:	4b41      	ldr	r3, [pc, #260]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_RCC_OscConfig+0x152>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d001      	beq.n	8004b22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e1c7      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b22:	4b3b      	ldr	r3, [pc, #236]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	4937      	ldr	r1, [pc, #220]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b36:	e03a      	b.n	8004bae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d020      	beq.n	8004b82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b40:	4b34      	ldr	r3, [pc, #208]	; (8004c14 <HAL_RCC_OscConfig+0x244>)
 8004b42:	2201      	movs	r2, #1
 8004b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b46:	f7fe fcc3 	bl	80034d0 <HAL_GetTick>
 8004b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b4e:	f7fe fcbf 	bl	80034d0 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e1a8      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b60:	4b2b      	ldr	r3, [pc, #172]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0f0      	beq.n	8004b4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6c:	4b28      	ldr	r3, [pc, #160]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4925      	ldr	r1, [pc, #148]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	600b      	str	r3, [r1, #0]
 8004b80:	e015      	b.n	8004bae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b82:	4b24      	ldr	r3, [pc, #144]	; (8004c14 <HAL_RCC_OscConfig+0x244>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b88:	f7fe fca2 	bl	80034d0 <HAL_GetTick>
 8004b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8e:	e008      	b.n	8004ba2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b90:	f7fe fc9e 	bl	80034d0 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e187      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ba2:	4b1b      	ldr	r3, [pc, #108]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1f0      	bne.n	8004b90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d036      	beq.n	8004c28 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d016      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bc2:	4b15      	ldr	r3, [pc, #84]	; (8004c18 <HAL_RCC_OscConfig+0x248>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc8:	f7fe fc82 	bl	80034d0 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bd0:	f7fe fc7e 	bl	80034d0 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e167      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004be2:	4b0b      	ldr	r3, [pc, #44]	; (8004c10 <HAL_RCC_OscConfig+0x240>)
 8004be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x200>
 8004bee:	e01b      	b.n	8004c28 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bf0:	4b09      	ldr	r3, [pc, #36]	; (8004c18 <HAL_RCC_OscConfig+0x248>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf6:	f7fe fc6b 	bl	80034d0 <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bfc:	e00e      	b.n	8004c1c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bfe:	f7fe fc67 	bl	80034d0 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d907      	bls.n	8004c1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e150      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
 8004c10:	40023800 	.word	0x40023800
 8004c14:	42470000 	.word	0x42470000
 8004c18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c1c:	4b88      	ldr	r3, [pc, #544]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004c1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1ea      	bne.n	8004bfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 8097 	beq.w	8004d64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c36:	2300      	movs	r3, #0
 8004c38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c3a:	4b81      	ldr	r3, [pc, #516]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10f      	bne.n	8004c66 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c46:	2300      	movs	r3, #0
 8004c48:	60bb      	str	r3, [r7, #8]
 8004c4a:	4b7d      	ldr	r3, [pc, #500]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	4a7c      	ldr	r2, [pc, #496]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c54:	6413      	str	r3, [r2, #64]	; 0x40
 8004c56:	4b7a      	ldr	r3, [pc, #488]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c5e:	60bb      	str	r3, [r7, #8]
 8004c60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c62:	2301      	movs	r3, #1
 8004c64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c66:	4b77      	ldr	r3, [pc, #476]	; (8004e44 <HAL_RCC_OscConfig+0x474>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d118      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c72:	4b74      	ldr	r3, [pc, #464]	; (8004e44 <HAL_RCC_OscConfig+0x474>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a73      	ldr	r2, [pc, #460]	; (8004e44 <HAL_RCC_OscConfig+0x474>)
 8004c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c7e:	f7fe fc27 	bl	80034d0 <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c84:	e008      	b.n	8004c98 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c86:	f7fe fc23 	bl	80034d0 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e10c      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c98:	4b6a      	ldr	r3, [pc, #424]	; (8004e44 <HAL_RCC_OscConfig+0x474>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0f0      	beq.n	8004c86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d106      	bne.n	8004cba <HAL_RCC_OscConfig+0x2ea>
 8004cac:	4b64      	ldr	r3, [pc, #400]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb0:	4a63      	ldr	r2, [pc, #396]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cb2:	f043 0301 	orr.w	r3, r3, #1
 8004cb6:	6713      	str	r3, [r2, #112]	; 0x70
 8004cb8:	e01c      	b.n	8004cf4 <HAL_RCC_OscConfig+0x324>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2b05      	cmp	r3, #5
 8004cc0:	d10c      	bne.n	8004cdc <HAL_RCC_OscConfig+0x30c>
 8004cc2:	4b5f      	ldr	r3, [pc, #380]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc6:	4a5e      	ldr	r2, [pc, #376]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cc8:	f043 0304 	orr.w	r3, r3, #4
 8004ccc:	6713      	str	r3, [r2, #112]	; 0x70
 8004cce:	4b5c      	ldr	r3, [pc, #368]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd2:	4a5b      	ldr	r2, [pc, #364]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cd4:	f043 0301 	orr.w	r3, r3, #1
 8004cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8004cda:	e00b      	b.n	8004cf4 <HAL_RCC_OscConfig+0x324>
 8004cdc:	4b58      	ldr	r3, [pc, #352]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce0:	4a57      	ldr	r2, [pc, #348]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004ce2:	f023 0301 	bic.w	r3, r3, #1
 8004ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce8:	4b55      	ldr	r3, [pc, #340]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cec:	4a54      	ldr	r2, [pc, #336]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004cee:	f023 0304 	bic.w	r3, r3, #4
 8004cf2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d015      	beq.n	8004d28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cfc:	f7fe fbe8 	bl	80034d0 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d02:	e00a      	b.n	8004d1a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d04:	f7fe fbe4 	bl	80034d0 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e0cb      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d1a:	4b49      	ldr	r3, [pc, #292]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d0ee      	beq.n	8004d04 <HAL_RCC_OscConfig+0x334>
 8004d26:	e014      	b.n	8004d52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d28:	f7fe fbd2 	bl	80034d0 <HAL_GetTick>
 8004d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d2e:	e00a      	b.n	8004d46 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d30:	f7fe fbce 	bl	80034d0 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e0b5      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d46:	4b3e      	ldr	r3, [pc, #248]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1ee      	bne.n	8004d30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d52:	7dfb      	ldrb	r3, [r7, #23]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d105      	bne.n	8004d64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d58:	4b39      	ldr	r3, [pc, #228]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5c:	4a38      	ldr	r2, [pc, #224]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004d5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 80a1 	beq.w	8004eb0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d6e:	4b34      	ldr	r3, [pc, #208]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f003 030c 	and.w	r3, r3, #12
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d05c      	beq.n	8004e34 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d141      	bne.n	8004e06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d82:	4b31      	ldr	r3, [pc, #196]	; (8004e48 <HAL_RCC_OscConfig+0x478>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d88:	f7fe fba2 	bl	80034d0 <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d90:	f7fe fb9e 	bl	80034d0 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e087      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da2:	4b27      	ldr	r3, [pc, #156]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1f0      	bne.n	8004d90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	69da      	ldr	r2, [r3, #28]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbc:	019b      	lsls	r3, r3, #6
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc4:	085b      	lsrs	r3, r3, #1
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	041b      	lsls	r3, r3, #16
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd0:	061b      	lsls	r3, r3, #24
 8004dd2:	491b      	ldr	r1, [pc, #108]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dd8:	4b1b      	ldr	r3, [pc, #108]	; (8004e48 <HAL_RCC_OscConfig+0x478>)
 8004dda:	2201      	movs	r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dde:	f7fe fb77 	bl	80034d0 <HAL_GetTick>
 8004de2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004de4:	e008      	b.n	8004df8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004de6:	f7fe fb73 	bl	80034d0 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d901      	bls.n	8004df8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e05c      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004df8:	4b11      	ldr	r3, [pc, #68]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d0f0      	beq.n	8004de6 <HAL_RCC_OscConfig+0x416>
 8004e04:	e054      	b.n	8004eb0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e06:	4b10      	ldr	r3, [pc, #64]	; (8004e48 <HAL_RCC_OscConfig+0x478>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0c:	f7fe fb60 	bl	80034d0 <HAL_GetTick>
 8004e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e12:	e008      	b.n	8004e26 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e14:	f7fe fb5c 	bl	80034d0 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e045      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e26:	4b06      	ldr	r3, [pc, #24]	; (8004e40 <HAL_RCC_OscConfig+0x470>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1f0      	bne.n	8004e14 <HAL_RCC_OscConfig+0x444>
 8004e32:	e03d      	b.n	8004eb0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d107      	bne.n	8004e4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e038      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
 8004e40:	40023800 	.word	0x40023800
 8004e44:	40007000 	.word	0x40007000
 8004e48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e4c:	4b1b      	ldr	r3, [pc, #108]	; (8004ebc <HAL_RCC_OscConfig+0x4ec>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d028      	beq.n	8004eac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d121      	bne.n	8004eac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d11a      	bne.n	8004eac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d111      	bne.n	8004eac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e92:	085b      	lsrs	r3, r3, #1
 8004e94:	3b01      	subs	r3, #1
 8004e96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d107      	bne.n	8004eac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d001      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40023800 	.word	0x40023800

08004ec0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e0cc      	b.n	800506e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ed4:	4b68      	ldr	r3, [pc, #416]	; (8005078 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0307 	and.w	r3, r3, #7
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d90c      	bls.n	8004efc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ee2:	4b65      	ldr	r3, [pc, #404]	; (8005078 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eea:	4b63      	ldr	r3, [pc, #396]	; (8005078 <HAL_RCC_ClockConfig+0x1b8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0307 	and.w	r3, r3, #7
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d001      	beq.n	8004efc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e0b8      	b.n	800506e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0302 	and.w	r3, r3, #2
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d020      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d005      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f14:	4b59      	ldr	r3, [pc, #356]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	4a58      	ldr	r2, [pc, #352]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f1e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0308 	and.w	r3, r3, #8
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f2c:	4b53      	ldr	r3, [pc, #332]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	4a52      	ldr	r2, [pc, #328]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f38:	4b50      	ldr	r3, [pc, #320]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	494d      	ldr	r1, [pc, #308]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d044      	beq.n	8004fe0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d107      	bne.n	8004f6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5e:	4b47      	ldr	r3, [pc, #284]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d119      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e07f      	b.n	800506e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d003      	beq.n	8004f7e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f7a:	2b03      	cmp	r3, #3
 8004f7c:	d107      	bne.n	8004f8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f7e:	4b3f      	ldr	r3, [pc, #252]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d109      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e06f      	b.n	800506e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f8e:	4b3b      	ldr	r3, [pc, #236]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d101      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e067      	b.n	800506e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f9e:	4b37      	ldr	r3, [pc, #220]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f023 0203 	bic.w	r2, r3, #3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	4934      	ldr	r1, [pc, #208]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fb0:	f7fe fa8e 	bl	80034d0 <HAL_GetTick>
 8004fb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fb6:	e00a      	b.n	8004fce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb8:	f7fe fa8a 	bl	80034d0 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e04f      	b.n	800506e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fce:	4b2b      	ldr	r3, [pc, #172]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f003 020c 	and.w	r2, r3, #12
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d1eb      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fe0:	4b25      	ldr	r3, [pc, #148]	; (8005078 <HAL_RCC_ClockConfig+0x1b8>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	683a      	ldr	r2, [r7, #0]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d20c      	bcs.n	8005008 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fee:	4b22      	ldr	r3, [pc, #136]	; (8005078 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	b2d2      	uxtb	r2, r2
 8004ff4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff6:	4b20      	ldr	r3, [pc, #128]	; (8005078 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0307 	and.w	r3, r3, #7
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	429a      	cmp	r2, r3
 8005002:	d001      	beq.n	8005008 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e032      	b.n	800506e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	2b00      	cmp	r3, #0
 8005012:	d008      	beq.n	8005026 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005014:	4b19      	ldr	r3, [pc, #100]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	4916      	ldr	r1, [pc, #88]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8005022:	4313      	orrs	r3, r2
 8005024:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d009      	beq.n	8005046 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005032:	4b12      	ldr	r3, [pc, #72]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	490e      	ldr	r1, [pc, #56]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	4313      	orrs	r3, r2
 8005044:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005046:	f000 f821 	bl	800508c <HAL_RCC_GetSysClockFreq>
 800504a:	4602      	mov	r2, r0
 800504c:	4b0b      	ldr	r3, [pc, #44]	; (800507c <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	091b      	lsrs	r3, r3, #4
 8005052:	f003 030f 	and.w	r3, r3, #15
 8005056:	490a      	ldr	r1, [pc, #40]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8005058:	5ccb      	ldrb	r3, [r1, r3]
 800505a:	fa22 f303 	lsr.w	r3, r2, r3
 800505e:	4a09      	ldr	r2, [pc, #36]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8005060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005062:	4b09      	ldr	r3, [pc, #36]	; (8005088 <HAL_RCC_ClockConfig+0x1c8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4618      	mov	r0, r3
 8005068:	f7fe f9ee 	bl	8003448 <HAL_InitTick>

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	40023c00 	.word	0x40023c00
 800507c:	40023800 	.word	0x40023800
 8005080:	0800e2b0 	.word	0x0800e2b0
 8005084:	20000200 	.word	0x20000200
 8005088:	20000204 	.word	0x20000204

0800508c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800508c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005090:	b094      	sub	sp, #80	; 0x50
 8005092:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	647b      	str	r3, [r7, #68]	; 0x44
 8005098:	2300      	movs	r3, #0
 800509a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800509c:	2300      	movs	r3, #0
 800509e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050a4:	4b79      	ldr	r3, [pc, #484]	; (800528c <HAL_RCC_GetSysClockFreq+0x200>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 030c 	and.w	r3, r3, #12
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d00d      	beq.n	80050cc <HAL_RCC_GetSysClockFreq+0x40>
 80050b0:	2b08      	cmp	r3, #8
 80050b2:	f200 80e1 	bhi.w	8005278 <HAL_RCC_GetSysClockFreq+0x1ec>
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d002      	beq.n	80050c0 <HAL_RCC_GetSysClockFreq+0x34>
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d003      	beq.n	80050c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80050be:	e0db      	b.n	8005278 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050c0:	4b73      	ldr	r3, [pc, #460]	; (8005290 <HAL_RCC_GetSysClockFreq+0x204>)
 80050c2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80050c4:	e0db      	b.n	800527e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050c6:	4b73      	ldr	r3, [pc, #460]	; (8005294 <HAL_RCC_GetSysClockFreq+0x208>)
 80050c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050ca:	e0d8      	b.n	800527e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050cc:	4b6f      	ldr	r3, [pc, #444]	; (800528c <HAL_RCC_GetSysClockFreq+0x200>)
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050d4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050d6:	4b6d      	ldr	r3, [pc, #436]	; (800528c <HAL_RCC_GetSysClockFreq+0x200>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d063      	beq.n	80051aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050e2:	4b6a      	ldr	r3, [pc, #424]	; (800528c <HAL_RCC_GetSysClockFreq+0x200>)
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	099b      	lsrs	r3, r3, #6
 80050e8:	2200      	movs	r2, #0
 80050ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80050ec:	63fa      	str	r2, [r7, #60]	; 0x3c
 80050ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050f4:	633b      	str	r3, [r7, #48]	; 0x30
 80050f6:	2300      	movs	r3, #0
 80050f8:	637b      	str	r3, [r7, #52]	; 0x34
 80050fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80050fe:	4622      	mov	r2, r4
 8005100:	462b      	mov	r3, r5
 8005102:	f04f 0000 	mov.w	r0, #0
 8005106:	f04f 0100 	mov.w	r1, #0
 800510a:	0159      	lsls	r1, r3, #5
 800510c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005110:	0150      	lsls	r0, r2, #5
 8005112:	4602      	mov	r2, r0
 8005114:	460b      	mov	r3, r1
 8005116:	4621      	mov	r1, r4
 8005118:	1a51      	subs	r1, r2, r1
 800511a:	6139      	str	r1, [r7, #16]
 800511c:	4629      	mov	r1, r5
 800511e:	eb63 0301 	sbc.w	r3, r3, r1
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	f04f 0200 	mov.w	r2, #0
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005130:	4659      	mov	r1, fp
 8005132:	018b      	lsls	r3, r1, #6
 8005134:	4651      	mov	r1, sl
 8005136:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800513a:	4651      	mov	r1, sl
 800513c:	018a      	lsls	r2, r1, #6
 800513e:	4651      	mov	r1, sl
 8005140:	ebb2 0801 	subs.w	r8, r2, r1
 8005144:	4659      	mov	r1, fp
 8005146:	eb63 0901 	sbc.w	r9, r3, r1
 800514a:	f04f 0200 	mov.w	r2, #0
 800514e:	f04f 0300 	mov.w	r3, #0
 8005152:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005156:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800515a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800515e:	4690      	mov	r8, r2
 8005160:	4699      	mov	r9, r3
 8005162:	4623      	mov	r3, r4
 8005164:	eb18 0303 	adds.w	r3, r8, r3
 8005168:	60bb      	str	r3, [r7, #8]
 800516a:	462b      	mov	r3, r5
 800516c:	eb49 0303 	adc.w	r3, r9, r3
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	f04f 0200 	mov.w	r2, #0
 8005176:	f04f 0300 	mov.w	r3, #0
 800517a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800517e:	4629      	mov	r1, r5
 8005180:	024b      	lsls	r3, r1, #9
 8005182:	4621      	mov	r1, r4
 8005184:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005188:	4621      	mov	r1, r4
 800518a:	024a      	lsls	r2, r1, #9
 800518c:	4610      	mov	r0, r2
 800518e:	4619      	mov	r1, r3
 8005190:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005192:	2200      	movs	r2, #0
 8005194:	62bb      	str	r3, [r7, #40]	; 0x28
 8005196:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005198:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800519c:	f7fb fd7c 	bl	8000c98 <__aeabi_uldivmod>
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	4613      	mov	r3, r2
 80051a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051a8:	e058      	b.n	800525c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051aa:	4b38      	ldr	r3, [pc, #224]	; (800528c <HAL_RCC_GetSysClockFreq+0x200>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	099b      	lsrs	r3, r3, #6
 80051b0:	2200      	movs	r2, #0
 80051b2:	4618      	mov	r0, r3
 80051b4:	4611      	mov	r1, r2
 80051b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051ba:	623b      	str	r3, [r7, #32]
 80051bc:	2300      	movs	r3, #0
 80051be:	627b      	str	r3, [r7, #36]	; 0x24
 80051c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051c4:	4642      	mov	r2, r8
 80051c6:	464b      	mov	r3, r9
 80051c8:	f04f 0000 	mov.w	r0, #0
 80051cc:	f04f 0100 	mov.w	r1, #0
 80051d0:	0159      	lsls	r1, r3, #5
 80051d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051d6:	0150      	lsls	r0, r2, #5
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	4641      	mov	r1, r8
 80051de:	ebb2 0a01 	subs.w	sl, r2, r1
 80051e2:	4649      	mov	r1, r9
 80051e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80051e8:	f04f 0200 	mov.w	r2, #0
 80051ec:	f04f 0300 	mov.w	r3, #0
 80051f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80051f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80051f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80051fc:	ebb2 040a 	subs.w	r4, r2, sl
 8005200:	eb63 050b 	sbc.w	r5, r3, fp
 8005204:	f04f 0200 	mov.w	r2, #0
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	00eb      	lsls	r3, r5, #3
 800520e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005212:	00e2      	lsls	r2, r4, #3
 8005214:	4614      	mov	r4, r2
 8005216:	461d      	mov	r5, r3
 8005218:	4643      	mov	r3, r8
 800521a:	18e3      	adds	r3, r4, r3
 800521c:	603b      	str	r3, [r7, #0]
 800521e:	464b      	mov	r3, r9
 8005220:	eb45 0303 	adc.w	r3, r5, r3
 8005224:	607b      	str	r3, [r7, #4]
 8005226:	f04f 0200 	mov.w	r2, #0
 800522a:	f04f 0300 	mov.w	r3, #0
 800522e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005232:	4629      	mov	r1, r5
 8005234:	028b      	lsls	r3, r1, #10
 8005236:	4621      	mov	r1, r4
 8005238:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800523c:	4621      	mov	r1, r4
 800523e:	028a      	lsls	r2, r1, #10
 8005240:	4610      	mov	r0, r2
 8005242:	4619      	mov	r1, r3
 8005244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005246:	2200      	movs	r2, #0
 8005248:	61bb      	str	r3, [r7, #24]
 800524a:	61fa      	str	r2, [r7, #28]
 800524c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005250:	f7fb fd22 	bl	8000c98 <__aeabi_uldivmod>
 8005254:	4602      	mov	r2, r0
 8005256:	460b      	mov	r3, r1
 8005258:	4613      	mov	r3, r2
 800525a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800525c:	4b0b      	ldr	r3, [pc, #44]	; (800528c <HAL_RCC_GetSysClockFreq+0x200>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	0c1b      	lsrs	r3, r3, #16
 8005262:	f003 0303 	and.w	r3, r3, #3
 8005266:	3301      	adds	r3, #1
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800526c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800526e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005270:	fbb2 f3f3 	udiv	r3, r2, r3
 8005274:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005276:	e002      	b.n	800527e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005278:	4b05      	ldr	r3, [pc, #20]	; (8005290 <HAL_RCC_GetSysClockFreq+0x204>)
 800527a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800527c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800527e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005280:	4618      	mov	r0, r3
 8005282:	3750      	adds	r7, #80	; 0x50
 8005284:	46bd      	mov	sp, r7
 8005286:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800528a:	bf00      	nop
 800528c:	40023800 	.word	0x40023800
 8005290:	00f42400 	.word	0x00f42400
 8005294:	007a1200 	.word	0x007a1200

08005298 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005298:	b480      	push	{r7}
 800529a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800529c:	4b03      	ldr	r3, [pc, #12]	; (80052ac <HAL_RCC_GetHCLKFreq+0x14>)
 800529e:	681b      	ldr	r3, [r3, #0]
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	20000200 	.word	0x20000200

080052b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80052b4:	f7ff fff0 	bl	8005298 <HAL_RCC_GetHCLKFreq>
 80052b8:	4602      	mov	r2, r0
 80052ba:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	0a9b      	lsrs	r3, r3, #10
 80052c0:	f003 0307 	and.w	r3, r3, #7
 80052c4:	4903      	ldr	r1, [pc, #12]	; (80052d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052c6:	5ccb      	ldrb	r3, [r1, r3]
 80052c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	40023800 	.word	0x40023800
 80052d4:	0800e2c0 	.word	0x0800e2c0

080052d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80052dc:	f7ff ffdc 	bl	8005298 <HAL_RCC_GetHCLKFreq>
 80052e0:	4602      	mov	r2, r0
 80052e2:	4b05      	ldr	r3, [pc, #20]	; (80052f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	0b5b      	lsrs	r3, r3, #13
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	4903      	ldr	r1, [pc, #12]	; (80052fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80052ee:	5ccb      	ldrb	r3, [r1, r3]
 80052f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	40023800 	.word	0x40023800
 80052fc:	0800e2c0 	.word	0x0800e2c0

08005300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e04c      	b.n	80053ac <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d111      	bne.n	8005342 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f001 fc16 	bl	8006b58 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005330:	2b00      	cmp	r3, #0
 8005332:	d102      	bne.n	800533a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a1f      	ldr	r2, [pc, #124]	; (80053b4 <HAL_TIM_Base_Init+0xb4>)
 8005338:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2202      	movs	r2, #2
 8005346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	3304      	adds	r3, #4
 8005352:	4619      	mov	r1, r3
 8005354:	4610      	mov	r0, r2
 8005356:	f001 f933 	bl	80065c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2201      	movs	r2, #1
 8005386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	08002fc1 	.word	0x08002fc1

080053b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d001      	beq.n	80053d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e03c      	b.n	800544a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a1e      	ldr	r2, [pc, #120]	; (8005458 <HAL_TIM_Base_Start+0xa0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d018      	beq.n	8005414 <HAL_TIM_Base_Start+0x5c>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053ea:	d013      	beq.n	8005414 <HAL_TIM_Base_Start+0x5c>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a1a      	ldr	r2, [pc, #104]	; (800545c <HAL_TIM_Base_Start+0xa4>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d00e      	beq.n	8005414 <HAL_TIM_Base_Start+0x5c>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a19      	ldr	r2, [pc, #100]	; (8005460 <HAL_TIM_Base_Start+0xa8>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d009      	beq.n	8005414 <HAL_TIM_Base_Start+0x5c>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a17      	ldr	r2, [pc, #92]	; (8005464 <HAL_TIM_Base_Start+0xac>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d004      	beq.n	8005414 <HAL_TIM_Base_Start+0x5c>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a16      	ldr	r2, [pc, #88]	; (8005468 <HAL_TIM_Base_Start+0xb0>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d111      	bne.n	8005438 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 0307 	and.w	r3, r3, #7
 800541e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2b06      	cmp	r3, #6
 8005424:	d010      	beq.n	8005448 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0201 	orr.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005436:	e007      	b.n	8005448 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0201 	orr.w	r2, r2, #1
 8005446:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3714      	adds	r7, #20
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	40010000 	.word	0x40010000
 800545c:	40000400 	.word	0x40000400
 8005460:	40000800 	.word	0x40000800
 8005464:	40000c00 	.word	0x40000c00
 8005468:	40014000 	.word	0x40014000

0800546c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b01      	cmp	r3, #1
 800547e:	d001      	beq.n	8005484 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e044      	b.n	800550e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68da      	ldr	r2, [r3, #12]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f042 0201 	orr.w	r2, r2, #1
 800549a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a1e      	ldr	r2, [pc, #120]	; (800551c <HAL_TIM_Base_Start_IT+0xb0>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d018      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x6c>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ae:	d013      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x6c>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a1a      	ldr	r2, [pc, #104]	; (8005520 <HAL_TIM_Base_Start_IT+0xb4>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00e      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x6c>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a19      	ldr	r2, [pc, #100]	; (8005524 <HAL_TIM_Base_Start_IT+0xb8>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d009      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x6c>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a17      	ldr	r2, [pc, #92]	; (8005528 <HAL_TIM_Base_Start_IT+0xbc>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d004      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x6c>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a16      	ldr	r2, [pc, #88]	; (800552c <HAL_TIM_Base_Start_IT+0xc0>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d111      	bne.n	80054fc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2b06      	cmp	r3, #6
 80054e8:	d010      	beq.n	800550c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0201 	orr.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054fa:	e007      	b.n	800550c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0201 	orr.w	r2, r2, #1
 800550a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	40010000 	.word	0x40010000
 8005520:	40000400 	.word	0x40000400
 8005524:	40000800 	.word	0x40000800
 8005528:	40000c00 	.word	0x40000c00
 800552c:	40014000 	.word	0x40014000

08005530 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e04c      	b.n	80055dc <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d111      	bne.n	8005572 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f001 fafe 	bl	8006b58 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005560:	2b00      	cmp	r3, #0
 8005562:	d102      	bne.n	800556a <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a1f      	ldr	r2, [pc, #124]	; (80055e4 <HAL_TIM_OC_Init+0xb4>)
 8005568:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2202      	movs	r2, #2
 8005576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	3304      	adds	r3, #4
 8005582:	4619      	mov	r1, r3
 8005584:	4610      	mov	r0, r2
 8005586:	f001 f81b 	bl	80065c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	080055e9 	.word	0x080055e9

080055e8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80055f0:	bf00      	nop
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e04c      	b.n	80056a8 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d111      	bne.n	800563e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f001 fa98 	bl	8006b58 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800562c:	2b00      	cmp	r3, #0
 800562e:	d102      	bne.n	8005636 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a1f      	ldr	r2, [pc, #124]	; (80056b0 <HAL_TIM_PWM_Init+0xb4>)
 8005634:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2202      	movs	r2, #2
 8005642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	3304      	adds	r3, #4
 800564e:	4619      	mov	r1, r3
 8005650:	4610      	mov	r0, r2
 8005652:	f000 ffb5 	bl	80065c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2201      	movs	r2, #1
 80056a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3708      	adds	r7, #8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	080056b5 	.word	0x080056b5

080056b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d109      	bne.n	80056ec <HAL_TIM_PWM_Start+0x24>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	bf14      	ite	ne
 80056e4:	2301      	movne	r3, #1
 80056e6:	2300      	moveq	r3, #0
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	e022      	b.n	8005732 <HAL_TIM_PWM_Start+0x6a>
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	2b04      	cmp	r3, #4
 80056f0:	d109      	bne.n	8005706 <HAL_TIM_PWM_Start+0x3e>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	bf14      	ite	ne
 80056fe:	2301      	movne	r3, #1
 8005700:	2300      	moveq	r3, #0
 8005702:	b2db      	uxtb	r3, r3
 8005704:	e015      	b.n	8005732 <HAL_TIM_PWM_Start+0x6a>
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	2b08      	cmp	r3, #8
 800570a:	d109      	bne.n	8005720 <HAL_TIM_PWM_Start+0x58>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b01      	cmp	r3, #1
 8005716:	bf14      	ite	ne
 8005718:	2301      	movne	r3, #1
 800571a:	2300      	moveq	r3, #0
 800571c:	b2db      	uxtb	r3, r3
 800571e:	e008      	b.n	8005732 <HAL_TIM_PWM_Start+0x6a>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005726:	b2db      	uxtb	r3, r3
 8005728:	2b01      	cmp	r3, #1
 800572a:	bf14      	ite	ne
 800572c:	2301      	movne	r3, #1
 800572e:	2300      	moveq	r3, #0
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e068      	b.n	800580c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d104      	bne.n	800574a <HAL_TIM_PWM_Start+0x82>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005748:	e013      	b.n	8005772 <HAL_TIM_PWM_Start+0xaa>
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	2b04      	cmp	r3, #4
 800574e:	d104      	bne.n	800575a <HAL_TIM_PWM_Start+0x92>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005758:	e00b      	b.n	8005772 <HAL_TIM_PWM_Start+0xaa>
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	2b08      	cmp	r3, #8
 800575e:	d104      	bne.n	800576a <HAL_TIM_PWM_Start+0xa2>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005768:	e003      	b.n	8005772 <HAL_TIM_PWM_Start+0xaa>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2202      	movs	r2, #2
 800576e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2201      	movs	r2, #1
 8005778:	6839      	ldr	r1, [r7, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f001 f9c6 	bl	8006b0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a23      	ldr	r2, [pc, #140]	; (8005814 <HAL_TIM_PWM_Start+0x14c>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d107      	bne.n	800579a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005798:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a1d      	ldr	r2, [pc, #116]	; (8005814 <HAL_TIM_PWM_Start+0x14c>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d018      	beq.n	80057d6 <HAL_TIM_PWM_Start+0x10e>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ac:	d013      	beq.n	80057d6 <HAL_TIM_PWM_Start+0x10e>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a19      	ldr	r2, [pc, #100]	; (8005818 <HAL_TIM_PWM_Start+0x150>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d00e      	beq.n	80057d6 <HAL_TIM_PWM_Start+0x10e>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a17      	ldr	r2, [pc, #92]	; (800581c <HAL_TIM_PWM_Start+0x154>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d009      	beq.n	80057d6 <HAL_TIM_PWM_Start+0x10e>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a16      	ldr	r2, [pc, #88]	; (8005820 <HAL_TIM_PWM_Start+0x158>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d004      	beq.n	80057d6 <HAL_TIM_PWM_Start+0x10e>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a14      	ldr	r2, [pc, #80]	; (8005824 <HAL_TIM_PWM_Start+0x15c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d111      	bne.n	80057fa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f003 0307 	and.w	r3, r3, #7
 80057e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2b06      	cmp	r3, #6
 80057e6:	d010      	beq.n	800580a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0201 	orr.w	r2, r2, #1
 80057f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057f8:	e007      	b.n	800580a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f042 0201 	orr.w	r2, r2, #1
 8005808:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	3710      	adds	r7, #16
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	40010000 	.word	0x40010000
 8005818:	40000400 	.word	0x40000400
 800581c:	40000800 	.word	0x40000800
 8005820:	40000c00 	.word	0x40000c00
 8005824:	40014000 	.word	0x40014000

08005828 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e04c      	b.n	80058d6 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d111      	bne.n	800586c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f001 f981 	bl	8006b58 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800585a:	2b00      	cmp	r3, #0
 800585c:	d102      	bne.n	8005864 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a1f      	ldr	r2, [pc, #124]	; (80058e0 <HAL_TIM_OnePulse_Init+0xb8>)
 8005862:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3304      	adds	r3, #4
 800587c:	4619      	mov	r1, r3
 800587e:	4610      	mov	r0, r2
 8005880:	f000 fe9e 	bl	80065c0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f022 0208 	bic.w	r2, r2, #8
 8005892:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6819      	ldr	r1, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	430a      	orrs	r2, r1
 80058a2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3708      	adds	r7, #8
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	080058e5 	.word	0x080058e5

080058e4 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005908:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005910:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005918:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005920:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d108      	bne.n	800593a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005928:	7bbb      	ldrb	r3, [r7, #14]
 800592a:	2b01      	cmp	r3, #1
 800592c:	d105      	bne.n	800593a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800592e:	7b7b      	ldrb	r3, [r7, #13]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d102      	bne.n	800593a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005934:	7b3b      	ldrb	r3, [r7, #12]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d001      	beq.n	800593e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e03b      	b.n	80059b6 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2202      	movs	r2, #2
 8005942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2202      	movs	r2, #2
 800594a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2202      	movs	r2, #2
 8005952:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2202      	movs	r2, #2
 800595a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68da      	ldr	r2, [r3, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0202 	orr.w	r2, r2, #2
 800596c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68da      	ldr	r2, [r3, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f042 0204 	orr.w	r2, r2, #4
 800597c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2201      	movs	r2, #1
 8005984:	2100      	movs	r1, #0
 8005986:	4618      	mov	r0, r3
 8005988:	f001 f8c0 	bl	8006b0c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2201      	movs	r2, #1
 8005992:	2104      	movs	r1, #4
 8005994:	4618      	mov	r0, r3
 8005996:	f001 f8b9 	bl	8006b0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a08      	ldr	r2, [pc, #32]	; (80059c0 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d107      	bne.n	80059b4 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059b2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	40010000 	.word	0x40010000

080059c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e0a2      	b.n	8005b1e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d111      	bne.n	8005a08 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f001 f8b3 	bl	8006b58 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d102      	bne.n	8005a00 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a4a      	ldr	r2, [pc, #296]	; (8005b28 <HAL_TIM_Encoder_Init+0x164>)
 80059fe:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a1e:	f023 0307 	bic.w	r3, r3, #7
 8005a22:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4610      	mov	r0, r2
 8005a30:	f000 fdc6 	bl	80065c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a5c:	f023 0303 	bic.w	r3, r3, #3
 8005a60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	021b      	lsls	r3, r3, #8
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005a7a:	f023 030c 	bic.w	r3, r3, #12
 8005a7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	68da      	ldr	r2, [r3, #12]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	021b      	lsls	r3, r3, #8
 8005a96:	4313      	orrs	r3, r2
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	011a      	lsls	r2, r3, #4
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	6a1b      	ldr	r3, [r3, #32]
 8005aa8:	031b      	lsls	r3, r3, #12
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005ab8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005ac0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	011b      	lsls	r3, r3, #4
 8005acc:	4313      	orrs	r3, r2
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3718      	adds	r7, #24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	08003099 	.word	0x08003099

08005b2c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b3c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b44:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b4c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005b54:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d110      	bne.n	8005b7e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b5c:	7bfb      	ldrb	r3, [r7, #15]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d102      	bne.n	8005b68 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b62:	7b7b      	ldrb	r3, [r7, #13]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d001      	beq.n	8005b6c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e069      	b.n	8005c40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b7c:	e031      	b.n	8005be2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d110      	bne.n	8005ba6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b84:	7bbb      	ldrb	r3, [r7, #14]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d102      	bne.n	8005b90 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b8a:	7b3b      	ldrb	r3, [r7, #12]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d001      	beq.n	8005b94 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e055      	b.n	8005c40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2202      	movs	r2, #2
 8005ba0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ba4:	e01d      	b.n	8005be2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d108      	bne.n	8005bbe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bac:	7bbb      	ldrb	r3, [r7, #14]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d105      	bne.n	8005bbe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bb2:	7b7b      	ldrb	r3, [r7, #13]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d102      	bne.n	8005bbe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bb8:	7b3b      	ldrb	r3, [r7, #12]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d001      	beq.n	8005bc2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e03e      	b.n	8005c40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2202      	movs	r2, #2
 8005bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2202      	movs	r2, #2
 8005bce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2202      	movs	r2, #2
 8005bd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2202      	movs	r2, #2
 8005bde:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <HAL_TIM_Encoder_Start+0xc4>
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2b04      	cmp	r3, #4
 8005bec:	d008      	beq.n	8005c00 <HAL_TIM_Encoder_Start+0xd4>
 8005bee:	e00f      	b.n	8005c10 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f000 ff87 	bl	8006b0c <TIM_CCxChannelCmd>
      break;
 8005bfe:	e016      	b.n	8005c2e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2201      	movs	r2, #1
 8005c06:	2104      	movs	r1, #4
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f000 ff7f 	bl	8006b0c <TIM_CCxChannelCmd>
      break;
 8005c0e:	e00e      	b.n	8005c2e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2201      	movs	r2, #1
 8005c16:	2100      	movs	r1, #0
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 ff77 	bl	8006b0c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2201      	movs	r2, #1
 8005c24:	2104      	movs	r1, #4
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 ff70 	bl	8006b0c <TIM_CCxChannelCmd>
      break;
 8005c2c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f042 0201 	orr.w	r2, r2, #1
 8005c3c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d128      	bne.n	8005cb0 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	f003 0302 	and.w	r3, r3, #2
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d121      	bne.n	8005cb0 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f06f 0202 	mvn.w	r2, #2
 8005c74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	f003 0303 	and.w	r3, r3, #3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d005      	beq.n	8005c96 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	4798      	blx	r3
 8005c94:	e009      	b.n	8005caa <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	f003 0304 	and.w	r3, r3, #4
 8005cba:	2b04      	cmp	r3, #4
 8005cbc:	d128      	bne.n	8005d10 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	f003 0304 	and.w	r3, r3, #4
 8005cc8:	2b04      	cmp	r3, #4
 8005cca:	d121      	bne.n	8005d10 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f06f 0204 	mvn.w	r2, #4
 8005cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2202      	movs	r2, #2
 8005cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d005      	beq.n	8005cf6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	4798      	blx	r3
 8005cf4:	e009      	b.n	8005d0a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	f003 0308 	and.w	r3, r3, #8
 8005d1a:	2b08      	cmp	r3, #8
 8005d1c:	d128      	bne.n	8005d70 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	f003 0308 	and.w	r3, r3, #8
 8005d28:	2b08      	cmp	r3, #8
 8005d2a:	d121      	bne.n	8005d70 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f06f 0208 	mvn.w	r2, #8
 8005d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2204      	movs	r2, #4
 8005d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	f003 0303 	and.w	r3, r3, #3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d005      	beq.n	8005d56 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	4798      	blx	r3
 8005d54:	e009      	b.n	8005d6a <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	f003 0310 	and.w	r3, r3, #16
 8005d7a:	2b10      	cmp	r3, #16
 8005d7c:	d128      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	f003 0310 	and.w	r3, r3, #16
 8005d88:	2b10      	cmp	r3, #16
 8005d8a:	d121      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0210 	mvn.w	r2, #16
 8005d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2208      	movs	r2, #8
 8005d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d005      	beq.n	8005db6 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	4798      	blx	r3
 8005db4:	e009      	b.n	8005dca <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d110      	bne.n	8005e00 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d109      	bne.n	8005e00 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0201 	mvn.w	r2, #1
 8005df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e0a:	2b80      	cmp	r3, #128	; 0x80
 8005e0c:	d110      	bne.n	8005e30 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e18:	2b80      	cmp	r3, #128	; 0x80
 8005e1a:	d109      	bne.n	8005e30 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e3a:	2b40      	cmp	r3, #64	; 0x40
 8005e3c:	d110      	bne.n	8005e60 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e48:	2b40      	cmp	r3, #64	; 0x40
 8005e4a:	d109      	bne.n	8005e60 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	f003 0320 	and.w	r3, r3, #32
 8005e6a:	2b20      	cmp	r3, #32
 8005e6c:	d110      	bne.n	8005e90 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	f003 0320 	and.w	r3, r3, #32
 8005e78:	2b20      	cmp	r3, #32
 8005e7a:	d109      	bne.n	8005e90 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f06f 0220 	mvn.w	r2, #32
 8005e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e90:	bf00      	nop
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d101      	bne.n	8005eb6 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	e048      	b.n	8005f48 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b0c      	cmp	r3, #12
 8005ec2:	d839      	bhi.n	8005f38 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005ec4:	a201      	add	r2, pc, #4	; (adr r2, 8005ecc <HAL_TIM_OC_ConfigChannel+0x34>)
 8005ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eca:	bf00      	nop
 8005ecc:	08005f01 	.word	0x08005f01
 8005ed0:	08005f39 	.word	0x08005f39
 8005ed4:	08005f39 	.word	0x08005f39
 8005ed8:	08005f39 	.word	0x08005f39
 8005edc:	08005f0f 	.word	0x08005f0f
 8005ee0:	08005f39 	.word	0x08005f39
 8005ee4:	08005f39 	.word	0x08005f39
 8005ee8:	08005f39 	.word	0x08005f39
 8005eec:	08005f1d 	.word	0x08005f1d
 8005ef0:	08005f39 	.word	0x08005f39
 8005ef4:	08005f39 	.word	0x08005f39
 8005ef8:	08005f39 	.word	0x08005f39
 8005efc:	08005f2b 	.word	0x08005f2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68b9      	ldr	r1, [r7, #8]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f000 fbda 	bl	80066c0 <TIM_OC1_SetConfig>
      break;
 8005f0c:	e017      	b.n	8005f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68b9      	ldr	r1, [r7, #8]
 8005f14:	4618      	mov	r0, r3
 8005f16:	f000 fc39 	bl	800678c <TIM_OC2_SetConfig>
      break;
 8005f1a:	e010      	b.n	8005f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68b9      	ldr	r1, [r7, #8]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 fc9e 	bl	8006864 <TIM_OC3_SetConfig>
      break;
 8005f28:	e009      	b.n	8005f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68b9      	ldr	r1, [r7, #8]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 fd01 	bl	8006938 <TIM_OC4_SetConfig>
      break;
 8005f36:	e002      	b.n	8005f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	75fb      	strb	r3, [r7, #23]
      break;
 8005f3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3718      	adds	r7, #24
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d101      	bne.n	8005f6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f6a:	2302      	movs	r3, #2
 8005f6c:	e0ae      	b.n	80060cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b0c      	cmp	r3, #12
 8005f7a:	f200 809f 	bhi.w	80060bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f7e:	a201      	add	r2, pc, #4	; (adr r2, 8005f84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f84:	08005fb9 	.word	0x08005fb9
 8005f88:	080060bd 	.word	0x080060bd
 8005f8c:	080060bd 	.word	0x080060bd
 8005f90:	080060bd 	.word	0x080060bd
 8005f94:	08005ff9 	.word	0x08005ff9
 8005f98:	080060bd 	.word	0x080060bd
 8005f9c:	080060bd 	.word	0x080060bd
 8005fa0:	080060bd 	.word	0x080060bd
 8005fa4:	0800603b 	.word	0x0800603b
 8005fa8:	080060bd 	.word	0x080060bd
 8005fac:	080060bd 	.word	0x080060bd
 8005fb0:	080060bd 	.word	0x080060bd
 8005fb4:	0800607b 	.word	0x0800607b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68b9      	ldr	r1, [r7, #8]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 fb7e 	bl	80066c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0208 	orr.w	r2, r2, #8
 8005fd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	699a      	ldr	r2, [r3, #24]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f022 0204 	bic.w	r2, r2, #4
 8005fe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6999      	ldr	r1, [r3, #24]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	691a      	ldr	r2, [r3, #16]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	619a      	str	r2, [r3, #24]
      break;
 8005ff6:	e064      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68b9      	ldr	r1, [r7, #8]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fbc4 	bl	800678c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	699a      	ldr	r2, [r3, #24]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6999      	ldr	r1, [r3, #24]
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	021a      	lsls	r2, r3, #8
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	619a      	str	r2, [r3, #24]
      break;
 8006038:	e043      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68b9      	ldr	r1, [r7, #8]
 8006040:	4618      	mov	r0, r3
 8006042:	f000 fc0f 	bl	8006864 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69da      	ldr	r2, [r3, #28]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f042 0208 	orr.w	r2, r2, #8
 8006054:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69da      	ldr	r2, [r3, #28]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f022 0204 	bic.w	r2, r2, #4
 8006064:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	69d9      	ldr	r1, [r3, #28]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	691a      	ldr	r2, [r3, #16]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	430a      	orrs	r2, r1
 8006076:	61da      	str	r2, [r3, #28]
      break;
 8006078:	e023      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68b9      	ldr	r1, [r7, #8]
 8006080:	4618      	mov	r0, r3
 8006082:	f000 fc59 	bl	8006938 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69da      	ldr	r2, [r3, #28]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006094:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69da      	ldr	r2, [r3, #28]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	69d9      	ldr	r1, [r3, #28]
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	021a      	lsls	r2, r3, #8
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	61da      	str	r2, [r3, #28]
      break;
 80060ba:	e002      	b.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	75fb      	strb	r3, [r7, #23]
      break;
 80060c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060de:	2300      	movs	r3, #0
 80060e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_TIM_ConfigClockSource+0x1c>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e0b4      	b.n	800625a <HAL_TIM_ConfigClockSource+0x186>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800610e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006116:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006128:	d03e      	beq.n	80061a8 <HAL_TIM_ConfigClockSource+0xd4>
 800612a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800612e:	f200 8087 	bhi.w	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006136:	f000 8086 	beq.w	8006246 <HAL_TIM_ConfigClockSource+0x172>
 800613a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800613e:	d87f      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006140:	2b70      	cmp	r3, #112	; 0x70
 8006142:	d01a      	beq.n	800617a <HAL_TIM_ConfigClockSource+0xa6>
 8006144:	2b70      	cmp	r3, #112	; 0x70
 8006146:	d87b      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006148:	2b60      	cmp	r3, #96	; 0x60
 800614a:	d050      	beq.n	80061ee <HAL_TIM_ConfigClockSource+0x11a>
 800614c:	2b60      	cmp	r3, #96	; 0x60
 800614e:	d877      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006150:	2b50      	cmp	r3, #80	; 0x50
 8006152:	d03c      	beq.n	80061ce <HAL_TIM_ConfigClockSource+0xfa>
 8006154:	2b50      	cmp	r3, #80	; 0x50
 8006156:	d873      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006158:	2b40      	cmp	r3, #64	; 0x40
 800615a:	d058      	beq.n	800620e <HAL_TIM_ConfigClockSource+0x13a>
 800615c:	2b40      	cmp	r3, #64	; 0x40
 800615e:	d86f      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006160:	2b30      	cmp	r3, #48	; 0x30
 8006162:	d064      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 8006164:	2b30      	cmp	r3, #48	; 0x30
 8006166:	d86b      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006168:	2b20      	cmp	r3, #32
 800616a:	d060      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 800616c:	2b20      	cmp	r3, #32
 800616e:	d867      	bhi.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
 8006170:	2b00      	cmp	r3, #0
 8006172:	d05c      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 8006174:	2b10      	cmp	r3, #16
 8006176:	d05a      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x15a>
 8006178:	e062      	b.n	8006240 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6818      	ldr	r0, [r3, #0]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	6899      	ldr	r1, [r3, #8]
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	f000 fc9f 	bl	8006acc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800619c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68ba      	ldr	r2, [r7, #8]
 80061a4:	609a      	str	r2, [r3, #8]
      break;
 80061a6:	e04f      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6818      	ldr	r0, [r3, #0]
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	6899      	ldr	r1, [r3, #8]
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	f000 fc88 	bl	8006acc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689a      	ldr	r2, [r3, #8]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061ca:	609a      	str	r2, [r3, #8]
      break;
 80061cc:	e03c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6818      	ldr	r0, [r3, #0]
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	6859      	ldr	r1, [r3, #4]
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	461a      	mov	r2, r3
 80061dc:	f000 fbfc 	bl	80069d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2150      	movs	r1, #80	; 0x50
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 fc55 	bl	8006a96 <TIM_ITRx_SetConfig>
      break;
 80061ec:	e02c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6818      	ldr	r0, [r3, #0]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	6859      	ldr	r1, [r3, #4]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	461a      	mov	r2, r3
 80061fc:	f000 fc1b 	bl	8006a36 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2160      	movs	r1, #96	; 0x60
 8006206:	4618      	mov	r0, r3
 8006208:	f000 fc45 	bl	8006a96 <TIM_ITRx_SetConfig>
      break;
 800620c:	e01c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6818      	ldr	r0, [r3, #0]
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	6859      	ldr	r1, [r3, #4]
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	461a      	mov	r2, r3
 800621c:	f000 fbdc 	bl	80069d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2140      	movs	r1, #64	; 0x40
 8006226:	4618      	mov	r0, r3
 8006228:	f000 fc35 	bl	8006a96 <TIM_ITRx_SetConfig>
      break;
 800622c:	e00c      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4619      	mov	r1, r3
 8006238:	4610      	mov	r0, r2
 800623a:	f000 fc2c 	bl	8006a96 <TIM_ITRx_SetConfig>
      break;
 800623e:	e003      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	73fb      	strb	r3, [r7, #15]
      break;
 8006244:	e000      	b.n	8006248 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006246:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006258:	7bfb      	ldrb	r3, [r7, #15]
}
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006262:	b480      	push	{r7}
 8006264:	b083      	sub	sp, #12
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800626a:	bf00      	nop
 800626c:	370c      	adds	r7, #12
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr

08006276 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006276:	b480      	push	{r7}
 8006278:	b083      	sub	sp, #12
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800627e:	bf00      	nop
 8006280:	370c      	adds	r7, #12
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr

0800628a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800628a:	b480      	push	{r7}
 800628c:	b083      	sub	sp, #12
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006292:	bf00      	nop
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800629e:	b480      	push	{r7}
 80062a0:	b083      	sub	sp, #12
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062a6:	bf00      	nop
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr

080062b2 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80062b2:	b480      	push	{r7}
 80062b4:	b083      	sub	sp, #12
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80062ba:	bf00      	nop
 80062bc:	370c      	adds	r7, #12
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b083      	sub	sp, #12
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062ce:	bf00      	nop
 80062d0:	370c      	adds	r7, #12
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr

08006302 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006302:	b480      	push	{r7}
 8006304:	b083      	sub	sp, #12
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800630a:	bf00      	nop
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr

08006316 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006316:	b480      	push	{r7}
 8006318:	b083      	sub	sp, #12
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800631e:	bf00      	nop
 8006320:	370c      	adds	r7, #12
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
	...

0800632c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800632c:	b480      	push	{r7}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	460b      	mov	r3, r1
 8006336:	607a      	str	r2, [r7, #4]
 8006338:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800633a:	2300      	movs	r3, #0
 800633c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e135      	b.n	80065b4 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800634e:	2b01      	cmp	r3, #1
 8006350:	d101      	bne.n	8006356 <HAL_TIM_RegisterCallback+0x2a>
 8006352:	2302      	movs	r3, #2
 8006354:	e12e      	b.n	80065b4 <HAL_TIM_RegisterCallback+0x288>
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b01      	cmp	r3, #1
 8006368:	f040 80ba 	bne.w	80064e0 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 800636c:	7afb      	ldrb	r3, [r7, #11]
 800636e:	2b1a      	cmp	r3, #26
 8006370:	f200 80b3 	bhi.w	80064da <HAL_TIM_RegisterCallback+0x1ae>
 8006374:	a201      	add	r2, pc, #4	; (adr r2, 800637c <HAL_TIM_RegisterCallback+0x50>)
 8006376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637a:	bf00      	nop
 800637c:	080063e9 	.word	0x080063e9
 8006380:	080063f1 	.word	0x080063f1
 8006384:	080063f9 	.word	0x080063f9
 8006388:	08006401 	.word	0x08006401
 800638c:	08006409 	.word	0x08006409
 8006390:	08006411 	.word	0x08006411
 8006394:	08006419 	.word	0x08006419
 8006398:	08006421 	.word	0x08006421
 800639c:	08006429 	.word	0x08006429
 80063a0:	08006431 	.word	0x08006431
 80063a4:	08006439 	.word	0x08006439
 80063a8:	08006441 	.word	0x08006441
 80063ac:	08006449 	.word	0x08006449
 80063b0:	08006451 	.word	0x08006451
 80063b4:	08006459 	.word	0x08006459
 80063b8:	08006463 	.word	0x08006463
 80063bc:	0800646d 	.word	0x0800646d
 80063c0:	08006477 	.word	0x08006477
 80063c4:	08006481 	.word	0x08006481
 80063c8:	0800648b 	.word	0x0800648b
 80063cc:	08006495 	.word	0x08006495
 80063d0:	0800649f 	.word	0x0800649f
 80063d4:	080064a9 	.word	0x080064a9
 80063d8:	080064b3 	.word	0x080064b3
 80063dc:	080064bd 	.word	0x080064bd
 80063e0:	080064c7 	.word	0x080064c7
 80063e4:	080064d1 	.word	0x080064d1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 80063ee:	e0dc      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80063f6:	e0d8      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 80063fe:	e0d4      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8006406:	e0d0      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800640e:	e0cc      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8006416:	e0c8      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800641e:	e0c4      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8006426:	e0c0      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800642e:	e0bc      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8006436:	e0b8      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800643e:	e0b4      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8006446:	e0b0      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800644e:	e0ac      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8006456:	e0a8      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8006460:	e0a3      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800646a:	e09e      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8006474:	e099      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800647e:	e094      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8006488:	e08f      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8006492:	e08a      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800649c:	e085      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 80064a6:	e080      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	687a      	ldr	r2, [r7, #4]
 80064ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 80064b0:	e07b      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 80064ba:	e076      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 80064c4:	e071      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 80064ce:	e06c      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 80064d8:	e067      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	75fb      	strb	r3, [r7, #23]
        break;
 80064de:	e064      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d15c      	bne.n	80065a6 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 80064ec:	7afb      	ldrb	r3, [r7, #11]
 80064ee:	2b0d      	cmp	r3, #13
 80064f0:	d856      	bhi.n	80065a0 <HAL_TIM_RegisterCallback+0x274>
 80064f2:	a201      	add	r2, pc, #4	; (adr r2, 80064f8 <HAL_TIM_RegisterCallback+0x1cc>)
 80064f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f8:	08006531 	.word	0x08006531
 80064fc:	08006539 	.word	0x08006539
 8006500:	08006541 	.word	0x08006541
 8006504:	08006549 	.word	0x08006549
 8006508:	08006551 	.word	0x08006551
 800650c:	08006559 	.word	0x08006559
 8006510:	08006561 	.word	0x08006561
 8006514:	08006569 	.word	0x08006569
 8006518:	08006571 	.word	0x08006571
 800651c:	08006579 	.word	0x08006579
 8006520:	08006581 	.word	0x08006581
 8006524:	08006589 	.word	0x08006589
 8006528:	08006591 	.word	0x08006591
 800652c:	08006599 	.word	0x08006599
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8006536:	e038      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800653e:	e034      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8006546:	e030      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800654e:	e02c      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8006556:	e028      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800655e:	e024      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8006566:	e020      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800656e:	e01c      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8006576:	e018      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800657e:	e014      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8006586:	e010      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800658e:	e00c      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8006596:	e008      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800659e:	e004      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	75fb      	strb	r3, [r7, #23]
        break;
 80065a4:	e001      	b.n	80065aa <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	371c      	adds	r7, #28
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a34      	ldr	r2, [pc, #208]	; (80066a4 <TIM_Base_SetConfig+0xe4>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d00f      	beq.n	80065f8 <TIM_Base_SetConfig+0x38>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065de:	d00b      	beq.n	80065f8 <TIM_Base_SetConfig+0x38>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a31      	ldr	r2, [pc, #196]	; (80066a8 <TIM_Base_SetConfig+0xe8>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d007      	beq.n	80065f8 <TIM_Base_SetConfig+0x38>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a30      	ldr	r2, [pc, #192]	; (80066ac <TIM_Base_SetConfig+0xec>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d003      	beq.n	80065f8 <TIM_Base_SetConfig+0x38>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a2f      	ldr	r2, [pc, #188]	; (80066b0 <TIM_Base_SetConfig+0xf0>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d108      	bne.n	800660a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	4313      	orrs	r3, r2
 8006608:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a25      	ldr	r2, [pc, #148]	; (80066a4 <TIM_Base_SetConfig+0xe4>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d01b      	beq.n	800664a <TIM_Base_SetConfig+0x8a>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006618:	d017      	beq.n	800664a <TIM_Base_SetConfig+0x8a>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a22      	ldr	r2, [pc, #136]	; (80066a8 <TIM_Base_SetConfig+0xe8>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d013      	beq.n	800664a <TIM_Base_SetConfig+0x8a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a21      	ldr	r2, [pc, #132]	; (80066ac <TIM_Base_SetConfig+0xec>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00f      	beq.n	800664a <TIM_Base_SetConfig+0x8a>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a20      	ldr	r2, [pc, #128]	; (80066b0 <TIM_Base_SetConfig+0xf0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00b      	beq.n	800664a <TIM_Base_SetConfig+0x8a>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a1f      	ldr	r2, [pc, #124]	; (80066b4 <TIM_Base_SetConfig+0xf4>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d007      	beq.n	800664a <TIM_Base_SetConfig+0x8a>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a1e      	ldr	r2, [pc, #120]	; (80066b8 <TIM_Base_SetConfig+0xf8>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d003      	beq.n	800664a <TIM_Base_SetConfig+0x8a>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a1d      	ldr	r2, [pc, #116]	; (80066bc <TIM_Base_SetConfig+0xfc>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d108      	bne.n	800665c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	4313      	orrs	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	689a      	ldr	r2, [r3, #8]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a08      	ldr	r2, [pc, #32]	; (80066a4 <TIM_Base_SetConfig+0xe4>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d103      	bne.n	8006690 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	691a      	ldr	r2, [r3, #16]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	615a      	str	r2, [r3, #20]
}
 8006696:	bf00      	nop
 8006698:	3714      	adds	r7, #20
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	40010000 	.word	0x40010000
 80066a8:	40000400 	.word	0x40000400
 80066ac:	40000800 	.word	0x40000800
 80066b0:	40000c00 	.word	0x40000c00
 80066b4:	40014000 	.word	0x40014000
 80066b8:	40014400 	.word	0x40014400
 80066bc:	40014800 	.word	0x40014800

080066c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	f023 0201 	bic.w	r2, r3, #1
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f023 0303 	bic.w	r3, r3, #3
 80066f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	4313      	orrs	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f023 0302 	bic.w	r3, r3, #2
 8006708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	4313      	orrs	r3, r2
 8006712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a1c      	ldr	r2, [pc, #112]	; (8006788 <TIM_OC1_SetConfig+0xc8>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d10c      	bne.n	8006736 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f023 0308 	bic.w	r3, r3, #8
 8006722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	4313      	orrs	r3, r2
 800672c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	f023 0304 	bic.w	r3, r3, #4
 8006734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	4a13      	ldr	r2, [pc, #76]	; (8006788 <TIM_OC1_SetConfig+0xc8>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d111      	bne.n	8006762 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800674c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	4313      	orrs	r3, r2
 8006756:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	693a      	ldr	r2, [r7, #16]
 800675e:	4313      	orrs	r3, r2
 8006760:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	621a      	str	r2, [r3, #32]
}
 800677c:	bf00      	nop
 800677e:	371c      	adds	r7, #28
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr
 8006788:	40010000 	.word	0x40010000

0800678c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800678c:	b480      	push	{r7}
 800678e:	b087      	sub	sp, #28
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	f023 0210 	bic.w	r2, r3, #16
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	021b      	lsls	r3, r3, #8
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f023 0320 	bic.w	r3, r3, #32
 80067d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	011b      	lsls	r3, r3, #4
 80067de:	697a      	ldr	r2, [r7, #20]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a1e      	ldr	r2, [pc, #120]	; (8006860 <TIM_OC2_SetConfig+0xd4>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d10d      	bne.n	8006808 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	011b      	lsls	r3, r3, #4
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006806:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a15      	ldr	r2, [pc, #84]	; (8006860 <TIM_OC2_SetConfig+0xd4>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d113      	bne.n	8006838 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006816:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800681e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	621a      	str	r2, [r3, #32]
}
 8006852:	bf00      	nop
 8006854:	371c      	adds	r7, #28
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40010000 	.word	0x40010000

08006864 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006864:	b480      	push	{r7}
 8006866:	b087      	sub	sp, #28
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 0303 	bic.w	r3, r3, #3
 800689a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	021b      	lsls	r3, r3, #8
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a1d      	ldr	r2, [pc, #116]	; (8006934 <TIM_OC3_SetConfig+0xd0>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d10d      	bne.n	80068de <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	021b      	lsls	r3, r3, #8
 80068d0:	697a      	ldr	r2, [r7, #20]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a14      	ldr	r2, [pc, #80]	; (8006934 <TIM_OC3_SetConfig+0xd0>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d113      	bne.n	800690e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	695b      	ldr	r3, [r3, #20]
 80068fa:	011b      	lsls	r3, r3, #4
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	4313      	orrs	r3, r2
 8006900:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	4313      	orrs	r3, r2
 800690c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	685a      	ldr	r2, [r3, #4]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	697a      	ldr	r2, [r7, #20]
 8006926:	621a      	str	r2, [r3, #32]
}
 8006928:	bf00      	nop
 800692a:	371c      	adds	r7, #28
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr
 8006934:	40010000 	.word	0x40010000

08006938 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006938:	b480      	push	{r7}
 800693a:	b087      	sub	sp, #28
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	69db      	ldr	r3, [r3, #28]
 800695e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800696e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	021b      	lsls	r3, r3, #8
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	4313      	orrs	r3, r2
 800697a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006982:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	031b      	lsls	r3, r3, #12
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	4313      	orrs	r3, r2
 800698e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a10      	ldr	r2, [pc, #64]	; (80069d4 <TIM_OC4_SetConfig+0x9c>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d109      	bne.n	80069ac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800699e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	695b      	ldr	r3, [r3, #20]
 80069a4:	019b      	lsls	r3, r3, #6
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	685a      	ldr	r2, [r3, #4]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	621a      	str	r2, [r3, #32]
}
 80069c6:	bf00      	nop
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	40010000 	.word	0x40010000

080069d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069d8:	b480      	push	{r7}
 80069da:	b087      	sub	sp, #28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6a1b      	ldr	r3, [r3, #32]
 80069e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	f023 0201 	bic.w	r2, r3, #1
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	011b      	lsls	r3, r3, #4
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f023 030a 	bic.w	r3, r3, #10
 8006a14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	621a      	str	r2, [r3, #32]
}
 8006a2a:	bf00      	nop
 8006a2c:	371c      	adds	r7, #28
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a36:	b480      	push	{r7}
 8006a38:	b087      	sub	sp, #28
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	60f8      	str	r0, [r7, #12]
 8006a3e:	60b9      	str	r1, [r7, #8]
 8006a40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	f023 0210 	bic.w	r2, r3, #16
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	6a1b      	ldr	r3, [r3, #32]
 8006a58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	031b      	lsls	r3, r3, #12
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	011b      	lsls	r3, r3, #4
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	621a      	str	r2, [r3, #32]
}
 8006a8a:	bf00      	nop
 8006a8c:	371c      	adds	r7, #28
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b085      	sub	sp, #20
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
 8006a9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006aae:	683a      	ldr	r2, [r7, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	f043 0307 	orr.w	r3, r3, #7
 8006ab8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	609a      	str	r2, [r3, #8]
}
 8006ac0:	bf00      	nop
 8006ac2:	3714      	adds	r7, #20
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b087      	sub	sp, #28
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
 8006ad8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ae6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	021a      	lsls	r2, r3, #8
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	431a      	orrs	r2, r3
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	609a      	str	r2, [r3, #8]
}
 8006b00:	bf00      	nop
 8006b02:	371c      	adds	r7, #28
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b087      	sub	sp, #28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	f003 031f 	and.w	r3, r3, #31
 8006b1e:	2201      	movs	r2, #1
 8006b20:	fa02 f303 	lsl.w	r3, r2, r3
 8006b24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6a1a      	ldr	r2, [r3, #32]
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	43db      	mvns	r3, r3
 8006b2e:	401a      	ands	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6a1a      	ldr	r2, [r3, #32]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	6879      	ldr	r1, [r7, #4]
 8006b40:	fa01 f303 	lsl.w	r3, r1, r3
 8006b44:	431a      	orrs	r2, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	621a      	str	r2, [r3, #32]
}
 8006b4a:	bf00      	nop
 8006b4c:	371c      	adds	r7, #28
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
	...

08006b58 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a1c      	ldr	r2, [pc, #112]	; (8006bd4 <TIM_ResetCallback+0x7c>)
 8006b64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a1b      	ldr	r2, [pc, #108]	; (8006bd8 <TIM_ResetCallback+0x80>)
 8006b6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a1a      	ldr	r2, [pc, #104]	; (8006bdc <TIM_ResetCallback+0x84>)
 8006b74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a19      	ldr	r2, [pc, #100]	; (8006be0 <TIM_ResetCallback+0x88>)
 8006b7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a18      	ldr	r2, [pc, #96]	; (8006be4 <TIM_ResetCallback+0x8c>)
 8006b84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a17      	ldr	r2, [pc, #92]	; (8006be8 <TIM_ResetCallback+0x90>)
 8006b8c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a16      	ldr	r2, [pc, #88]	; (8006bec <TIM_ResetCallback+0x94>)
 8006b94:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a15      	ldr	r2, [pc, #84]	; (8006bf0 <TIM_ResetCallback+0x98>)
 8006b9c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a14      	ldr	r2, [pc, #80]	; (8006bf4 <TIM_ResetCallback+0x9c>)
 8006ba4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a13      	ldr	r2, [pc, #76]	; (8006bf8 <TIM_ResetCallback+0xa0>)
 8006bac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a12      	ldr	r2, [pc, #72]	; (8006bfc <TIM_ResetCallback+0xa4>)
 8006bb4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a11      	ldr	r2, [pc, #68]	; (8006c00 <TIM_ResetCallback+0xa8>)
 8006bbc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a10      	ldr	r2, [pc, #64]	; (8006c04 <TIM_ResetCallback+0xac>)
 8006bc4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr
 8006bd4:	08006263 	.word	0x08006263
 8006bd8:	08006277 	.word	0x08006277
 8006bdc:	080062ef 	.word	0x080062ef
 8006be0:	08006303 	.word	0x08006303
 8006be4:	0800629f 	.word	0x0800629f
 8006be8:	080062b3 	.word	0x080062b3
 8006bec:	0800628b 	.word	0x0800628b
 8006bf0:	080062c7 	.word	0x080062c7
 8006bf4:	080062db 	.word	0x080062db
 8006bf8:	08006317 	.word	0x08006317
 8006bfc:	08006d89 	.word	0x08006d89
 8006c00:	08006d9d 	.word	0x08006d9d
 8006c04:	08006db1 	.word	0x08006db1

08006c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d101      	bne.n	8006c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	e050      	b.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a1c      	ldr	r2, [pc, #112]	; (8006cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d018      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c6c:	d013      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a18      	ldr	r2, [pc, #96]	; (8006cd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d00e      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a16      	ldr	r2, [pc, #88]	; (8006cd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d009      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a15      	ldr	r2, [pc, #84]	; (8006cdc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d004      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a13      	ldr	r2, [pc, #76]	; (8006ce0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d10c      	bne.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3714      	adds	r7, #20
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	40010000 	.word	0x40010000
 8006cd4:	40000400 	.word	0x40000400
 8006cd8:	40000800 	.word	0x40000800
 8006cdc:	40000c00 	.word	0x40000c00
 8006ce0:	40014000 	.word	0x40014000

08006ce4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d101      	bne.n	8006d00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e03d      	b.n	8006d7c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	695b      	ldr	r3, [r3, #20]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	69db      	ldr	r3, [r3, #28]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e04a      	b.n	8006e6c <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d111      	bne.n	8006e06 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 fd2c 	bl	8007848 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d102      	bne.n	8006dfe <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a1e      	ldr	r2, [pc, #120]	; (8006e74 <HAL_UART_Init+0xb0>)
 8006dfc:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2224      	movs	r2, #36	; 0x24
 8006e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68da      	ldr	r2, [r3, #12]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e1c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fff6 	bl	8007e10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	691a      	ldr	r2, [r3, #16]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e32:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	695a      	ldr	r2, [r3, #20]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e42:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68da      	ldr	r2, [r3, #12]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e52:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2220      	movs	r2, #32
 8006e66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3708      	adds	r7, #8
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	08003245 	.word	0x08003245

08006e78 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b087      	sub	sp, #28
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	460b      	mov	r3, r1
 8006e82:	607a      	str	r2, [r7, #4]
 8006e84:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006e86:	2300      	movs	r3, #0
 8006e88:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d107      	bne.n	8006ea0 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e94:	f043 0220 	orr.w	r2, r3, #32
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e08c      	b.n	8006fba <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d101      	bne.n	8006eae <HAL_UART_RegisterCallback+0x36>
 8006eaa:	2302      	movs	r3, #2
 8006eac:	e085      	b.n	8006fba <HAL_UART_RegisterCallback+0x142>
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b20      	cmp	r3, #32
 8006ec0:	d151      	bne.n	8006f66 <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 8006ec2:	7afb      	ldrb	r3, [r7, #11]
 8006ec4:	2b0c      	cmp	r3, #12
 8006ec6:	d845      	bhi.n	8006f54 <HAL_UART_RegisterCallback+0xdc>
 8006ec8:	a201      	add	r2, pc, #4	; (adr r2, 8006ed0 <HAL_UART_RegisterCallback+0x58>)
 8006eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ece:	bf00      	nop
 8006ed0:	08006f05 	.word	0x08006f05
 8006ed4:	08006f0d 	.word	0x08006f0d
 8006ed8:	08006f15 	.word	0x08006f15
 8006edc:	08006f1d 	.word	0x08006f1d
 8006ee0:	08006f25 	.word	0x08006f25
 8006ee4:	08006f2d 	.word	0x08006f2d
 8006ee8:	08006f35 	.word	0x08006f35
 8006eec:	08006f3d 	.word	0x08006f3d
 8006ef0:	08006f55 	.word	0x08006f55
 8006ef4:	08006f55 	.word	0x08006f55
 8006ef8:	08006f55 	.word	0x08006f55
 8006efc:	08006f45 	.word	0x08006f45
 8006f00:	08006f4d 	.word	0x08006f4d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8006f0a:	e051      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8006f12:	e04d      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8006f1a:	e049      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8006f22:	e045      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8006f2a:	e041      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8006f32:	e03d      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8006f3a:	e039      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8006f42:	e035      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8006f4a:	e031      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8006f52:	e02d      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f58:	f043 0220 	orr.w	r2, r3, #32
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	75fb      	strb	r3, [r7, #23]
        break;
 8006f64:	e024      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d116      	bne.n	8006fa0 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8006f72:	7afb      	ldrb	r3, [r7, #11]
 8006f74:	2b0b      	cmp	r3, #11
 8006f76:	d002      	beq.n	8006f7e <HAL_UART_RegisterCallback+0x106>
 8006f78:	2b0c      	cmp	r3, #12
 8006f7a:	d004      	beq.n	8006f86 <HAL_UART_RegisterCallback+0x10e>
 8006f7c:	e007      	b.n	8006f8e <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8006f84:	e014      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8006f8c:	e010      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f92:	f043 0220 	orr.w	r2, r3, #32
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	75fb      	strb	r3, [r7, #23]
        break;
 8006f9e:	e007      	b.n	8006fb0 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa4:	f043 0220 	orr.w	r2, r3, #32
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006fb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	371c      	adds	r7, #28
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop

08006fc8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b20      	cmp	r3, #32
 8006fe0:	d11d      	bne.n	800701e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <HAL_UART_Receive_IT+0x26>
 8006fe8:	88fb      	ldrh	r3, [r7, #6]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e016      	b.n	8007020 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_UART_Receive_IT+0x38>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e00f      	b.n	8007020 <HAL_UART_Receive_IT+0x58>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800700e:	88fb      	ldrh	r3, [r7, #6]
 8007010:	461a      	mov	r2, r3
 8007012:	68b9      	ldr	r1, [r7, #8]
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f000 fcf7 	bl	8007a08 <UART_Start_Receive_IT>
 800701a:	4603      	mov	r3, r0
 800701c:	e000      	b.n	8007020 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800701e:	2302      	movs	r3, #2
  }
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b08c      	sub	sp, #48	; 0x30
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	4613      	mov	r3, r2
 8007034:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800703c:	b2db      	uxtb	r3, r3
 800703e:	2b20      	cmp	r3, #32
 8007040:	d165      	bne.n	800710e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d002      	beq.n	800704e <HAL_UART_Transmit_DMA+0x26>
 8007048:	88fb      	ldrh	r3, [r7, #6]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d101      	bne.n	8007052 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e05e      	b.n	8007110 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007058:	2b01      	cmp	r3, #1
 800705a:	d101      	bne.n	8007060 <HAL_UART_Transmit_DMA+0x38>
 800705c:	2302      	movs	r3, #2
 800705e:	e057      	b.n	8007110 <HAL_UART_Transmit_DMA+0xe8>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	88fa      	ldrh	r2, [r7, #6]
 8007072:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	88fa      	ldrh	r2, [r7, #6]
 8007078:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2221      	movs	r2, #33	; 0x21
 8007084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800708c:	4a22      	ldr	r2, [pc, #136]	; (8007118 <HAL_UART_Transmit_DMA+0xf0>)
 800708e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007094:	4a21      	ldr	r2, [pc, #132]	; (800711c <HAL_UART_Transmit_DMA+0xf4>)
 8007096:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800709c:	4a20      	ldr	r2, [pc, #128]	; (8007120 <HAL_UART_Transmit_DMA+0xf8>)
 800709e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a4:	2200      	movs	r2, #0
 80070a6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80070a8:	f107 0308 	add.w	r3, r7, #8
 80070ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80070b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b4:	6819      	ldr	r1, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	3304      	adds	r3, #4
 80070bc:	461a      	mov	r2, r3
 80070be:	88fb      	ldrh	r3, [r7, #6]
 80070c0:	f7fc fe44 	bl	8003d4c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070cc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3314      	adds	r3, #20
 80070dc:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	e853 3f00 	ldrex	r3, [r3]
 80070e4:	617b      	str	r3, [r7, #20]
   return(result);
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	3314      	adds	r3, #20
 80070f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070f6:	627a      	str	r2, [r7, #36]	; 0x24
 80070f8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fa:	6a39      	ldr	r1, [r7, #32]
 80070fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070fe:	e841 2300 	strex	r3, r2, [r1]
 8007102:	61fb      	str	r3, [r7, #28]
   return(result);
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1e5      	bne.n	80070d6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800710a:	2300      	movs	r3, #0
 800710c:	e000      	b.n	8007110 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800710e:	2302      	movs	r3, #2
  }
}
 8007110:	4618      	mov	r0, r3
 8007112:	3730      	adds	r7, #48	; 0x30
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	080078b9 	.word	0x080078b9
 800711c:	08007955 	.word	0x08007955
 8007120:	08007973 	.word	0x08007973

08007124 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b09a      	sub	sp, #104	; 0x68
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	330c      	adds	r3, #12
 8007132:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800713c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800713e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007142:	667b      	str	r3, [r7, #100]	; 0x64
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	330c      	adds	r3, #12
 800714a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800714c:	657a      	str	r2, [r7, #84]	; 0x54
 800714e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007152:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800715a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e5      	bne.n	800712c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3314      	adds	r3, #20
 8007166:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800716a:	e853 3f00 	ldrex	r3, [r3]
 800716e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007172:	f023 0301 	bic.w	r3, r3, #1
 8007176:	663b      	str	r3, [r7, #96]	; 0x60
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3314      	adds	r3, #20
 800717e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007180:	643a      	str	r2, [r7, #64]	; 0x40
 8007182:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007184:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007186:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007188:	e841 2300 	strex	r3, r2, [r1]
 800718c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800718e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1e5      	bne.n	8007160 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007198:	2b01      	cmp	r3, #1
 800719a:	d119      	bne.n	80071d0 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	330c      	adds	r3, #12
 80071a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	e853 3f00 	ldrex	r3, [r3]
 80071aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	f023 0310 	bic.w	r3, r3, #16
 80071b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	330c      	adds	r3, #12
 80071ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80071bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071c4:	e841 2300 	strex	r3, r2, [r1]
 80071c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d1e5      	bne.n	800719c <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071da:	2b40      	cmp	r3, #64	; 0x40
 80071dc:	d136      	bne.n	800724c <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	3314      	adds	r3, #20
 80071e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	3314      	adds	r3, #20
 80071fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071fe:	61ba      	str	r2, [r7, #24]
 8007200:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007202:	6979      	ldr	r1, [r7, #20]
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	613b      	str	r3, [r7, #16]
   return(result);
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e5      	bne.n	80071de <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007216:	2b00      	cmp	r3, #0
 8007218:	d018      	beq.n	800724c <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800721e:	2200      	movs	r2, #0
 8007220:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007226:	4618      	mov	r0, r3
 8007228:	f7fc fde8 	bl	8003dfc <HAL_DMA_Abort>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00c      	beq.n	800724c <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007236:	4618      	mov	r0, r3
 8007238:	f7fc fffc 	bl	8004234 <HAL_DMA_GetError>
 800723c:	4603      	mov	r3, r0
 800723e:	2b20      	cmp	r3, #32
 8007240:	d104      	bne.n	800724c <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2210      	movs	r2, #16
 8007246:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8007248:	2303      	movs	r3, #3
 800724a:	e00a      	b.n	8007262 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2220      	movs	r2, #32
 8007256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3768      	adds	r7, #104	; 0x68
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
	...

0800726c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b0ba      	sub	sp, #232	; 0xe8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	695b      	ldr	r3, [r3, #20]
 800728e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007292:	2300      	movs	r3, #0
 8007294:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007298:	2300      	movs	r3, #0
 800729a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800729e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072a2:	f003 030f 	and.w	r3, r3, #15
 80072a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80072aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10f      	bne.n	80072d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072b6:	f003 0320 	and.w	r3, r3, #32
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d009      	beq.n	80072d2 <HAL_UART_IRQHandler+0x66>
 80072be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072c2:	f003 0320 	and.w	r3, r3, #32
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d003      	beq.n	80072d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 fce3 	bl	8007c96 <UART_Receive_IT>
      return;
 80072d0:	e25b      	b.n	800778a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80072d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	f000 80e1 	beq.w	800749e <HAL_UART_IRQHandler+0x232>
 80072dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072e0:	f003 0301 	and.w	r3, r3, #1
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d106      	bne.n	80072f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80072e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f000 80d4 	beq.w	800749e <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80072f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00b      	beq.n	800731a <HAL_UART_IRQHandler+0xae>
 8007302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800730a:	2b00      	cmp	r3, #0
 800730c:	d005      	beq.n	800731a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007312:	f043 0201 	orr.w	r2, r3, #1
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800731a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800731e:	f003 0304 	and.w	r3, r3, #4
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00b      	beq.n	800733e <HAL_UART_IRQHandler+0xd2>
 8007326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	2b00      	cmp	r3, #0
 8007330:	d005      	beq.n	800733e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007336:	f043 0202 	orr.w	r2, r3, #2
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800733e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00b      	beq.n	8007362 <HAL_UART_IRQHandler+0xf6>
 800734a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	d005      	beq.n	8007362 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735a:	f043 0204 	orr.w	r2, r3, #4
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007366:	f003 0308 	and.w	r3, r3, #8
 800736a:	2b00      	cmp	r3, #0
 800736c:	d011      	beq.n	8007392 <HAL_UART_IRQHandler+0x126>
 800736e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007372:	f003 0320 	and.w	r3, r3, #32
 8007376:	2b00      	cmp	r3, #0
 8007378:	d105      	bne.n	8007386 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800737a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d005      	beq.n	8007392 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738a:	f043 0208 	orr.w	r2, r3, #8
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	2b00      	cmp	r3, #0
 8007398:	f000 81f2 	beq.w	8007780 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800739c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073a0:	f003 0320 	and.w	r3, r3, #32
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d008      	beq.n	80073ba <HAL_UART_IRQHandler+0x14e>
 80073a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073ac:	f003 0320 	and.w	r3, r3, #32
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d002      	beq.n	80073ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 fc6e 	bl	8007c96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c4:	2b40      	cmp	r3, #64	; 0x40
 80073c6:	bf0c      	ite	eq
 80073c8:	2301      	moveq	r3, #1
 80073ca:	2300      	movne	r3, #0
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d6:	f003 0308 	and.w	r3, r3, #8
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d103      	bne.n	80073e6 <HAL_UART_IRQHandler+0x17a>
 80073de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d051      	beq.n	800748a <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 fb74 	bl	8007ad4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073f6:	2b40      	cmp	r3, #64	; 0x40
 80073f8:	d142      	bne.n	8007480 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	3314      	adds	r3, #20
 8007400:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007404:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007408:	e853 3f00 	ldrex	r3, [r3]
 800740c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007410:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007414:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007418:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3314      	adds	r3, #20
 8007422:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007426:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800742a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007432:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007436:	e841 2300 	strex	r3, r2, [r1]
 800743a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800743e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1d9      	bne.n	80073fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800744a:	2b00      	cmp	r3, #0
 800744c:	d013      	beq.n	8007476 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007452:	4a7f      	ldr	r2, [pc, #508]	; (8007650 <HAL_UART_IRQHandler+0x3e4>)
 8007454:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800745a:	4618      	mov	r0, r3
 800745c:	f7fc fd3e 	bl	8003edc <HAL_DMA_Abort_IT>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d019      	beq.n	800749a <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800746a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007470:	4610      	mov	r0, r2
 8007472:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007474:	e011      	b.n	800749a <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800747e:	e00c      	b.n	800749a <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007488:	e007      	b.n	800749a <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007498:	e172      	b.n	8007780 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800749a:	bf00      	nop
    return;
 800749c:	e170      	b.n	8007780 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	f040 814c 	bne.w	8007740 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074ac:	f003 0310 	and.w	r3, r3, #16
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 8145 	beq.w	8007740 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80074b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074ba:	f003 0310 	and.w	r3, r3, #16
 80074be:	2b00      	cmp	r3, #0
 80074c0:	f000 813e 	beq.w	8007740 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074c4:	2300      	movs	r3, #0
 80074c6:	60bb      	str	r3, [r7, #8]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	60bb      	str	r3, [r7, #8]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	60bb      	str	r3, [r7, #8]
 80074d8:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	695b      	ldr	r3, [r3, #20]
 80074e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074e4:	2b40      	cmp	r3, #64	; 0x40
 80074e6:	f040 80b5 	bne.w	8007654 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074f6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f000 8142 	beq.w	8007784 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007504:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007508:	429a      	cmp	r2, r3
 800750a:	f080 813b 	bcs.w	8007784 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007514:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800751a:	69db      	ldr	r3, [r3, #28]
 800751c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007520:	f000 8088 	beq.w	8007634 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	330c      	adds	r3, #12
 800752a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007532:	e853 3f00 	ldrex	r3, [r3]
 8007536:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800753a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800753e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007542:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	330c      	adds	r3, #12
 800754c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007550:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007554:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007558:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800755c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007560:	e841 2300 	strex	r3, r2, [r1]
 8007564:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007568:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1d9      	bne.n	8007524 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3314      	adds	r3, #20
 8007576:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007578:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800757a:	e853 3f00 	ldrex	r3, [r3]
 800757e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007580:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007582:	f023 0301 	bic.w	r3, r3, #1
 8007586:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	3314      	adds	r3, #20
 8007590:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007594:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007598:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800759c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80075a0:	e841 2300 	strex	r3, r2, [r1]
 80075a4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80075a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d1e1      	bne.n	8007570 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	3314      	adds	r3, #20
 80075b2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075b6:	e853 3f00 	ldrex	r3, [r3]
 80075ba:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80075bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	3314      	adds	r3, #20
 80075cc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80075d0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80075d2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80075d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80075d8:	e841 2300 	strex	r3, r2, [r1]
 80075dc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80075de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1e3      	bne.n	80075ac <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2220      	movs	r2, #32
 80075e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	330c      	adds	r3, #12
 80075f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075fc:	e853 3f00 	ldrex	r3, [r3]
 8007600:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007602:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007604:	f023 0310 	bic.w	r3, r3, #16
 8007608:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	330c      	adds	r3, #12
 8007612:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007616:	65ba      	str	r2, [r7, #88]	; 0x58
 8007618:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800761c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800761e:	e841 2300 	strex	r3, r2, [r1]
 8007622:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007624:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1e3      	bne.n	80075f2 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800762e:	4618      	mov	r0, r3
 8007630:	f7fc fbe4 	bl	8003dfc <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8007640:	b292      	uxth	r2, r2
 8007642:	1a8a      	subs	r2, r1, r2
 8007644:	b292      	uxth	r2, r2
 8007646:	4611      	mov	r1, r2
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800764c:	e09a      	b.n	8007784 <HAL_UART_IRQHandler+0x518>
 800764e:	bf00      	nop
 8007650:	08007b9b 	.word	0x08007b9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800765c:	b29b      	uxth	r3, r3
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007668:	b29b      	uxth	r3, r3
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 808c 	beq.w	8007788 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007670:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007674:	2b00      	cmp	r3, #0
 8007676:	f000 8087 	beq.w	8007788 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	330c      	adds	r3, #12
 8007680:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007684:	e853 3f00 	ldrex	r3, [r3]
 8007688:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800768a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800768c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007690:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	330c      	adds	r3, #12
 800769a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800769e:	647a      	str	r2, [r7, #68]	; 0x44
 80076a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80076a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076a6:	e841 2300 	strex	r3, r2, [r1]
 80076aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80076ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1e3      	bne.n	800767a <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	3314      	adds	r3, #20
 80076b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076bc:	e853 3f00 	ldrex	r3, [r3]
 80076c0:	623b      	str	r3, [r7, #32]
   return(result);
 80076c2:	6a3b      	ldr	r3, [r7, #32]
 80076c4:	f023 0301 	bic.w	r3, r3, #1
 80076c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	3314      	adds	r3, #20
 80076d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80076d6:	633a      	str	r2, [r7, #48]	; 0x30
 80076d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80076dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80076e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e3      	bne.n	80076b2 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2220      	movs	r2, #32
 80076ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	330c      	adds	r3, #12
 80076fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	e853 3f00 	ldrex	r3, [r3]
 8007706:	60fb      	str	r3, [r7, #12]
   return(result);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f023 0310 	bic.w	r3, r3, #16
 800770e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	330c      	adds	r3, #12
 8007718:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800771c:	61fa      	str	r2, [r7, #28]
 800771e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007720:	69b9      	ldr	r1, [r7, #24]
 8007722:	69fa      	ldr	r2, [r7, #28]
 8007724:	e841 2300 	strex	r3, r2, [r1]
 8007728:	617b      	str	r3, [r7, #20]
   return(result);
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e3      	bne.n	80076f8 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007734:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8007738:	4611      	mov	r1, r2
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800773e:	e023      	b.n	8007788 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007748:	2b00      	cmp	r3, #0
 800774a:	d009      	beq.n	8007760 <HAL_UART_IRQHandler+0x4f4>
 800774c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007754:	2b00      	cmp	r3, #0
 8007756:	d003      	beq.n	8007760 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 fa33 	bl	8007bc4 <UART_Transmit_IT>
    return;
 800775e:	e014      	b.n	800778a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00e      	beq.n	800778a <HAL_UART_IRQHandler+0x51e>
 800776c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007774:	2b00      	cmp	r3, #0
 8007776:	d008      	beq.n	800778a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fa73 	bl	8007c64 <UART_EndTransmit_IT>
    return;
 800777e:	e004      	b.n	800778a <HAL_UART_IRQHandler+0x51e>
    return;
 8007780:	bf00      	nop
 8007782:	e002      	b.n	800778a <HAL_UART_IRQHandler+0x51e>
      return;
 8007784:	bf00      	nop
 8007786:	e000      	b.n	800778a <HAL_UART_IRQHandler+0x51e>
      return;
 8007788:	bf00      	nop
  }
}
 800778a:	37e8      	adds	r7, #232	; 0xe8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007824:	bf00      	nop
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	460b      	mov	r3, r1
 800783a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a10      	ldr	r2, [pc, #64]	; (8007894 <UART_InitCallbacksToDefault+0x4c>)
 8007854:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a0f      	ldr	r2, [pc, #60]	; (8007898 <UART_InitCallbacksToDefault+0x50>)
 800785a:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	4a0f      	ldr	r2, [pc, #60]	; (800789c <UART_InitCallbacksToDefault+0x54>)
 8007860:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a0e      	ldr	r2, [pc, #56]	; (80078a0 <UART_InitCallbacksToDefault+0x58>)
 8007866:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a0e      	ldr	r2, [pc, #56]	; (80078a4 <UART_InitCallbacksToDefault+0x5c>)
 800786c:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a0d      	ldr	r2, [pc, #52]	; (80078a8 <UART_InitCallbacksToDefault+0x60>)
 8007872:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a0d      	ldr	r2, [pc, #52]	; (80078ac <UART_InitCallbacksToDefault+0x64>)
 8007878:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a0c      	ldr	r2, [pc, #48]	; (80078b0 <UART_InitCallbacksToDefault+0x68>)
 800787e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a0c      	ldr	r2, [pc, #48]	; (80078b4 <UART_InitCallbacksToDefault+0x6c>)
 8007884:	669a      	str	r2, [r3, #104]	; 0x68

}
 8007886:	bf00      	nop
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr
 8007892:	bf00      	nop
 8007894:	080077a5 	.word	0x080077a5
 8007898:	08007791 	.word	0x08007791
 800789c:	080077cd 	.word	0x080077cd
 80078a0:	080077b9 	.word	0x080077b9
 80078a4:	080077e1 	.word	0x080077e1
 80078a8:	080077f5 	.word	0x080077f5
 80078ac:	08007809 	.word	0x08007809
 80078b0:	0800781d 	.word	0x0800781d
 80078b4:	08007831 	.word	0x08007831

080078b8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b090      	sub	sp, #64	; 0x40
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d137      	bne.n	8007944 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80078d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078d6:	2200      	movs	r2, #0
 80078d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	3314      	adds	r3, #20
 80078e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e4:	e853 3f00 	ldrex	r3, [r3]
 80078e8:	623b      	str	r3, [r7, #32]
   return(result);
 80078ea:	6a3b      	ldr	r3, [r7, #32]
 80078ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80078f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	3314      	adds	r3, #20
 80078f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078fa:	633a      	str	r2, [r7, #48]	; 0x30
 80078fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007902:	e841 2300 	strex	r3, r2, [r1]
 8007906:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800790a:	2b00      	cmp	r3, #0
 800790c:	d1e5      	bne.n	80078da <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800790e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	330c      	adds	r3, #12
 8007914:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	e853 3f00 	ldrex	r3, [r3]
 800791c:	60fb      	str	r3, [r7, #12]
   return(result);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007924:	637b      	str	r3, [r7, #52]	; 0x34
 8007926:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	330c      	adds	r3, #12
 800792c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800792e:	61fa      	str	r2, [r7, #28]
 8007930:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007932:	69b9      	ldr	r1, [r7, #24]
 8007934:	69fa      	ldr	r2, [r7, #28]
 8007936:	e841 2300 	strex	r3, r2, [r1]
 800793a:	617b      	str	r3, [r7, #20]
   return(result);
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1e5      	bne.n	800790e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007942:	e003      	b.n	800794c <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8007944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007948:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800794a:	4798      	blx	r3
}
 800794c:	bf00      	nop
 800794e:	3740      	adds	r7, #64	; 0x40
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007960:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800796a:	bf00      	nop
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b084      	sub	sp, #16
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800797a:	2300      	movs	r3, #0
 800797c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007982:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	695b      	ldr	r3, [r3, #20]
 800798a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800798e:	2b80      	cmp	r3, #128	; 0x80
 8007990:	bf0c      	ite	eq
 8007992:	2301      	moveq	r3, #1
 8007994:	2300      	movne	r3, #0
 8007996:	b2db      	uxtb	r3, r3
 8007998:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	2b21      	cmp	r3, #33	; 0x21
 80079a4:	d108      	bne.n	80079b8 <UART_DMAError+0x46>
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d005      	beq.n	80079b8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2200      	movs	r2, #0
 80079b0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80079b2:	68b8      	ldr	r0, [r7, #8]
 80079b4:	f000 f866 	bl	8007a84 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	695b      	ldr	r3, [r3, #20]
 80079be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c2:	2b40      	cmp	r3, #64	; 0x40
 80079c4:	bf0c      	ite	eq
 80079c6:	2301      	moveq	r3, #1
 80079c8:	2300      	movne	r3, #0
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b22      	cmp	r3, #34	; 0x22
 80079d8:	d108      	bne.n	80079ec <UART_DMAError+0x7a>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d005      	beq.n	80079ec <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	2200      	movs	r2, #0
 80079e4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80079e6:	68b8      	ldr	r0, [r7, #8]
 80079e8:	f000 f874 	bl	8007ad4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f0:	f043 0210 	orr.w	r2, r3, #16
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079fc:	68b8      	ldr	r0, [r7, #8]
 80079fe:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a00:	bf00      	nop
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b085      	sub	sp, #20
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	4613      	mov	r3, r2
 8007a14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	68ba      	ldr	r2, [r7, #8]
 8007a1a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	88fa      	ldrh	r2, [r7, #6]
 8007a20:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	88fa      	ldrh	r2, [r7, #6]
 8007a26:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2222      	movs	r2, #34	; 0x22
 8007a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d007      	beq.n	8007a56 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68da      	ldr	r2, [r3, #12]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a54:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	695a      	ldr	r2, [r3, #20]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f042 0201 	orr.w	r2, r2, #1
 8007a64:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68da      	ldr	r2, [r3, #12]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f042 0220 	orr.w	r2, r2, #32
 8007a74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3714      	adds	r7, #20
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b089      	sub	sp, #36	; 0x24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	330c      	adds	r3, #12
 8007a92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	e853 3f00 	ldrex	r3, [r3]
 8007a9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007aa2:	61fb      	str	r3, [r7, #28]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	330c      	adds	r3, #12
 8007aaa:	69fa      	ldr	r2, [r7, #28]
 8007aac:	61ba      	str	r2, [r7, #24]
 8007aae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab0:	6979      	ldr	r1, [r7, #20]
 8007ab2:	69ba      	ldr	r2, [r7, #24]
 8007ab4:	e841 2300 	strex	r3, r2, [r1]
 8007ab8:	613b      	str	r3, [r7, #16]
   return(result);
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1e5      	bne.n	8007a8c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2220      	movs	r2, #32
 8007ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007ac8:	bf00      	nop
 8007aca:	3724      	adds	r7, #36	; 0x24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b095      	sub	sp, #84	; 0x54
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	330c      	adds	r3, #12
 8007ae2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae6:	e853 3f00 	ldrex	r3, [r3]
 8007aea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	330c      	adds	r3, #12
 8007afa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007afc:	643a      	str	r2, [r7, #64]	; 0x40
 8007afe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b04:	e841 2300 	strex	r3, r2, [r1]
 8007b08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1e5      	bne.n	8007adc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	3314      	adds	r3, #20
 8007b16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b18:	6a3b      	ldr	r3, [r7, #32]
 8007b1a:	e853 3f00 	ldrex	r3, [r3]
 8007b1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	f023 0301 	bic.w	r3, r3, #1
 8007b26:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3314      	adds	r3, #20
 8007b2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b38:	e841 2300 	strex	r3, r2, [r1]
 8007b3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1e5      	bne.n	8007b10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d119      	bne.n	8007b80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	330c      	adds	r3, #12
 8007b52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	e853 3f00 	ldrex	r3, [r3]
 8007b5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	f023 0310 	bic.w	r3, r3, #16
 8007b62:	647b      	str	r3, [r7, #68]	; 0x44
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	330c      	adds	r3, #12
 8007b6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b6c:	61ba      	str	r2, [r7, #24]
 8007b6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b70:	6979      	ldr	r1, [r7, #20]
 8007b72:	69ba      	ldr	r2, [r7, #24]
 8007b74:	e841 2300 	strex	r3, r2, [r1]
 8007b78:	613b      	str	r3, [r7, #16]
   return(result);
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d1e5      	bne.n	8007b4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2220      	movs	r2, #32
 8007b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b8e:	bf00      	nop
 8007b90:	3754      	adds	r7, #84	; 0x54
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr

08007b9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b084      	sub	sp, #16
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bbc:	bf00      	nop
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	2b21      	cmp	r3, #33	; 0x21
 8007bd6:	d13e      	bne.n	8007c56 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007be0:	d114      	bne.n	8007c0c <UART_Transmit_IT+0x48>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	691b      	ldr	r3, [r3, #16]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d110      	bne.n	8007c0c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a1b      	ldr	r3, [r3, #32]
 8007bee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bfe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	1c9a      	adds	r2, r3, #2
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	621a      	str	r2, [r3, #32]
 8007c0a:	e008      	b.n	8007c1e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a1b      	ldr	r3, [r3, #32]
 8007c10:	1c59      	adds	r1, r3, #1
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	6211      	str	r1, [r2, #32]
 8007c16:	781a      	ldrb	r2, [r3, #0]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	3b01      	subs	r3, #1
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10f      	bne.n	8007c52 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68da      	ldr	r2, [r3, #12]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c40:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68da      	ldr	r2, [r3, #12]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c50:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	e000      	b.n	8007c58 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c56:	2302      	movs	r3, #2
  }
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3714      	adds	r7, #20
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68da      	ldr	r2, [r3, #12]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c7a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2220      	movs	r2, #32
 8007c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3708      	adds	r7, #8
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b08c      	sub	sp, #48	; 0x30
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	2b22      	cmp	r3, #34	; 0x22
 8007ca8:	f040 80ad 	bne.w	8007e06 <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cb4:	d117      	bne.n	8007ce6 <UART_Receive_IT+0x50>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	691b      	ldr	r3, [r3, #16]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d113      	bne.n	8007ce6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cde:	1c9a      	adds	r2, r3, #2
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	629a      	str	r2, [r3, #40]	; 0x28
 8007ce4:	e026      	b.n	8007d34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cea:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007cec:	2300      	movs	r3, #0
 8007cee:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cf8:	d007      	beq.n	8007d0a <UART_Receive_IT+0x74>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d10a      	bne.n	8007d18 <UART_Receive_IT+0x82>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	b2da      	uxtb	r2, r3
 8007d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d14:	701a      	strb	r2, [r3, #0]
 8007d16:	e008      	b.n	8007d2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d24:	b2da      	uxtb	r2, r3
 8007d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d2e:	1c5a      	adds	r2, r3, #1
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	4619      	mov	r1, r3
 8007d42:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d15c      	bne.n	8007e02 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68da      	ldr	r2, [r3, #12]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f022 0220 	bic.w	r2, r2, #32
 8007d56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68da      	ldr	r2, [r3, #12]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	695a      	ldr	r2, [r3, #20]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f022 0201 	bic.w	r2, r2, #1
 8007d76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2220      	movs	r2, #32
 8007d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d136      	bne.n	8007df6 <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	330c      	adds	r3, #12
 8007d94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	e853 3f00 	ldrex	r3, [r3]
 8007d9c:	613b      	str	r3, [r7, #16]
   return(result);
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	f023 0310 	bic.w	r3, r3, #16
 8007da4:	627b      	str	r3, [r7, #36]	; 0x24
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	330c      	adds	r3, #12
 8007dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dae:	623a      	str	r2, [r7, #32]
 8007db0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db2:	69f9      	ldr	r1, [r7, #28]
 8007db4:	6a3a      	ldr	r2, [r7, #32]
 8007db6:	e841 2300 	strex	r3, r2, [r1]
 8007dba:	61bb      	str	r3, [r7, #24]
   return(result);
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d1e5      	bne.n	8007d8e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0310 	and.w	r3, r3, #16
 8007dcc:	2b10      	cmp	r3, #16
 8007dce:	d10a      	bne.n	8007de6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	60fb      	str	r3, [r7, #12]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	60fb      	str	r3, [r7, #12]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	60fb      	str	r3, [r7, #12]
 8007de4:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8007dee:	4611      	mov	r1, r2
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	4798      	blx	r3
 8007df4:	e003      	b.n	8007dfe <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e002      	b.n	8007e08 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 8007e02:	2300      	movs	r3, #0
 8007e04:	e000      	b.n	8007e08 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 8007e06:	2302      	movs	r3, #2
  }
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3730      	adds	r7, #48	; 0x30
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e14:	b0c0      	sub	sp, #256	; 0x100
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e2c:	68d9      	ldr	r1, [r3, #12]
 8007e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	ea40 0301 	orr.w	r3, r0, r1
 8007e38:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	431a      	orrs	r2, r3
 8007e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	431a      	orrs	r2, r3
 8007e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e54:	69db      	ldr	r3, [r3, #28]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007e68:	f021 010c 	bic.w	r1, r1, #12
 8007e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007e76:	430b      	orrs	r3, r1
 8007e78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	695b      	ldr	r3, [r3, #20]
 8007e82:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e8a:	6999      	ldr	r1, [r3, #24]
 8007e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	ea40 0301 	orr.w	r3, r0, r1
 8007e96:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	4b8f      	ldr	r3, [pc, #572]	; (80080dc <UART_SetConfig+0x2cc>)
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d005      	beq.n	8007eb0 <UART_SetConfig+0xa0>
 8007ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	4b8d      	ldr	r3, [pc, #564]	; (80080e0 <UART_SetConfig+0x2d0>)
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d104      	bne.n	8007eba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007eb0:	f7fd fa12 	bl	80052d8 <HAL_RCC_GetPCLK2Freq>
 8007eb4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007eb8:	e003      	b.n	8007ec2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007eba:	f7fd f9f9 	bl	80052b0 <HAL_RCC_GetPCLK1Freq>
 8007ebe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ecc:	f040 810c 	bne.w	80080e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ed0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007eda:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007ede:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007ee2:	4622      	mov	r2, r4
 8007ee4:	462b      	mov	r3, r5
 8007ee6:	1891      	adds	r1, r2, r2
 8007ee8:	65b9      	str	r1, [r7, #88]	; 0x58
 8007eea:	415b      	adcs	r3, r3
 8007eec:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007eee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	eb12 0801 	adds.w	r8, r2, r1
 8007ef8:	4629      	mov	r1, r5
 8007efa:	eb43 0901 	adc.w	r9, r3, r1
 8007efe:	f04f 0200 	mov.w	r2, #0
 8007f02:	f04f 0300 	mov.w	r3, #0
 8007f06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f12:	4690      	mov	r8, r2
 8007f14:	4699      	mov	r9, r3
 8007f16:	4623      	mov	r3, r4
 8007f18:	eb18 0303 	adds.w	r3, r8, r3
 8007f1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007f20:	462b      	mov	r3, r5
 8007f22:	eb49 0303 	adc.w	r3, r9, r3
 8007f26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007f36:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007f3a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007f3e:	460b      	mov	r3, r1
 8007f40:	18db      	adds	r3, r3, r3
 8007f42:	653b      	str	r3, [r7, #80]	; 0x50
 8007f44:	4613      	mov	r3, r2
 8007f46:	eb42 0303 	adc.w	r3, r2, r3
 8007f4a:	657b      	str	r3, [r7, #84]	; 0x54
 8007f4c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007f50:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007f54:	f7f8 fea0 	bl	8000c98 <__aeabi_uldivmod>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4b61      	ldr	r3, [pc, #388]	; (80080e4 <UART_SetConfig+0x2d4>)
 8007f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8007f62:	095b      	lsrs	r3, r3, #5
 8007f64:	011c      	lsls	r4, r3, #4
 8007f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f70:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007f74:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007f78:	4642      	mov	r2, r8
 8007f7a:	464b      	mov	r3, r9
 8007f7c:	1891      	adds	r1, r2, r2
 8007f7e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007f80:	415b      	adcs	r3, r3
 8007f82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f84:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007f88:	4641      	mov	r1, r8
 8007f8a:	eb12 0a01 	adds.w	sl, r2, r1
 8007f8e:	4649      	mov	r1, r9
 8007f90:	eb43 0b01 	adc.w	fp, r3, r1
 8007f94:	f04f 0200 	mov.w	r2, #0
 8007f98:	f04f 0300 	mov.w	r3, #0
 8007f9c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007fa0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007fa4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007fa8:	4692      	mov	sl, r2
 8007faa:	469b      	mov	fp, r3
 8007fac:	4643      	mov	r3, r8
 8007fae:	eb1a 0303 	adds.w	r3, sl, r3
 8007fb2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007fb6:	464b      	mov	r3, r9
 8007fb8:	eb4b 0303 	adc.w	r3, fp, r3
 8007fbc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007fcc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007fd0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	18db      	adds	r3, r3, r3
 8007fd8:	643b      	str	r3, [r7, #64]	; 0x40
 8007fda:	4613      	mov	r3, r2
 8007fdc:	eb42 0303 	adc.w	r3, r2, r3
 8007fe0:	647b      	str	r3, [r7, #68]	; 0x44
 8007fe2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007fe6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007fea:	f7f8 fe55 	bl	8000c98 <__aeabi_uldivmod>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	4611      	mov	r1, r2
 8007ff4:	4b3b      	ldr	r3, [pc, #236]	; (80080e4 <UART_SetConfig+0x2d4>)
 8007ff6:	fba3 2301 	umull	r2, r3, r3, r1
 8007ffa:	095b      	lsrs	r3, r3, #5
 8007ffc:	2264      	movs	r2, #100	; 0x64
 8007ffe:	fb02 f303 	mul.w	r3, r2, r3
 8008002:	1acb      	subs	r3, r1, r3
 8008004:	00db      	lsls	r3, r3, #3
 8008006:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800800a:	4b36      	ldr	r3, [pc, #216]	; (80080e4 <UART_SetConfig+0x2d4>)
 800800c:	fba3 2302 	umull	r2, r3, r3, r2
 8008010:	095b      	lsrs	r3, r3, #5
 8008012:	005b      	lsls	r3, r3, #1
 8008014:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008018:	441c      	add	r4, r3
 800801a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800801e:	2200      	movs	r2, #0
 8008020:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008024:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008028:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800802c:	4642      	mov	r2, r8
 800802e:	464b      	mov	r3, r9
 8008030:	1891      	adds	r1, r2, r2
 8008032:	63b9      	str	r1, [r7, #56]	; 0x38
 8008034:	415b      	adcs	r3, r3
 8008036:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008038:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800803c:	4641      	mov	r1, r8
 800803e:	1851      	adds	r1, r2, r1
 8008040:	6339      	str	r1, [r7, #48]	; 0x30
 8008042:	4649      	mov	r1, r9
 8008044:	414b      	adcs	r3, r1
 8008046:	637b      	str	r3, [r7, #52]	; 0x34
 8008048:	f04f 0200 	mov.w	r2, #0
 800804c:	f04f 0300 	mov.w	r3, #0
 8008050:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008054:	4659      	mov	r1, fp
 8008056:	00cb      	lsls	r3, r1, #3
 8008058:	4651      	mov	r1, sl
 800805a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800805e:	4651      	mov	r1, sl
 8008060:	00ca      	lsls	r2, r1, #3
 8008062:	4610      	mov	r0, r2
 8008064:	4619      	mov	r1, r3
 8008066:	4603      	mov	r3, r0
 8008068:	4642      	mov	r2, r8
 800806a:	189b      	adds	r3, r3, r2
 800806c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008070:	464b      	mov	r3, r9
 8008072:	460a      	mov	r2, r1
 8008074:	eb42 0303 	adc.w	r3, r2, r3
 8008078:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800807c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008088:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800808c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008090:	460b      	mov	r3, r1
 8008092:	18db      	adds	r3, r3, r3
 8008094:	62bb      	str	r3, [r7, #40]	; 0x28
 8008096:	4613      	mov	r3, r2
 8008098:	eb42 0303 	adc.w	r3, r2, r3
 800809c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800809e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80080a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80080a6:	f7f8 fdf7 	bl	8000c98 <__aeabi_uldivmod>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4b0d      	ldr	r3, [pc, #52]	; (80080e4 <UART_SetConfig+0x2d4>)
 80080b0:	fba3 1302 	umull	r1, r3, r3, r2
 80080b4:	095b      	lsrs	r3, r3, #5
 80080b6:	2164      	movs	r1, #100	; 0x64
 80080b8:	fb01 f303 	mul.w	r3, r1, r3
 80080bc:	1ad3      	subs	r3, r2, r3
 80080be:	00db      	lsls	r3, r3, #3
 80080c0:	3332      	adds	r3, #50	; 0x32
 80080c2:	4a08      	ldr	r2, [pc, #32]	; (80080e4 <UART_SetConfig+0x2d4>)
 80080c4:	fba2 2303 	umull	r2, r3, r2, r3
 80080c8:	095b      	lsrs	r3, r3, #5
 80080ca:	f003 0207 	and.w	r2, r3, #7
 80080ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4422      	add	r2, r4
 80080d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80080d8:	e105      	b.n	80082e6 <UART_SetConfig+0x4d6>
 80080da:	bf00      	nop
 80080dc:	40011000 	.word	0x40011000
 80080e0:	40011400 	.word	0x40011400
 80080e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80080e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80080ec:	2200      	movs	r2, #0
 80080ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80080f2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80080f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80080fa:	4642      	mov	r2, r8
 80080fc:	464b      	mov	r3, r9
 80080fe:	1891      	adds	r1, r2, r2
 8008100:	6239      	str	r1, [r7, #32]
 8008102:	415b      	adcs	r3, r3
 8008104:	627b      	str	r3, [r7, #36]	; 0x24
 8008106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800810a:	4641      	mov	r1, r8
 800810c:	1854      	adds	r4, r2, r1
 800810e:	4649      	mov	r1, r9
 8008110:	eb43 0501 	adc.w	r5, r3, r1
 8008114:	f04f 0200 	mov.w	r2, #0
 8008118:	f04f 0300 	mov.w	r3, #0
 800811c:	00eb      	lsls	r3, r5, #3
 800811e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008122:	00e2      	lsls	r2, r4, #3
 8008124:	4614      	mov	r4, r2
 8008126:	461d      	mov	r5, r3
 8008128:	4643      	mov	r3, r8
 800812a:	18e3      	adds	r3, r4, r3
 800812c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008130:	464b      	mov	r3, r9
 8008132:	eb45 0303 	adc.w	r3, r5, r3
 8008136:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800813a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	2200      	movs	r2, #0
 8008142:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008146:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800814a:	f04f 0200 	mov.w	r2, #0
 800814e:	f04f 0300 	mov.w	r3, #0
 8008152:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008156:	4629      	mov	r1, r5
 8008158:	008b      	lsls	r3, r1, #2
 800815a:	4621      	mov	r1, r4
 800815c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008160:	4621      	mov	r1, r4
 8008162:	008a      	lsls	r2, r1, #2
 8008164:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008168:	f7f8 fd96 	bl	8000c98 <__aeabi_uldivmod>
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	4b60      	ldr	r3, [pc, #384]	; (80082f4 <UART_SetConfig+0x4e4>)
 8008172:	fba3 2302 	umull	r2, r3, r3, r2
 8008176:	095b      	lsrs	r3, r3, #5
 8008178:	011c      	lsls	r4, r3, #4
 800817a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800817e:	2200      	movs	r2, #0
 8008180:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008184:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008188:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800818c:	4642      	mov	r2, r8
 800818e:	464b      	mov	r3, r9
 8008190:	1891      	adds	r1, r2, r2
 8008192:	61b9      	str	r1, [r7, #24]
 8008194:	415b      	adcs	r3, r3
 8008196:	61fb      	str	r3, [r7, #28]
 8008198:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800819c:	4641      	mov	r1, r8
 800819e:	1851      	adds	r1, r2, r1
 80081a0:	6139      	str	r1, [r7, #16]
 80081a2:	4649      	mov	r1, r9
 80081a4:	414b      	adcs	r3, r1
 80081a6:	617b      	str	r3, [r7, #20]
 80081a8:	f04f 0200 	mov.w	r2, #0
 80081ac:	f04f 0300 	mov.w	r3, #0
 80081b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80081b4:	4659      	mov	r1, fp
 80081b6:	00cb      	lsls	r3, r1, #3
 80081b8:	4651      	mov	r1, sl
 80081ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081be:	4651      	mov	r1, sl
 80081c0:	00ca      	lsls	r2, r1, #3
 80081c2:	4610      	mov	r0, r2
 80081c4:	4619      	mov	r1, r3
 80081c6:	4603      	mov	r3, r0
 80081c8:	4642      	mov	r2, r8
 80081ca:	189b      	adds	r3, r3, r2
 80081cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80081d0:	464b      	mov	r3, r9
 80081d2:	460a      	mov	r2, r1
 80081d4:	eb42 0303 	adc.w	r3, r2, r3
 80081d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80081dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	67bb      	str	r3, [r7, #120]	; 0x78
 80081e6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80081e8:	f04f 0200 	mov.w	r2, #0
 80081ec:	f04f 0300 	mov.w	r3, #0
 80081f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80081f4:	4649      	mov	r1, r9
 80081f6:	008b      	lsls	r3, r1, #2
 80081f8:	4641      	mov	r1, r8
 80081fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081fe:	4641      	mov	r1, r8
 8008200:	008a      	lsls	r2, r1, #2
 8008202:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008206:	f7f8 fd47 	bl	8000c98 <__aeabi_uldivmod>
 800820a:	4602      	mov	r2, r0
 800820c:	460b      	mov	r3, r1
 800820e:	4b39      	ldr	r3, [pc, #228]	; (80082f4 <UART_SetConfig+0x4e4>)
 8008210:	fba3 1302 	umull	r1, r3, r3, r2
 8008214:	095b      	lsrs	r3, r3, #5
 8008216:	2164      	movs	r1, #100	; 0x64
 8008218:	fb01 f303 	mul.w	r3, r1, r3
 800821c:	1ad3      	subs	r3, r2, r3
 800821e:	011b      	lsls	r3, r3, #4
 8008220:	3332      	adds	r3, #50	; 0x32
 8008222:	4a34      	ldr	r2, [pc, #208]	; (80082f4 <UART_SetConfig+0x4e4>)
 8008224:	fba2 2303 	umull	r2, r3, r2, r3
 8008228:	095b      	lsrs	r3, r3, #5
 800822a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800822e:	441c      	add	r4, r3
 8008230:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008234:	2200      	movs	r2, #0
 8008236:	673b      	str	r3, [r7, #112]	; 0x70
 8008238:	677a      	str	r2, [r7, #116]	; 0x74
 800823a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800823e:	4642      	mov	r2, r8
 8008240:	464b      	mov	r3, r9
 8008242:	1891      	adds	r1, r2, r2
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	415b      	adcs	r3, r3
 8008248:	60fb      	str	r3, [r7, #12]
 800824a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800824e:	4641      	mov	r1, r8
 8008250:	1851      	adds	r1, r2, r1
 8008252:	6039      	str	r1, [r7, #0]
 8008254:	4649      	mov	r1, r9
 8008256:	414b      	adcs	r3, r1
 8008258:	607b      	str	r3, [r7, #4]
 800825a:	f04f 0200 	mov.w	r2, #0
 800825e:	f04f 0300 	mov.w	r3, #0
 8008262:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008266:	4659      	mov	r1, fp
 8008268:	00cb      	lsls	r3, r1, #3
 800826a:	4651      	mov	r1, sl
 800826c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008270:	4651      	mov	r1, sl
 8008272:	00ca      	lsls	r2, r1, #3
 8008274:	4610      	mov	r0, r2
 8008276:	4619      	mov	r1, r3
 8008278:	4603      	mov	r3, r0
 800827a:	4642      	mov	r2, r8
 800827c:	189b      	adds	r3, r3, r2
 800827e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008280:	464b      	mov	r3, r9
 8008282:	460a      	mov	r2, r1
 8008284:	eb42 0303 	adc.w	r3, r2, r3
 8008288:	66fb      	str	r3, [r7, #108]	; 0x6c
 800828a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	663b      	str	r3, [r7, #96]	; 0x60
 8008294:	667a      	str	r2, [r7, #100]	; 0x64
 8008296:	f04f 0200 	mov.w	r2, #0
 800829a:	f04f 0300 	mov.w	r3, #0
 800829e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80082a2:	4649      	mov	r1, r9
 80082a4:	008b      	lsls	r3, r1, #2
 80082a6:	4641      	mov	r1, r8
 80082a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082ac:	4641      	mov	r1, r8
 80082ae:	008a      	lsls	r2, r1, #2
 80082b0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80082b4:	f7f8 fcf0 	bl	8000c98 <__aeabi_uldivmod>
 80082b8:	4602      	mov	r2, r0
 80082ba:	460b      	mov	r3, r1
 80082bc:	4b0d      	ldr	r3, [pc, #52]	; (80082f4 <UART_SetConfig+0x4e4>)
 80082be:	fba3 1302 	umull	r1, r3, r3, r2
 80082c2:	095b      	lsrs	r3, r3, #5
 80082c4:	2164      	movs	r1, #100	; 0x64
 80082c6:	fb01 f303 	mul.w	r3, r1, r3
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	011b      	lsls	r3, r3, #4
 80082ce:	3332      	adds	r3, #50	; 0x32
 80082d0:	4a08      	ldr	r2, [pc, #32]	; (80082f4 <UART_SetConfig+0x4e4>)
 80082d2:	fba2 2303 	umull	r2, r3, r2, r3
 80082d6:	095b      	lsrs	r3, r3, #5
 80082d8:	f003 020f 	and.w	r2, r3, #15
 80082dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4422      	add	r2, r4
 80082e4:	609a      	str	r2, [r3, #8]
}
 80082e6:	bf00      	nop
 80082e8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80082ec:	46bd      	mov	sp, r7
 80082ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082f2:	bf00      	nop
 80082f4:	51eb851f 	.word	0x51eb851f

080082f8 <__errno>:
 80082f8:	4b01      	ldr	r3, [pc, #4]	; (8008300 <__errno+0x8>)
 80082fa:	6818      	ldr	r0, [r3, #0]
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	2000020c 	.word	0x2000020c

08008304 <__libc_init_array>:
 8008304:	b570      	push	{r4, r5, r6, lr}
 8008306:	4d0d      	ldr	r5, [pc, #52]	; (800833c <__libc_init_array+0x38>)
 8008308:	4c0d      	ldr	r4, [pc, #52]	; (8008340 <__libc_init_array+0x3c>)
 800830a:	1b64      	subs	r4, r4, r5
 800830c:	10a4      	asrs	r4, r4, #2
 800830e:	2600      	movs	r6, #0
 8008310:	42a6      	cmp	r6, r4
 8008312:	d109      	bne.n	8008328 <__libc_init_array+0x24>
 8008314:	4d0b      	ldr	r5, [pc, #44]	; (8008344 <__libc_init_array+0x40>)
 8008316:	4c0c      	ldr	r4, [pc, #48]	; (8008348 <__libc_init_array+0x44>)
 8008318:	f005 ffb0 	bl	800e27c <_init>
 800831c:	1b64      	subs	r4, r4, r5
 800831e:	10a4      	asrs	r4, r4, #2
 8008320:	2600      	movs	r6, #0
 8008322:	42a6      	cmp	r6, r4
 8008324:	d105      	bne.n	8008332 <__libc_init_array+0x2e>
 8008326:	bd70      	pop	{r4, r5, r6, pc}
 8008328:	f855 3b04 	ldr.w	r3, [r5], #4
 800832c:	4798      	blx	r3
 800832e:	3601      	adds	r6, #1
 8008330:	e7ee      	b.n	8008310 <__libc_init_array+0xc>
 8008332:	f855 3b04 	ldr.w	r3, [r5], #4
 8008336:	4798      	blx	r3
 8008338:	3601      	adds	r6, #1
 800833a:	e7f2      	b.n	8008322 <__libc_init_array+0x1e>
 800833c:	0800e998 	.word	0x0800e998
 8008340:	0800e998 	.word	0x0800e998
 8008344:	0800e998 	.word	0x0800e998
 8008348:	0800e99c 	.word	0x0800e99c

0800834c <memcpy>:
 800834c:	440a      	add	r2, r1
 800834e:	4291      	cmp	r1, r2
 8008350:	f100 33ff 	add.w	r3, r0, #4294967295
 8008354:	d100      	bne.n	8008358 <memcpy+0xc>
 8008356:	4770      	bx	lr
 8008358:	b510      	push	{r4, lr}
 800835a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800835e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008362:	4291      	cmp	r1, r2
 8008364:	d1f9      	bne.n	800835a <memcpy+0xe>
 8008366:	bd10      	pop	{r4, pc}

08008368 <memset>:
 8008368:	4402      	add	r2, r0
 800836a:	4603      	mov	r3, r0
 800836c:	4293      	cmp	r3, r2
 800836e:	d100      	bne.n	8008372 <memset+0xa>
 8008370:	4770      	bx	lr
 8008372:	f803 1b01 	strb.w	r1, [r3], #1
 8008376:	e7f9      	b.n	800836c <memset+0x4>

08008378 <__cvt>:
 8008378:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800837c:	ec55 4b10 	vmov	r4, r5, d0
 8008380:	2d00      	cmp	r5, #0
 8008382:	460e      	mov	r6, r1
 8008384:	4619      	mov	r1, r3
 8008386:	462b      	mov	r3, r5
 8008388:	bfbb      	ittet	lt
 800838a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800838e:	461d      	movlt	r5, r3
 8008390:	2300      	movge	r3, #0
 8008392:	232d      	movlt	r3, #45	; 0x2d
 8008394:	700b      	strb	r3, [r1, #0]
 8008396:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008398:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800839c:	4691      	mov	r9, r2
 800839e:	f023 0820 	bic.w	r8, r3, #32
 80083a2:	bfbc      	itt	lt
 80083a4:	4622      	movlt	r2, r4
 80083a6:	4614      	movlt	r4, r2
 80083a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80083ac:	d005      	beq.n	80083ba <__cvt+0x42>
 80083ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80083b2:	d100      	bne.n	80083b6 <__cvt+0x3e>
 80083b4:	3601      	adds	r6, #1
 80083b6:	2102      	movs	r1, #2
 80083b8:	e000      	b.n	80083bc <__cvt+0x44>
 80083ba:	2103      	movs	r1, #3
 80083bc:	ab03      	add	r3, sp, #12
 80083be:	9301      	str	r3, [sp, #4]
 80083c0:	ab02      	add	r3, sp, #8
 80083c2:	9300      	str	r3, [sp, #0]
 80083c4:	ec45 4b10 	vmov	d0, r4, r5
 80083c8:	4653      	mov	r3, sl
 80083ca:	4632      	mov	r2, r6
 80083cc:	f001 fdac 	bl	8009f28 <_dtoa_r>
 80083d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80083d4:	4607      	mov	r7, r0
 80083d6:	d102      	bne.n	80083de <__cvt+0x66>
 80083d8:	f019 0f01 	tst.w	r9, #1
 80083dc:	d022      	beq.n	8008424 <__cvt+0xac>
 80083de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80083e2:	eb07 0906 	add.w	r9, r7, r6
 80083e6:	d110      	bne.n	800840a <__cvt+0x92>
 80083e8:	783b      	ldrb	r3, [r7, #0]
 80083ea:	2b30      	cmp	r3, #48	; 0x30
 80083ec:	d10a      	bne.n	8008404 <__cvt+0x8c>
 80083ee:	2200      	movs	r2, #0
 80083f0:	2300      	movs	r3, #0
 80083f2:	4620      	mov	r0, r4
 80083f4:	4629      	mov	r1, r5
 80083f6:	f7f8 fb6f 	bl	8000ad8 <__aeabi_dcmpeq>
 80083fa:	b918      	cbnz	r0, 8008404 <__cvt+0x8c>
 80083fc:	f1c6 0601 	rsb	r6, r6, #1
 8008400:	f8ca 6000 	str.w	r6, [sl]
 8008404:	f8da 3000 	ldr.w	r3, [sl]
 8008408:	4499      	add	r9, r3
 800840a:	2200      	movs	r2, #0
 800840c:	2300      	movs	r3, #0
 800840e:	4620      	mov	r0, r4
 8008410:	4629      	mov	r1, r5
 8008412:	f7f8 fb61 	bl	8000ad8 <__aeabi_dcmpeq>
 8008416:	b108      	cbz	r0, 800841c <__cvt+0xa4>
 8008418:	f8cd 900c 	str.w	r9, [sp, #12]
 800841c:	2230      	movs	r2, #48	; 0x30
 800841e:	9b03      	ldr	r3, [sp, #12]
 8008420:	454b      	cmp	r3, r9
 8008422:	d307      	bcc.n	8008434 <__cvt+0xbc>
 8008424:	9b03      	ldr	r3, [sp, #12]
 8008426:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008428:	1bdb      	subs	r3, r3, r7
 800842a:	4638      	mov	r0, r7
 800842c:	6013      	str	r3, [r2, #0]
 800842e:	b004      	add	sp, #16
 8008430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008434:	1c59      	adds	r1, r3, #1
 8008436:	9103      	str	r1, [sp, #12]
 8008438:	701a      	strb	r2, [r3, #0]
 800843a:	e7f0      	b.n	800841e <__cvt+0xa6>

0800843c <__exponent>:
 800843c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800843e:	4603      	mov	r3, r0
 8008440:	2900      	cmp	r1, #0
 8008442:	bfb8      	it	lt
 8008444:	4249      	neglt	r1, r1
 8008446:	f803 2b02 	strb.w	r2, [r3], #2
 800844a:	bfb4      	ite	lt
 800844c:	222d      	movlt	r2, #45	; 0x2d
 800844e:	222b      	movge	r2, #43	; 0x2b
 8008450:	2909      	cmp	r1, #9
 8008452:	7042      	strb	r2, [r0, #1]
 8008454:	dd2a      	ble.n	80084ac <__exponent+0x70>
 8008456:	f10d 0407 	add.w	r4, sp, #7
 800845a:	46a4      	mov	ip, r4
 800845c:	270a      	movs	r7, #10
 800845e:	46a6      	mov	lr, r4
 8008460:	460a      	mov	r2, r1
 8008462:	fb91 f6f7 	sdiv	r6, r1, r7
 8008466:	fb07 1516 	mls	r5, r7, r6, r1
 800846a:	3530      	adds	r5, #48	; 0x30
 800846c:	2a63      	cmp	r2, #99	; 0x63
 800846e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008472:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008476:	4631      	mov	r1, r6
 8008478:	dcf1      	bgt.n	800845e <__exponent+0x22>
 800847a:	3130      	adds	r1, #48	; 0x30
 800847c:	f1ae 0502 	sub.w	r5, lr, #2
 8008480:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008484:	1c44      	adds	r4, r0, #1
 8008486:	4629      	mov	r1, r5
 8008488:	4561      	cmp	r1, ip
 800848a:	d30a      	bcc.n	80084a2 <__exponent+0x66>
 800848c:	f10d 0209 	add.w	r2, sp, #9
 8008490:	eba2 020e 	sub.w	r2, r2, lr
 8008494:	4565      	cmp	r5, ip
 8008496:	bf88      	it	hi
 8008498:	2200      	movhi	r2, #0
 800849a:	4413      	add	r3, r2
 800849c:	1a18      	subs	r0, r3, r0
 800849e:	b003      	add	sp, #12
 80084a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80084aa:	e7ed      	b.n	8008488 <__exponent+0x4c>
 80084ac:	2330      	movs	r3, #48	; 0x30
 80084ae:	3130      	adds	r1, #48	; 0x30
 80084b0:	7083      	strb	r3, [r0, #2]
 80084b2:	70c1      	strb	r1, [r0, #3]
 80084b4:	1d03      	adds	r3, r0, #4
 80084b6:	e7f1      	b.n	800849c <__exponent+0x60>

080084b8 <_printf_float>:
 80084b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084bc:	ed2d 8b02 	vpush	{d8}
 80084c0:	b08d      	sub	sp, #52	; 0x34
 80084c2:	460c      	mov	r4, r1
 80084c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80084c8:	4616      	mov	r6, r2
 80084ca:	461f      	mov	r7, r3
 80084cc:	4605      	mov	r5, r0
 80084ce:	f002 fe89 	bl	800b1e4 <_localeconv_r>
 80084d2:	f8d0 a000 	ldr.w	sl, [r0]
 80084d6:	4650      	mov	r0, sl
 80084d8:	f7f7 fe82 	bl	80001e0 <strlen>
 80084dc:	2300      	movs	r3, #0
 80084de:	930a      	str	r3, [sp, #40]	; 0x28
 80084e0:	6823      	ldr	r3, [r4, #0]
 80084e2:	9305      	str	r3, [sp, #20]
 80084e4:	f8d8 3000 	ldr.w	r3, [r8]
 80084e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80084ec:	3307      	adds	r3, #7
 80084ee:	f023 0307 	bic.w	r3, r3, #7
 80084f2:	f103 0208 	add.w	r2, r3, #8
 80084f6:	f8c8 2000 	str.w	r2, [r8]
 80084fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008502:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008506:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800850a:	9307      	str	r3, [sp, #28]
 800850c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008510:	ee08 0a10 	vmov	s16, r0
 8008514:	4b9f      	ldr	r3, [pc, #636]	; (8008794 <_printf_float+0x2dc>)
 8008516:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800851a:	f04f 32ff 	mov.w	r2, #4294967295
 800851e:	f7f8 fb0d 	bl	8000b3c <__aeabi_dcmpun>
 8008522:	bb88      	cbnz	r0, 8008588 <_printf_float+0xd0>
 8008524:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008528:	4b9a      	ldr	r3, [pc, #616]	; (8008794 <_printf_float+0x2dc>)
 800852a:	f04f 32ff 	mov.w	r2, #4294967295
 800852e:	f7f8 fae7 	bl	8000b00 <__aeabi_dcmple>
 8008532:	bb48      	cbnz	r0, 8008588 <_printf_float+0xd0>
 8008534:	2200      	movs	r2, #0
 8008536:	2300      	movs	r3, #0
 8008538:	4640      	mov	r0, r8
 800853a:	4649      	mov	r1, r9
 800853c:	f7f8 fad6 	bl	8000aec <__aeabi_dcmplt>
 8008540:	b110      	cbz	r0, 8008548 <_printf_float+0x90>
 8008542:	232d      	movs	r3, #45	; 0x2d
 8008544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008548:	4b93      	ldr	r3, [pc, #588]	; (8008798 <_printf_float+0x2e0>)
 800854a:	4894      	ldr	r0, [pc, #592]	; (800879c <_printf_float+0x2e4>)
 800854c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008550:	bf94      	ite	ls
 8008552:	4698      	movls	r8, r3
 8008554:	4680      	movhi	r8, r0
 8008556:	2303      	movs	r3, #3
 8008558:	6123      	str	r3, [r4, #16]
 800855a:	9b05      	ldr	r3, [sp, #20]
 800855c:	f023 0204 	bic.w	r2, r3, #4
 8008560:	6022      	str	r2, [r4, #0]
 8008562:	f04f 0900 	mov.w	r9, #0
 8008566:	9700      	str	r7, [sp, #0]
 8008568:	4633      	mov	r3, r6
 800856a:	aa0b      	add	r2, sp, #44	; 0x2c
 800856c:	4621      	mov	r1, r4
 800856e:	4628      	mov	r0, r5
 8008570:	f000 f9d8 	bl	8008924 <_printf_common>
 8008574:	3001      	adds	r0, #1
 8008576:	f040 8090 	bne.w	800869a <_printf_float+0x1e2>
 800857a:	f04f 30ff 	mov.w	r0, #4294967295
 800857e:	b00d      	add	sp, #52	; 0x34
 8008580:	ecbd 8b02 	vpop	{d8}
 8008584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008588:	4642      	mov	r2, r8
 800858a:	464b      	mov	r3, r9
 800858c:	4640      	mov	r0, r8
 800858e:	4649      	mov	r1, r9
 8008590:	f7f8 fad4 	bl	8000b3c <__aeabi_dcmpun>
 8008594:	b140      	cbz	r0, 80085a8 <_printf_float+0xf0>
 8008596:	464b      	mov	r3, r9
 8008598:	2b00      	cmp	r3, #0
 800859a:	bfbc      	itt	lt
 800859c:	232d      	movlt	r3, #45	; 0x2d
 800859e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80085a2:	487f      	ldr	r0, [pc, #508]	; (80087a0 <_printf_float+0x2e8>)
 80085a4:	4b7f      	ldr	r3, [pc, #508]	; (80087a4 <_printf_float+0x2ec>)
 80085a6:	e7d1      	b.n	800854c <_printf_float+0x94>
 80085a8:	6863      	ldr	r3, [r4, #4]
 80085aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80085ae:	9206      	str	r2, [sp, #24]
 80085b0:	1c5a      	adds	r2, r3, #1
 80085b2:	d13f      	bne.n	8008634 <_printf_float+0x17c>
 80085b4:	2306      	movs	r3, #6
 80085b6:	6063      	str	r3, [r4, #4]
 80085b8:	9b05      	ldr	r3, [sp, #20]
 80085ba:	6861      	ldr	r1, [r4, #4]
 80085bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80085c0:	2300      	movs	r3, #0
 80085c2:	9303      	str	r3, [sp, #12]
 80085c4:	ab0a      	add	r3, sp, #40	; 0x28
 80085c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80085ca:	ab09      	add	r3, sp, #36	; 0x24
 80085cc:	ec49 8b10 	vmov	d0, r8, r9
 80085d0:	9300      	str	r3, [sp, #0]
 80085d2:	6022      	str	r2, [r4, #0]
 80085d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80085d8:	4628      	mov	r0, r5
 80085da:	f7ff fecd 	bl	8008378 <__cvt>
 80085de:	9b06      	ldr	r3, [sp, #24]
 80085e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085e2:	2b47      	cmp	r3, #71	; 0x47
 80085e4:	4680      	mov	r8, r0
 80085e6:	d108      	bne.n	80085fa <_printf_float+0x142>
 80085e8:	1cc8      	adds	r0, r1, #3
 80085ea:	db02      	blt.n	80085f2 <_printf_float+0x13a>
 80085ec:	6863      	ldr	r3, [r4, #4]
 80085ee:	4299      	cmp	r1, r3
 80085f0:	dd41      	ble.n	8008676 <_printf_float+0x1be>
 80085f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80085f6:	fa5f fb8b 	uxtb.w	fp, fp
 80085fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80085fe:	d820      	bhi.n	8008642 <_printf_float+0x18a>
 8008600:	3901      	subs	r1, #1
 8008602:	465a      	mov	r2, fp
 8008604:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008608:	9109      	str	r1, [sp, #36]	; 0x24
 800860a:	f7ff ff17 	bl	800843c <__exponent>
 800860e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008610:	1813      	adds	r3, r2, r0
 8008612:	2a01      	cmp	r2, #1
 8008614:	4681      	mov	r9, r0
 8008616:	6123      	str	r3, [r4, #16]
 8008618:	dc02      	bgt.n	8008620 <_printf_float+0x168>
 800861a:	6822      	ldr	r2, [r4, #0]
 800861c:	07d2      	lsls	r2, r2, #31
 800861e:	d501      	bpl.n	8008624 <_printf_float+0x16c>
 8008620:	3301      	adds	r3, #1
 8008622:	6123      	str	r3, [r4, #16]
 8008624:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008628:	2b00      	cmp	r3, #0
 800862a:	d09c      	beq.n	8008566 <_printf_float+0xae>
 800862c:	232d      	movs	r3, #45	; 0x2d
 800862e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008632:	e798      	b.n	8008566 <_printf_float+0xae>
 8008634:	9a06      	ldr	r2, [sp, #24]
 8008636:	2a47      	cmp	r2, #71	; 0x47
 8008638:	d1be      	bne.n	80085b8 <_printf_float+0x100>
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1bc      	bne.n	80085b8 <_printf_float+0x100>
 800863e:	2301      	movs	r3, #1
 8008640:	e7b9      	b.n	80085b6 <_printf_float+0xfe>
 8008642:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008646:	d118      	bne.n	800867a <_printf_float+0x1c2>
 8008648:	2900      	cmp	r1, #0
 800864a:	6863      	ldr	r3, [r4, #4]
 800864c:	dd0b      	ble.n	8008666 <_printf_float+0x1ae>
 800864e:	6121      	str	r1, [r4, #16]
 8008650:	b913      	cbnz	r3, 8008658 <_printf_float+0x1a0>
 8008652:	6822      	ldr	r2, [r4, #0]
 8008654:	07d0      	lsls	r0, r2, #31
 8008656:	d502      	bpl.n	800865e <_printf_float+0x1a6>
 8008658:	3301      	adds	r3, #1
 800865a:	440b      	add	r3, r1
 800865c:	6123      	str	r3, [r4, #16]
 800865e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008660:	f04f 0900 	mov.w	r9, #0
 8008664:	e7de      	b.n	8008624 <_printf_float+0x16c>
 8008666:	b913      	cbnz	r3, 800866e <_printf_float+0x1b6>
 8008668:	6822      	ldr	r2, [r4, #0]
 800866a:	07d2      	lsls	r2, r2, #31
 800866c:	d501      	bpl.n	8008672 <_printf_float+0x1ba>
 800866e:	3302      	adds	r3, #2
 8008670:	e7f4      	b.n	800865c <_printf_float+0x1a4>
 8008672:	2301      	movs	r3, #1
 8008674:	e7f2      	b.n	800865c <_printf_float+0x1a4>
 8008676:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800867a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800867c:	4299      	cmp	r1, r3
 800867e:	db05      	blt.n	800868c <_printf_float+0x1d4>
 8008680:	6823      	ldr	r3, [r4, #0]
 8008682:	6121      	str	r1, [r4, #16]
 8008684:	07d8      	lsls	r0, r3, #31
 8008686:	d5ea      	bpl.n	800865e <_printf_float+0x1a6>
 8008688:	1c4b      	adds	r3, r1, #1
 800868a:	e7e7      	b.n	800865c <_printf_float+0x1a4>
 800868c:	2900      	cmp	r1, #0
 800868e:	bfd4      	ite	le
 8008690:	f1c1 0202 	rsble	r2, r1, #2
 8008694:	2201      	movgt	r2, #1
 8008696:	4413      	add	r3, r2
 8008698:	e7e0      	b.n	800865c <_printf_float+0x1a4>
 800869a:	6823      	ldr	r3, [r4, #0]
 800869c:	055a      	lsls	r2, r3, #21
 800869e:	d407      	bmi.n	80086b0 <_printf_float+0x1f8>
 80086a0:	6923      	ldr	r3, [r4, #16]
 80086a2:	4642      	mov	r2, r8
 80086a4:	4631      	mov	r1, r6
 80086a6:	4628      	mov	r0, r5
 80086a8:	47b8      	blx	r7
 80086aa:	3001      	adds	r0, #1
 80086ac:	d12c      	bne.n	8008708 <_printf_float+0x250>
 80086ae:	e764      	b.n	800857a <_printf_float+0xc2>
 80086b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80086b4:	f240 80e0 	bls.w	8008878 <_printf_float+0x3c0>
 80086b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80086bc:	2200      	movs	r2, #0
 80086be:	2300      	movs	r3, #0
 80086c0:	f7f8 fa0a 	bl	8000ad8 <__aeabi_dcmpeq>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d034      	beq.n	8008732 <_printf_float+0x27a>
 80086c8:	4a37      	ldr	r2, [pc, #220]	; (80087a8 <_printf_float+0x2f0>)
 80086ca:	2301      	movs	r3, #1
 80086cc:	4631      	mov	r1, r6
 80086ce:	4628      	mov	r0, r5
 80086d0:	47b8      	blx	r7
 80086d2:	3001      	adds	r0, #1
 80086d4:	f43f af51 	beq.w	800857a <_printf_float+0xc2>
 80086d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086dc:	429a      	cmp	r2, r3
 80086de:	db02      	blt.n	80086e6 <_printf_float+0x22e>
 80086e0:	6823      	ldr	r3, [r4, #0]
 80086e2:	07d8      	lsls	r0, r3, #31
 80086e4:	d510      	bpl.n	8008708 <_printf_float+0x250>
 80086e6:	ee18 3a10 	vmov	r3, s16
 80086ea:	4652      	mov	r2, sl
 80086ec:	4631      	mov	r1, r6
 80086ee:	4628      	mov	r0, r5
 80086f0:	47b8      	blx	r7
 80086f2:	3001      	adds	r0, #1
 80086f4:	f43f af41 	beq.w	800857a <_printf_float+0xc2>
 80086f8:	f04f 0800 	mov.w	r8, #0
 80086fc:	f104 091a 	add.w	r9, r4, #26
 8008700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008702:	3b01      	subs	r3, #1
 8008704:	4543      	cmp	r3, r8
 8008706:	dc09      	bgt.n	800871c <_printf_float+0x264>
 8008708:	6823      	ldr	r3, [r4, #0]
 800870a:	079b      	lsls	r3, r3, #30
 800870c:	f100 8105 	bmi.w	800891a <_printf_float+0x462>
 8008710:	68e0      	ldr	r0, [r4, #12]
 8008712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008714:	4298      	cmp	r0, r3
 8008716:	bfb8      	it	lt
 8008718:	4618      	movlt	r0, r3
 800871a:	e730      	b.n	800857e <_printf_float+0xc6>
 800871c:	2301      	movs	r3, #1
 800871e:	464a      	mov	r2, r9
 8008720:	4631      	mov	r1, r6
 8008722:	4628      	mov	r0, r5
 8008724:	47b8      	blx	r7
 8008726:	3001      	adds	r0, #1
 8008728:	f43f af27 	beq.w	800857a <_printf_float+0xc2>
 800872c:	f108 0801 	add.w	r8, r8, #1
 8008730:	e7e6      	b.n	8008700 <_printf_float+0x248>
 8008732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008734:	2b00      	cmp	r3, #0
 8008736:	dc39      	bgt.n	80087ac <_printf_float+0x2f4>
 8008738:	4a1b      	ldr	r2, [pc, #108]	; (80087a8 <_printf_float+0x2f0>)
 800873a:	2301      	movs	r3, #1
 800873c:	4631      	mov	r1, r6
 800873e:	4628      	mov	r0, r5
 8008740:	47b8      	blx	r7
 8008742:	3001      	adds	r0, #1
 8008744:	f43f af19 	beq.w	800857a <_printf_float+0xc2>
 8008748:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800874c:	4313      	orrs	r3, r2
 800874e:	d102      	bne.n	8008756 <_printf_float+0x29e>
 8008750:	6823      	ldr	r3, [r4, #0]
 8008752:	07d9      	lsls	r1, r3, #31
 8008754:	d5d8      	bpl.n	8008708 <_printf_float+0x250>
 8008756:	ee18 3a10 	vmov	r3, s16
 800875a:	4652      	mov	r2, sl
 800875c:	4631      	mov	r1, r6
 800875e:	4628      	mov	r0, r5
 8008760:	47b8      	blx	r7
 8008762:	3001      	adds	r0, #1
 8008764:	f43f af09 	beq.w	800857a <_printf_float+0xc2>
 8008768:	f04f 0900 	mov.w	r9, #0
 800876c:	f104 0a1a 	add.w	sl, r4, #26
 8008770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008772:	425b      	negs	r3, r3
 8008774:	454b      	cmp	r3, r9
 8008776:	dc01      	bgt.n	800877c <_printf_float+0x2c4>
 8008778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800877a:	e792      	b.n	80086a2 <_printf_float+0x1ea>
 800877c:	2301      	movs	r3, #1
 800877e:	4652      	mov	r2, sl
 8008780:	4631      	mov	r1, r6
 8008782:	4628      	mov	r0, r5
 8008784:	47b8      	blx	r7
 8008786:	3001      	adds	r0, #1
 8008788:	f43f aef7 	beq.w	800857a <_printf_float+0xc2>
 800878c:	f109 0901 	add.w	r9, r9, #1
 8008790:	e7ee      	b.n	8008770 <_printf_float+0x2b8>
 8008792:	bf00      	nop
 8008794:	7fefffff 	.word	0x7fefffff
 8008798:	0800e2d4 	.word	0x0800e2d4
 800879c:	0800e2d8 	.word	0x0800e2d8
 80087a0:	0800e2e0 	.word	0x0800e2e0
 80087a4:	0800e2dc 	.word	0x0800e2dc
 80087a8:	0800e2e4 	.word	0x0800e2e4
 80087ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087b0:	429a      	cmp	r2, r3
 80087b2:	bfa8      	it	ge
 80087b4:	461a      	movge	r2, r3
 80087b6:	2a00      	cmp	r2, #0
 80087b8:	4691      	mov	r9, r2
 80087ba:	dc37      	bgt.n	800882c <_printf_float+0x374>
 80087bc:	f04f 0b00 	mov.w	fp, #0
 80087c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087c4:	f104 021a 	add.w	r2, r4, #26
 80087c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087ca:	9305      	str	r3, [sp, #20]
 80087cc:	eba3 0309 	sub.w	r3, r3, r9
 80087d0:	455b      	cmp	r3, fp
 80087d2:	dc33      	bgt.n	800883c <_printf_float+0x384>
 80087d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087d8:	429a      	cmp	r2, r3
 80087da:	db3b      	blt.n	8008854 <_printf_float+0x39c>
 80087dc:	6823      	ldr	r3, [r4, #0]
 80087de:	07da      	lsls	r2, r3, #31
 80087e0:	d438      	bmi.n	8008854 <_printf_float+0x39c>
 80087e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e4:	9a05      	ldr	r2, [sp, #20]
 80087e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80087e8:	1a9a      	subs	r2, r3, r2
 80087ea:	eba3 0901 	sub.w	r9, r3, r1
 80087ee:	4591      	cmp	r9, r2
 80087f0:	bfa8      	it	ge
 80087f2:	4691      	movge	r9, r2
 80087f4:	f1b9 0f00 	cmp.w	r9, #0
 80087f8:	dc35      	bgt.n	8008866 <_printf_float+0x3ae>
 80087fa:	f04f 0800 	mov.w	r8, #0
 80087fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008802:	f104 0a1a 	add.w	sl, r4, #26
 8008806:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800880a:	1a9b      	subs	r3, r3, r2
 800880c:	eba3 0309 	sub.w	r3, r3, r9
 8008810:	4543      	cmp	r3, r8
 8008812:	f77f af79 	ble.w	8008708 <_printf_float+0x250>
 8008816:	2301      	movs	r3, #1
 8008818:	4652      	mov	r2, sl
 800881a:	4631      	mov	r1, r6
 800881c:	4628      	mov	r0, r5
 800881e:	47b8      	blx	r7
 8008820:	3001      	adds	r0, #1
 8008822:	f43f aeaa 	beq.w	800857a <_printf_float+0xc2>
 8008826:	f108 0801 	add.w	r8, r8, #1
 800882a:	e7ec      	b.n	8008806 <_printf_float+0x34e>
 800882c:	4613      	mov	r3, r2
 800882e:	4631      	mov	r1, r6
 8008830:	4642      	mov	r2, r8
 8008832:	4628      	mov	r0, r5
 8008834:	47b8      	blx	r7
 8008836:	3001      	adds	r0, #1
 8008838:	d1c0      	bne.n	80087bc <_printf_float+0x304>
 800883a:	e69e      	b.n	800857a <_printf_float+0xc2>
 800883c:	2301      	movs	r3, #1
 800883e:	4631      	mov	r1, r6
 8008840:	4628      	mov	r0, r5
 8008842:	9205      	str	r2, [sp, #20]
 8008844:	47b8      	blx	r7
 8008846:	3001      	adds	r0, #1
 8008848:	f43f ae97 	beq.w	800857a <_printf_float+0xc2>
 800884c:	9a05      	ldr	r2, [sp, #20]
 800884e:	f10b 0b01 	add.w	fp, fp, #1
 8008852:	e7b9      	b.n	80087c8 <_printf_float+0x310>
 8008854:	ee18 3a10 	vmov	r3, s16
 8008858:	4652      	mov	r2, sl
 800885a:	4631      	mov	r1, r6
 800885c:	4628      	mov	r0, r5
 800885e:	47b8      	blx	r7
 8008860:	3001      	adds	r0, #1
 8008862:	d1be      	bne.n	80087e2 <_printf_float+0x32a>
 8008864:	e689      	b.n	800857a <_printf_float+0xc2>
 8008866:	9a05      	ldr	r2, [sp, #20]
 8008868:	464b      	mov	r3, r9
 800886a:	4442      	add	r2, r8
 800886c:	4631      	mov	r1, r6
 800886e:	4628      	mov	r0, r5
 8008870:	47b8      	blx	r7
 8008872:	3001      	adds	r0, #1
 8008874:	d1c1      	bne.n	80087fa <_printf_float+0x342>
 8008876:	e680      	b.n	800857a <_printf_float+0xc2>
 8008878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800887a:	2a01      	cmp	r2, #1
 800887c:	dc01      	bgt.n	8008882 <_printf_float+0x3ca>
 800887e:	07db      	lsls	r3, r3, #31
 8008880:	d538      	bpl.n	80088f4 <_printf_float+0x43c>
 8008882:	2301      	movs	r3, #1
 8008884:	4642      	mov	r2, r8
 8008886:	4631      	mov	r1, r6
 8008888:	4628      	mov	r0, r5
 800888a:	47b8      	blx	r7
 800888c:	3001      	adds	r0, #1
 800888e:	f43f ae74 	beq.w	800857a <_printf_float+0xc2>
 8008892:	ee18 3a10 	vmov	r3, s16
 8008896:	4652      	mov	r2, sl
 8008898:	4631      	mov	r1, r6
 800889a:	4628      	mov	r0, r5
 800889c:	47b8      	blx	r7
 800889e:	3001      	adds	r0, #1
 80088a0:	f43f ae6b 	beq.w	800857a <_printf_float+0xc2>
 80088a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80088a8:	2200      	movs	r2, #0
 80088aa:	2300      	movs	r3, #0
 80088ac:	f7f8 f914 	bl	8000ad8 <__aeabi_dcmpeq>
 80088b0:	b9d8      	cbnz	r0, 80088ea <_printf_float+0x432>
 80088b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088b4:	f108 0201 	add.w	r2, r8, #1
 80088b8:	3b01      	subs	r3, #1
 80088ba:	4631      	mov	r1, r6
 80088bc:	4628      	mov	r0, r5
 80088be:	47b8      	blx	r7
 80088c0:	3001      	adds	r0, #1
 80088c2:	d10e      	bne.n	80088e2 <_printf_float+0x42a>
 80088c4:	e659      	b.n	800857a <_printf_float+0xc2>
 80088c6:	2301      	movs	r3, #1
 80088c8:	4652      	mov	r2, sl
 80088ca:	4631      	mov	r1, r6
 80088cc:	4628      	mov	r0, r5
 80088ce:	47b8      	blx	r7
 80088d0:	3001      	adds	r0, #1
 80088d2:	f43f ae52 	beq.w	800857a <_printf_float+0xc2>
 80088d6:	f108 0801 	add.w	r8, r8, #1
 80088da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088dc:	3b01      	subs	r3, #1
 80088de:	4543      	cmp	r3, r8
 80088e0:	dcf1      	bgt.n	80088c6 <_printf_float+0x40e>
 80088e2:	464b      	mov	r3, r9
 80088e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80088e8:	e6dc      	b.n	80086a4 <_printf_float+0x1ec>
 80088ea:	f04f 0800 	mov.w	r8, #0
 80088ee:	f104 0a1a 	add.w	sl, r4, #26
 80088f2:	e7f2      	b.n	80088da <_printf_float+0x422>
 80088f4:	2301      	movs	r3, #1
 80088f6:	4642      	mov	r2, r8
 80088f8:	e7df      	b.n	80088ba <_printf_float+0x402>
 80088fa:	2301      	movs	r3, #1
 80088fc:	464a      	mov	r2, r9
 80088fe:	4631      	mov	r1, r6
 8008900:	4628      	mov	r0, r5
 8008902:	47b8      	blx	r7
 8008904:	3001      	adds	r0, #1
 8008906:	f43f ae38 	beq.w	800857a <_printf_float+0xc2>
 800890a:	f108 0801 	add.w	r8, r8, #1
 800890e:	68e3      	ldr	r3, [r4, #12]
 8008910:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008912:	1a5b      	subs	r3, r3, r1
 8008914:	4543      	cmp	r3, r8
 8008916:	dcf0      	bgt.n	80088fa <_printf_float+0x442>
 8008918:	e6fa      	b.n	8008710 <_printf_float+0x258>
 800891a:	f04f 0800 	mov.w	r8, #0
 800891e:	f104 0919 	add.w	r9, r4, #25
 8008922:	e7f4      	b.n	800890e <_printf_float+0x456>

08008924 <_printf_common>:
 8008924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008928:	4616      	mov	r6, r2
 800892a:	4699      	mov	r9, r3
 800892c:	688a      	ldr	r2, [r1, #8]
 800892e:	690b      	ldr	r3, [r1, #16]
 8008930:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008934:	4293      	cmp	r3, r2
 8008936:	bfb8      	it	lt
 8008938:	4613      	movlt	r3, r2
 800893a:	6033      	str	r3, [r6, #0]
 800893c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008940:	4607      	mov	r7, r0
 8008942:	460c      	mov	r4, r1
 8008944:	b10a      	cbz	r2, 800894a <_printf_common+0x26>
 8008946:	3301      	adds	r3, #1
 8008948:	6033      	str	r3, [r6, #0]
 800894a:	6823      	ldr	r3, [r4, #0]
 800894c:	0699      	lsls	r1, r3, #26
 800894e:	bf42      	ittt	mi
 8008950:	6833      	ldrmi	r3, [r6, #0]
 8008952:	3302      	addmi	r3, #2
 8008954:	6033      	strmi	r3, [r6, #0]
 8008956:	6825      	ldr	r5, [r4, #0]
 8008958:	f015 0506 	ands.w	r5, r5, #6
 800895c:	d106      	bne.n	800896c <_printf_common+0x48>
 800895e:	f104 0a19 	add.w	sl, r4, #25
 8008962:	68e3      	ldr	r3, [r4, #12]
 8008964:	6832      	ldr	r2, [r6, #0]
 8008966:	1a9b      	subs	r3, r3, r2
 8008968:	42ab      	cmp	r3, r5
 800896a:	dc26      	bgt.n	80089ba <_printf_common+0x96>
 800896c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008970:	1e13      	subs	r3, r2, #0
 8008972:	6822      	ldr	r2, [r4, #0]
 8008974:	bf18      	it	ne
 8008976:	2301      	movne	r3, #1
 8008978:	0692      	lsls	r2, r2, #26
 800897a:	d42b      	bmi.n	80089d4 <_printf_common+0xb0>
 800897c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008980:	4649      	mov	r1, r9
 8008982:	4638      	mov	r0, r7
 8008984:	47c0      	blx	r8
 8008986:	3001      	adds	r0, #1
 8008988:	d01e      	beq.n	80089c8 <_printf_common+0xa4>
 800898a:	6823      	ldr	r3, [r4, #0]
 800898c:	68e5      	ldr	r5, [r4, #12]
 800898e:	6832      	ldr	r2, [r6, #0]
 8008990:	f003 0306 	and.w	r3, r3, #6
 8008994:	2b04      	cmp	r3, #4
 8008996:	bf08      	it	eq
 8008998:	1aad      	subeq	r5, r5, r2
 800899a:	68a3      	ldr	r3, [r4, #8]
 800899c:	6922      	ldr	r2, [r4, #16]
 800899e:	bf0c      	ite	eq
 80089a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089a4:	2500      	movne	r5, #0
 80089a6:	4293      	cmp	r3, r2
 80089a8:	bfc4      	itt	gt
 80089aa:	1a9b      	subgt	r3, r3, r2
 80089ac:	18ed      	addgt	r5, r5, r3
 80089ae:	2600      	movs	r6, #0
 80089b0:	341a      	adds	r4, #26
 80089b2:	42b5      	cmp	r5, r6
 80089b4:	d11a      	bne.n	80089ec <_printf_common+0xc8>
 80089b6:	2000      	movs	r0, #0
 80089b8:	e008      	b.n	80089cc <_printf_common+0xa8>
 80089ba:	2301      	movs	r3, #1
 80089bc:	4652      	mov	r2, sl
 80089be:	4649      	mov	r1, r9
 80089c0:	4638      	mov	r0, r7
 80089c2:	47c0      	blx	r8
 80089c4:	3001      	adds	r0, #1
 80089c6:	d103      	bne.n	80089d0 <_printf_common+0xac>
 80089c8:	f04f 30ff 	mov.w	r0, #4294967295
 80089cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089d0:	3501      	adds	r5, #1
 80089d2:	e7c6      	b.n	8008962 <_printf_common+0x3e>
 80089d4:	18e1      	adds	r1, r4, r3
 80089d6:	1c5a      	adds	r2, r3, #1
 80089d8:	2030      	movs	r0, #48	; 0x30
 80089da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80089de:	4422      	add	r2, r4
 80089e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80089e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80089e8:	3302      	adds	r3, #2
 80089ea:	e7c7      	b.n	800897c <_printf_common+0x58>
 80089ec:	2301      	movs	r3, #1
 80089ee:	4622      	mov	r2, r4
 80089f0:	4649      	mov	r1, r9
 80089f2:	4638      	mov	r0, r7
 80089f4:	47c0      	blx	r8
 80089f6:	3001      	adds	r0, #1
 80089f8:	d0e6      	beq.n	80089c8 <_printf_common+0xa4>
 80089fa:	3601      	adds	r6, #1
 80089fc:	e7d9      	b.n	80089b2 <_printf_common+0x8e>
	...

08008a00 <_printf_i>:
 8008a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a04:	7e0f      	ldrb	r7, [r1, #24]
 8008a06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a08:	2f78      	cmp	r7, #120	; 0x78
 8008a0a:	4691      	mov	r9, r2
 8008a0c:	4680      	mov	r8, r0
 8008a0e:	460c      	mov	r4, r1
 8008a10:	469a      	mov	sl, r3
 8008a12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a16:	d807      	bhi.n	8008a28 <_printf_i+0x28>
 8008a18:	2f62      	cmp	r7, #98	; 0x62
 8008a1a:	d80a      	bhi.n	8008a32 <_printf_i+0x32>
 8008a1c:	2f00      	cmp	r7, #0
 8008a1e:	f000 80d8 	beq.w	8008bd2 <_printf_i+0x1d2>
 8008a22:	2f58      	cmp	r7, #88	; 0x58
 8008a24:	f000 80a3 	beq.w	8008b6e <_printf_i+0x16e>
 8008a28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a30:	e03a      	b.n	8008aa8 <_printf_i+0xa8>
 8008a32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a36:	2b15      	cmp	r3, #21
 8008a38:	d8f6      	bhi.n	8008a28 <_printf_i+0x28>
 8008a3a:	a101      	add	r1, pc, #4	; (adr r1, 8008a40 <_printf_i+0x40>)
 8008a3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a40:	08008a99 	.word	0x08008a99
 8008a44:	08008aad 	.word	0x08008aad
 8008a48:	08008a29 	.word	0x08008a29
 8008a4c:	08008a29 	.word	0x08008a29
 8008a50:	08008a29 	.word	0x08008a29
 8008a54:	08008a29 	.word	0x08008a29
 8008a58:	08008aad 	.word	0x08008aad
 8008a5c:	08008a29 	.word	0x08008a29
 8008a60:	08008a29 	.word	0x08008a29
 8008a64:	08008a29 	.word	0x08008a29
 8008a68:	08008a29 	.word	0x08008a29
 8008a6c:	08008bb9 	.word	0x08008bb9
 8008a70:	08008add 	.word	0x08008add
 8008a74:	08008b9b 	.word	0x08008b9b
 8008a78:	08008a29 	.word	0x08008a29
 8008a7c:	08008a29 	.word	0x08008a29
 8008a80:	08008bdb 	.word	0x08008bdb
 8008a84:	08008a29 	.word	0x08008a29
 8008a88:	08008add 	.word	0x08008add
 8008a8c:	08008a29 	.word	0x08008a29
 8008a90:	08008a29 	.word	0x08008a29
 8008a94:	08008ba3 	.word	0x08008ba3
 8008a98:	682b      	ldr	r3, [r5, #0]
 8008a9a:	1d1a      	adds	r2, r3, #4
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	602a      	str	r2, [r5, #0]
 8008aa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008aa4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e0a3      	b.n	8008bf4 <_printf_i+0x1f4>
 8008aac:	6820      	ldr	r0, [r4, #0]
 8008aae:	6829      	ldr	r1, [r5, #0]
 8008ab0:	0606      	lsls	r6, r0, #24
 8008ab2:	f101 0304 	add.w	r3, r1, #4
 8008ab6:	d50a      	bpl.n	8008ace <_printf_i+0xce>
 8008ab8:	680e      	ldr	r6, [r1, #0]
 8008aba:	602b      	str	r3, [r5, #0]
 8008abc:	2e00      	cmp	r6, #0
 8008abe:	da03      	bge.n	8008ac8 <_printf_i+0xc8>
 8008ac0:	232d      	movs	r3, #45	; 0x2d
 8008ac2:	4276      	negs	r6, r6
 8008ac4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ac8:	485e      	ldr	r0, [pc, #376]	; (8008c44 <_printf_i+0x244>)
 8008aca:	230a      	movs	r3, #10
 8008acc:	e019      	b.n	8008b02 <_printf_i+0x102>
 8008ace:	680e      	ldr	r6, [r1, #0]
 8008ad0:	602b      	str	r3, [r5, #0]
 8008ad2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008ad6:	bf18      	it	ne
 8008ad8:	b236      	sxthne	r6, r6
 8008ada:	e7ef      	b.n	8008abc <_printf_i+0xbc>
 8008adc:	682b      	ldr	r3, [r5, #0]
 8008ade:	6820      	ldr	r0, [r4, #0]
 8008ae0:	1d19      	adds	r1, r3, #4
 8008ae2:	6029      	str	r1, [r5, #0]
 8008ae4:	0601      	lsls	r1, r0, #24
 8008ae6:	d501      	bpl.n	8008aec <_printf_i+0xec>
 8008ae8:	681e      	ldr	r6, [r3, #0]
 8008aea:	e002      	b.n	8008af2 <_printf_i+0xf2>
 8008aec:	0646      	lsls	r6, r0, #25
 8008aee:	d5fb      	bpl.n	8008ae8 <_printf_i+0xe8>
 8008af0:	881e      	ldrh	r6, [r3, #0]
 8008af2:	4854      	ldr	r0, [pc, #336]	; (8008c44 <_printf_i+0x244>)
 8008af4:	2f6f      	cmp	r7, #111	; 0x6f
 8008af6:	bf0c      	ite	eq
 8008af8:	2308      	moveq	r3, #8
 8008afa:	230a      	movne	r3, #10
 8008afc:	2100      	movs	r1, #0
 8008afe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b02:	6865      	ldr	r5, [r4, #4]
 8008b04:	60a5      	str	r5, [r4, #8]
 8008b06:	2d00      	cmp	r5, #0
 8008b08:	bfa2      	ittt	ge
 8008b0a:	6821      	ldrge	r1, [r4, #0]
 8008b0c:	f021 0104 	bicge.w	r1, r1, #4
 8008b10:	6021      	strge	r1, [r4, #0]
 8008b12:	b90e      	cbnz	r6, 8008b18 <_printf_i+0x118>
 8008b14:	2d00      	cmp	r5, #0
 8008b16:	d04d      	beq.n	8008bb4 <_printf_i+0x1b4>
 8008b18:	4615      	mov	r5, r2
 8008b1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b1e:	fb03 6711 	mls	r7, r3, r1, r6
 8008b22:	5dc7      	ldrb	r7, [r0, r7]
 8008b24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b28:	4637      	mov	r7, r6
 8008b2a:	42bb      	cmp	r3, r7
 8008b2c:	460e      	mov	r6, r1
 8008b2e:	d9f4      	bls.n	8008b1a <_printf_i+0x11a>
 8008b30:	2b08      	cmp	r3, #8
 8008b32:	d10b      	bne.n	8008b4c <_printf_i+0x14c>
 8008b34:	6823      	ldr	r3, [r4, #0]
 8008b36:	07de      	lsls	r6, r3, #31
 8008b38:	d508      	bpl.n	8008b4c <_printf_i+0x14c>
 8008b3a:	6923      	ldr	r3, [r4, #16]
 8008b3c:	6861      	ldr	r1, [r4, #4]
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	bfde      	ittt	le
 8008b42:	2330      	movle	r3, #48	; 0x30
 8008b44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008b48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008b4c:	1b52      	subs	r2, r2, r5
 8008b4e:	6122      	str	r2, [r4, #16]
 8008b50:	f8cd a000 	str.w	sl, [sp]
 8008b54:	464b      	mov	r3, r9
 8008b56:	aa03      	add	r2, sp, #12
 8008b58:	4621      	mov	r1, r4
 8008b5a:	4640      	mov	r0, r8
 8008b5c:	f7ff fee2 	bl	8008924 <_printf_common>
 8008b60:	3001      	adds	r0, #1
 8008b62:	d14c      	bne.n	8008bfe <_printf_i+0x1fe>
 8008b64:	f04f 30ff 	mov.w	r0, #4294967295
 8008b68:	b004      	add	sp, #16
 8008b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6e:	4835      	ldr	r0, [pc, #212]	; (8008c44 <_printf_i+0x244>)
 8008b70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008b74:	6829      	ldr	r1, [r5, #0]
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	f851 6b04 	ldr.w	r6, [r1], #4
 8008b7c:	6029      	str	r1, [r5, #0]
 8008b7e:	061d      	lsls	r5, r3, #24
 8008b80:	d514      	bpl.n	8008bac <_printf_i+0x1ac>
 8008b82:	07df      	lsls	r7, r3, #31
 8008b84:	bf44      	itt	mi
 8008b86:	f043 0320 	orrmi.w	r3, r3, #32
 8008b8a:	6023      	strmi	r3, [r4, #0]
 8008b8c:	b91e      	cbnz	r6, 8008b96 <_printf_i+0x196>
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	f023 0320 	bic.w	r3, r3, #32
 8008b94:	6023      	str	r3, [r4, #0]
 8008b96:	2310      	movs	r3, #16
 8008b98:	e7b0      	b.n	8008afc <_printf_i+0xfc>
 8008b9a:	6823      	ldr	r3, [r4, #0]
 8008b9c:	f043 0320 	orr.w	r3, r3, #32
 8008ba0:	6023      	str	r3, [r4, #0]
 8008ba2:	2378      	movs	r3, #120	; 0x78
 8008ba4:	4828      	ldr	r0, [pc, #160]	; (8008c48 <_printf_i+0x248>)
 8008ba6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008baa:	e7e3      	b.n	8008b74 <_printf_i+0x174>
 8008bac:	0659      	lsls	r1, r3, #25
 8008bae:	bf48      	it	mi
 8008bb0:	b2b6      	uxthmi	r6, r6
 8008bb2:	e7e6      	b.n	8008b82 <_printf_i+0x182>
 8008bb4:	4615      	mov	r5, r2
 8008bb6:	e7bb      	b.n	8008b30 <_printf_i+0x130>
 8008bb8:	682b      	ldr	r3, [r5, #0]
 8008bba:	6826      	ldr	r6, [r4, #0]
 8008bbc:	6961      	ldr	r1, [r4, #20]
 8008bbe:	1d18      	adds	r0, r3, #4
 8008bc0:	6028      	str	r0, [r5, #0]
 8008bc2:	0635      	lsls	r5, r6, #24
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	d501      	bpl.n	8008bcc <_printf_i+0x1cc>
 8008bc8:	6019      	str	r1, [r3, #0]
 8008bca:	e002      	b.n	8008bd2 <_printf_i+0x1d2>
 8008bcc:	0670      	lsls	r0, r6, #25
 8008bce:	d5fb      	bpl.n	8008bc8 <_printf_i+0x1c8>
 8008bd0:	8019      	strh	r1, [r3, #0]
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	6123      	str	r3, [r4, #16]
 8008bd6:	4615      	mov	r5, r2
 8008bd8:	e7ba      	b.n	8008b50 <_printf_i+0x150>
 8008bda:	682b      	ldr	r3, [r5, #0]
 8008bdc:	1d1a      	adds	r2, r3, #4
 8008bde:	602a      	str	r2, [r5, #0]
 8008be0:	681d      	ldr	r5, [r3, #0]
 8008be2:	6862      	ldr	r2, [r4, #4]
 8008be4:	2100      	movs	r1, #0
 8008be6:	4628      	mov	r0, r5
 8008be8:	f7f7 fb02 	bl	80001f0 <memchr>
 8008bec:	b108      	cbz	r0, 8008bf2 <_printf_i+0x1f2>
 8008bee:	1b40      	subs	r0, r0, r5
 8008bf0:	6060      	str	r0, [r4, #4]
 8008bf2:	6863      	ldr	r3, [r4, #4]
 8008bf4:	6123      	str	r3, [r4, #16]
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bfc:	e7a8      	b.n	8008b50 <_printf_i+0x150>
 8008bfe:	6923      	ldr	r3, [r4, #16]
 8008c00:	462a      	mov	r2, r5
 8008c02:	4649      	mov	r1, r9
 8008c04:	4640      	mov	r0, r8
 8008c06:	47d0      	blx	sl
 8008c08:	3001      	adds	r0, #1
 8008c0a:	d0ab      	beq.n	8008b64 <_printf_i+0x164>
 8008c0c:	6823      	ldr	r3, [r4, #0]
 8008c0e:	079b      	lsls	r3, r3, #30
 8008c10:	d413      	bmi.n	8008c3a <_printf_i+0x23a>
 8008c12:	68e0      	ldr	r0, [r4, #12]
 8008c14:	9b03      	ldr	r3, [sp, #12]
 8008c16:	4298      	cmp	r0, r3
 8008c18:	bfb8      	it	lt
 8008c1a:	4618      	movlt	r0, r3
 8008c1c:	e7a4      	b.n	8008b68 <_printf_i+0x168>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	4632      	mov	r2, r6
 8008c22:	4649      	mov	r1, r9
 8008c24:	4640      	mov	r0, r8
 8008c26:	47d0      	blx	sl
 8008c28:	3001      	adds	r0, #1
 8008c2a:	d09b      	beq.n	8008b64 <_printf_i+0x164>
 8008c2c:	3501      	adds	r5, #1
 8008c2e:	68e3      	ldr	r3, [r4, #12]
 8008c30:	9903      	ldr	r1, [sp, #12]
 8008c32:	1a5b      	subs	r3, r3, r1
 8008c34:	42ab      	cmp	r3, r5
 8008c36:	dcf2      	bgt.n	8008c1e <_printf_i+0x21e>
 8008c38:	e7eb      	b.n	8008c12 <_printf_i+0x212>
 8008c3a:	2500      	movs	r5, #0
 8008c3c:	f104 0619 	add.w	r6, r4, #25
 8008c40:	e7f5      	b.n	8008c2e <_printf_i+0x22e>
 8008c42:	bf00      	nop
 8008c44:	0800e2e6 	.word	0x0800e2e6
 8008c48:	0800e2f7 	.word	0x0800e2f7

08008c4c <_scanf_float>:
 8008c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c50:	b087      	sub	sp, #28
 8008c52:	4617      	mov	r7, r2
 8008c54:	9303      	str	r3, [sp, #12]
 8008c56:	688b      	ldr	r3, [r1, #8]
 8008c58:	1e5a      	subs	r2, r3, #1
 8008c5a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008c5e:	bf83      	ittte	hi
 8008c60:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008c64:	195b      	addhi	r3, r3, r5
 8008c66:	9302      	strhi	r3, [sp, #8]
 8008c68:	2300      	movls	r3, #0
 8008c6a:	bf86      	itte	hi
 8008c6c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008c70:	608b      	strhi	r3, [r1, #8]
 8008c72:	9302      	strls	r3, [sp, #8]
 8008c74:	680b      	ldr	r3, [r1, #0]
 8008c76:	468b      	mov	fp, r1
 8008c78:	2500      	movs	r5, #0
 8008c7a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008c7e:	f84b 3b1c 	str.w	r3, [fp], #28
 8008c82:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008c86:	4680      	mov	r8, r0
 8008c88:	460c      	mov	r4, r1
 8008c8a:	465e      	mov	r6, fp
 8008c8c:	46aa      	mov	sl, r5
 8008c8e:	46a9      	mov	r9, r5
 8008c90:	9501      	str	r5, [sp, #4]
 8008c92:	68a2      	ldr	r2, [r4, #8]
 8008c94:	b152      	cbz	r2, 8008cac <_scanf_float+0x60>
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	2b4e      	cmp	r3, #78	; 0x4e
 8008c9c:	d864      	bhi.n	8008d68 <_scanf_float+0x11c>
 8008c9e:	2b40      	cmp	r3, #64	; 0x40
 8008ca0:	d83c      	bhi.n	8008d1c <_scanf_float+0xd0>
 8008ca2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008ca6:	b2c8      	uxtb	r0, r1
 8008ca8:	280e      	cmp	r0, #14
 8008caa:	d93a      	bls.n	8008d22 <_scanf_float+0xd6>
 8008cac:	f1b9 0f00 	cmp.w	r9, #0
 8008cb0:	d003      	beq.n	8008cba <_scanf_float+0x6e>
 8008cb2:	6823      	ldr	r3, [r4, #0]
 8008cb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cb8:	6023      	str	r3, [r4, #0]
 8008cba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008cbe:	f1ba 0f01 	cmp.w	sl, #1
 8008cc2:	f200 8113 	bhi.w	8008eec <_scanf_float+0x2a0>
 8008cc6:	455e      	cmp	r6, fp
 8008cc8:	f200 8105 	bhi.w	8008ed6 <_scanf_float+0x28a>
 8008ccc:	2501      	movs	r5, #1
 8008cce:	4628      	mov	r0, r5
 8008cd0:	b007      	add	sp, #28
 8008cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008cda:	2a0d      	cmp	r2, #13
 8008cdc:	d8e6      	bhi.n	8008cac <_scanf_float+0x60>
 8008cde:	a101      	add	r1, pc, #4	; (adr r1, 8008ce4 <_scanf_float+0x98>)
 8008ce0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008ce4:	08008e23 	.word	0x08008e23
 8008ce8:	08008cad 	.word	0x08008cad
 8008cec:	08008cad 	.word	0x08008cad
 8008cf0:	08008cad 	.word	0x08008cad
 8008cf4:	08008e83 	.word	0x08008e83
 8008cf8:	08008e5b 	.word	0x08008e5b
 8008cfc:	08008cad 	.word	0x08008cad
 8008d00:	08008cad 	.word	0x08008cad
 8008d04:	08008e31 	.word	0x08008e31
 8008d08:	08008cad 	.word	0x08008cad
 8008d0c:	08008cad 	.word	0x08008cad
 8008d10:	08008cad 	.word	0x08008cad
 8008d14:	08008cad 	.word	0x08008cad
 8008d18:	08008de9 	.word	0x08008de9
 8008d1c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008d20:	e7db      	b.n	8008cda <_scanf_float+0x8e>
 8008d22:	290e      	cmp	r1, #14
 8008d24:	d8c2      	bhi.n	8008cac <_scanf_float+0x60>
 8008d26:	a001      	add	r0, pc, #4	; (adr r0, 8008d2c <_scanf_float+0xe0>)
 8008d28:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008d2c:	08008ddb 	.word	0x08008ddb
 8008d30:	08008cad 	.word	0x08008cad
 8008d34:	08008ddb 	.word	0x08008ddb
 8008d38:	08008e6f 	.word	0x08008e6f
 8008d3c:	08008cad 	.word	0x08008cad
 8008d40:	08008d89 	.word	0x08008d89
 8008d44:	08008dc5 	.word	0x08008dc5
 8008d48:	08008dc5 	.word	0x08008dc5
 8008d4c:	08008dc5 	.word	0x08008dc5
 8008d50:	08008dc5 	.word	0x08008dc5
 8008d54:	08008dc5 	.word	0x08008dc5
 8008d58:	08008dc5 	.word	0x08008dc5
 8008d5c:	08008dc5 	.word	0x08008dc5
 8008d60:	08008dc5 	.word	0x08008dc5
 8008d64:	08008dc5 	.word	0x08008dc5
 8008d68:	2b6e      	cmp	r3, #110	; 0x6e
 8008d6a:	d809      	bhi.n	8008d80 <_scanf_float+0x134>
 8008d6c:	2b60      	cmp	r3, #96	; 0x60
 8008d6e:	d8b2      	bhi.n	8008cd6 <_scanf_float+0x8a>
 8008d70:	2b54      	cmp	r3, #84	; 0x54
 8008d72:	d077      	beq.n	8008e64 <_scanf_float+0x218>
 8008d74:	2b59      	cmp	r3, #89	; 0x59
 8008d76:	d199      	bne.n	8008cac <_scanf_float+0x60>
 8008d78:	2d07      	cmp	r5, #7
 8008d7a:	d197      	bne.n	8008cac <_scanf_float+0x60>
 8008d7c:	2508      	movs	r5, #8
 8008d7e:	e029      	b.n	8008dd4 <_scanf_float+0x188>
 8008d80:	2b74      	cmp	r3, #116	; 0x74
 8008d82:	d06f      	beq.n	8008e64 <_scanf_float+0x218>
 8008d84:	2b79      	cmp	r3, #121	; 0x79
 8008d86:	e7f6      	b.n	8008d76 <_scanf_float+0x12a>
 8008d88:	6821      	ldr	r1, [r4, #0]
 8008d8a:	05c8      	lsls	r0, r1, #23
 8008d8c:	d51a      	bpl.n	8008dc4 <_scanf_float+0x178>
 8008d8e:	9b02      	ldr	r3, [sp, #8]
 8008d90:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008d94:	6021      	str	r1, [r4, #0]
 8008d96:	f109 0901 	add.w	r9, r9, #1
 8008d9a:	b11b      	cbz	r3, 8008da4 <_scanf_float+0x158>
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	3201      	adds	r2, #1
 8008da0:	9302      	str	r3, [sp, #8]
 8008da2:	60a2      	str	r2, [r4, #8]
 8008da4:	68a3      	ldr	r3, [r4, #8]
 8008da6:	3b01      	subs	r3, #1
 8008da8:	60a3      	str	r3, [r4, #8]
 8008daa:	6923      	ldr	r3, [r4, #16]
 8008dac:	3301      	adds	r3, #1
 8008dae:	6123      	str	r3, [r4, #16]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	3b01      	subs	r3, #1
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	607b      	str	r3, [r7, #4]
 8008db8:	f340 8084 	ble.w	8008ec4 <_scanf_float+0x278>
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	603b      	str	r3, [r7, #0]
 8008dc2:	e766      	b.n	8008c92 <_scanf_float+0x46>
 8008dc4:	eb1a 0f05 	cmn.w	sl, r5
 8008dc8:	f47f af70 	bne.w	8008cac <_scanf_float+0x60>
 8008dcc:	6822      	ldr	r2, [r4, #0]
 8008dce:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008dd2:	6022      	str	r2, [r4, #0]
 8008dd4:	f806 3b01 	strb.w	r3, [r6], #1
 8008dd8:	e7e4      	b.n	8008da4 <_scanf_float+0x158>
 8008dda:	6822      	ldr	r2, [r4, #0]
 8008ddc:	0610      	lsls	r0, r2, #24
 8008dde:	f57f af65 	bpl.w	8008cac <_scanf_float+0x60>
 8008de2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008de6:	e7f4      	b.n	8008dd2 <_scanf_float+0x186>
 8008de8:	f1ba 0f00 	cmp.w	sl, #0
 8008dec:	d10e      	bne.n	8008e0c <_scanf_float+0x1c0>
 8008dee:	f1b9 0f00 	cmp.w	r9, #0
 8008df2:	d10e      	bne.n	8008e12 <_scanf_float+0x1c6>
 8008df4:	6822      	ldr	r2, [r4, #0]
 8008df6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008dfa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008dfe:	d108      	bne.n	8008e12 <_scanf_float+0x1c6>
 8008e00:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e04:	6022      	str	r2, [r4, #0]
 8008e06:	f04f 0a01 	mov.w	sl, #1
 8008e0a:	e7e3      	b.n	8008dd4 <_scanf_float+0x188>
 8008e0c:	f1ba 0f02 	cmp.w	sl, #2
 8008e10:	d055      	beq.n	8008ebe <_scanf_float+0x272>
 8008e12:	2d01      	cmp	r5, #1
 8008e14:	d002      	beq.n	8008e1c <_scanf_float+0x1d0>
 8008e16:	2d04      	cmp	r5, #4
 8008e18:	f47f af48 	bne.w	8008cac <_scanf_float+0x60>
 8008e1c:	3501      	adds	r5, #1
 8008e1e:	b2ed      	uxtb	r5, r5
 8008e20:	e7d8      	b.n	8008dd4 <_scanf_float+0x188>
 8008e22:	f1ba 0f01 	cmp.w	sl, #1
 8008e26:	f47f af41 	bne.w	8008cac <_scanf_float+0x60>
 8008e2a:	f04f 0a02 	mov.w	sl, #2
 8008e2e:	e7d1      	b.n	8008dd4 <_scanf_float+0x188>
 8008e30:	b97d      	cbnz	r5, 8008e52 <_scanf_float+0x206>
 8008e32:	f1b9 0f00 	cmp.w	r9, #0
 8008e36:	f47f af3c 	bne.w	8008cb2 <_scanf_float+0x66>
 8008e3a:	6822      	ldr	r2, [r4, #0]
 8008e3c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e40:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e44:	f47f af39 	bne.w	8008cba <_scanf_float+0x6e>
 8008e48:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e4c:	6022      	str	r2, [r4, #0]
 8008e4e:	2501      	movs	r5, #1
 8008e50:	e7c0      	b.n	8008dd4 <_scanf_float+0x188>
 8008e52:	2d03      	cmp	r5, #3
 8008e54:	d0e2      	beq.n	8008e1c <_scanf_float+0x1d0>
 8008e56:	2d05      	cmp	r5, #5
 8008e58:	e7de      	b.n	8008e18 <_scanf_float+0x1cc>
 8008e5a:	2d02      	cmp	r5, #2
 8008e5c:	f47f af26 	bne.w	8008cac <_scanf_float+0x60>
 8008e60:	2503      	movs	r5, #3
 8008e62:	e7b7      	b.n	8008dd4 <_scanf_float+0x188>
 8008e64:	2d06      	cmp	r5, #6
 8008e66:	f47f af21 	bne.w	8008cac <_scanf_float+0x60>
 8008e6a:	2507      	movs	r5, #7
 8008e6c:	e7b2      	b.n	8008dd4 <_scanf_float+0x188>
 8008e6e:	6822      	ldr	r2, [r4, #0]
 8008e70:	0591      	lsls	r1, r2, #22
 8008e72:	f57f af1b 	bpl.w	8008cac <_scanf_float+0x60>
 8008e76:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008e7a:	6022      	str	r2, [r4, #0]
 8008e7c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008e80:	e7a8      	b.n	8008dd4 <_scanf_float+0x188>
 8008e82:	6822      	ldr	r2, [r4, #0]
 8008e84:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008e88:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008e8c:	d006      	beq.n	8008e9c <_scanf_float+0x250>
 8008e8e:	0550      	lsls	r0, r2, #21
 8008e90:	f57f af0c 	bpl.w	8008cac <_scanf_float+0x60>
 8008e94:	f1b9 0f00 	cmp.w	r9, #0
 8008e98:	f43f af0f 	beq.w	8008cba <_scanf_float+0x6e>
 8008e9c:	0591      	lsls	r1, r2, #22
 8008e9e:	bf58      	it	pl
 8008ea0:	9901      	ldrpl	r1, [sp, #4]
 8008ea2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008ea6:	bf58      	it	pl
 8008ea8:	eba9 0101 	subpl.w	r1, r9, r1
 8008eac:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008eb0:	bf58      	it	pl
 8008eb2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008eb6:	6022      	str	r2, [r4, #0]
 8008eb8:	f04f 0900 	mov.w	r9, #0
 8008ebc:	e78a      	b.n	8008dd4 <_scanf_float+0x188>
 8008ebe:	f04f 0a03 	mov.w	sl, #3
 8008ec2:	e787      	b.n	8008dd4 <_scanf_float+0x188>
 8008ec4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008ec8:	4639      	mov	r1, r7
 8008eca:	4640      	mov	r0, r8
 8008ecc:	4798      	blx	r3
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	f43f aedf 	beq.w	8008c92 <_scanf_float+0x46>
 8008ed4:	e6ea      	b.n	8008cac <_scanf_float+0x60>
 8008ed6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008eda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ede:	463a      	mov	r2, r7
 8008ee0:	4640      	mov	r0, r8
 8008ee2:	4798      	blx	r3
 8008ee4:	6923      	ldr	r3, [r4, #16]
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	6123      	str	r3, [r4, #16]
 8008eea:	e6ec      	b.n	8008cc6 <_scanf_float+0x7a>
 8008eec:	1e6b      	subs	r3, r5, #1
 8008eee:	2b06      	cmp	r3, #6
 8008ef0:	d825      	bhi.n	8008f3e <_scanf_float+0x2f2>
 8008ef2:	2d02      	cmp	r5, #2
 8008ef4:	d836      	bhi.n	8008f64 <_scanf_float+0x318>
 8008ef6:	455e      	cmp	r6, fp
 8008ef8:	f67f aee8 	bls.w	8008ccc <_scanf_float+0x80>
 8008efc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f00:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f04:	463a      	mov	r2, r7
 8008f06:	4640      	mov	r0, r8
 8008f08:	4798      	blx	r3
 8008f0a:	6923      	ldr	r3, [r4, #16]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	6123      	str	r3, [r4, #16]
 8008f10:	e7f1      	b.n	8008ef6 <_scanf_float+0x2aa>
 8008f12:	9802      	ldr	r0, [sp, #8]
 8008f14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f18:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008f1c:	9002      	str	r0, [sp, #8]
 8008f1e:	463a      	mov	r2, r7
 8008f20:	4640      	mov	r0, r8
 8008f22:	4798      	blx	r3
 8008f24:	6923      	ldr	r3, [r4, #16]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	6123      	str	r3, [r4, #16]
 8008f2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f2e:	fa5f fa8a 	uxtb.w	sl, sl
 8008f32:	f1ba 0f02 	cmp.w	sl, #2
 8008f36:	d1ec      	bne.n	8008f12 <_scanf_float+0x2c6>
 8008f38:	3d03      	subs	r5, #3
 8008f3a:	b2ed      	uxtb	r5, r5
 8008f3c:	1b76      	subs	r6, r6, r5
 8008f3e:	6823      	ldr	r3, [r4, #0]
 8008f40:	05da      	lsls	r2, r3, #23
 8008f42:	d52f      	bpl.n	8008fa4 <_scanf_float+0x358>
 8008f44:	055b      	lsls	r3, r3, #21
 8008f46:	d510      	bpl.n	8008f6a <_scanf_float+0x31e>
 8008f48:	455e      	cmp	r6, fp
 8008f4a:	f67f aebf 	bls.w	8008ccc <_scanf_float+0x80>
 8008f4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f56:	463a      	mov	r2, r7
 8008f58:	4640      	mov	r0, r8
 8008f5a:	4798      	blx	r3
 8008f5c:	6923      	ldr	r3, [r4, #16]
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	6123      	str	r3, [r4, #16]
 8008f62:	e7f1      	b.n	8008f48 <_scanf_float+0x2fc>
 8008f64:	46aa      	mov	sl, r5
 8008f66:	9602      	str	r6, [sp, #8]
 8008f68:	e7df      	b.n	8008f2a <_scanf_float+0x2de>
 8008f6a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008f6e:	6923      	ldr	r3, [r4, #16]
 8008f70:	2965      	cmp	r1, #101	; 0x65
 8008f72:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f76:	f106 35ff 	add.w	r5, r6, #4294967295
 8008f7a:	6123      	str	r3, [r4, #16]
 8008f7c:	d00c      	beq.n	8008f98 <_scanf_float+0x34c>
 8008f7e:	2945      	cmp	r1, #69	; 0x45
 8008f80:	d00a      	beq.n	8008f98 <_scanf_float+0x34c>
 8008f82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f86:	463a      	mov	r2, r7
 8008f88:	4640      	mov	r0, r8
 8008f8a:	4798      	blx	r3
 8008f8c:	6923      	ldr	r3, [r4, #16]
 8008f8e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008f92:	3b01      	subs	r3, #1
 8008f94:	1eb5      	subs	r5, r6, #2
 8008f96:	6123      	str	r3, [r4, #16]
 8008f98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f9c:	463a      	mov	r2, r7
 8008f9e:	4640      	mov	r0, r8
 8008fa0:	4798      	blx	r3
 8008fa2:	462e      	mov	r6, r5
 8008fa4:	6825      	ldr	r5, [r4, #0]
 8008fa6:	f015 0510 	ands.w	r5, r5, #16
 8008faa:	d159      	bne.n	8009060 <_scanf_float+0x414>
 8008fac:	7035      	strb	r5, [r6, #0]
 8008fae:	6823      	ldr	r3, [r4, #0]
 8008fb0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fb8:	d11b      	bne.n	8008ff2 <_scanf_float+0x3a6>
 8008fba:	9b01      	ldr	r3, [sp, #4]
 8008fbc:	454b      	cmp	r3, r9
 8008fbe:	eba3 0209 	sub.w	r2, r3, r9
 8008fc2:	d123      	bne.n	800900c <_scanf_float+0x3c0>
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	4659      	mov	r1, fp
 8008fc8:	4640      	mov	r0, r8
 8008fca:	f000 fe97 	bl	8009cfc <_strtod_r>
 8008fce:	6822      	ldr	r2, [r4, #0]
 8008fd0:	9b03      	ldr	r3, [sp, #12]
 8008fd2:	f012 0f02 	tst.w	r2, #2
 8008fd6:	ec57 6b10 	vmov	r6, r7, d0
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	d021      	beq.n	8009022 <_scanf_float+0x3d6>
 8008fde:	9903      	ldr	r1, [sp, #12]
 8008fe0:	1d1a      	adds	r2, r3, #4
 8008fe2:	600a      	str	r2, [r1, #0]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	e9c3 6700 	strd	r6, r7, [r3]
 8008fea:	68e3      	ldr	r3, [r4, #12]
 8008fec:	3301      	adds	r3, #1
 8008fee:	60e3      	str	r3, [r4, #12]
 8008ff0:	e66d      	b.n	8008cce <_scanf_float+0x82>
 8008ff2:	9b04      	ldr	r3, [sp, #16]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d0e5      	beq.n	8008fc4 <_scanf_float+0x378>
 8008ff8:	9905      	ldr	r1, [sp, #20]
 8008ffa:	230a      	movs	r3, #10
 8008ffc:	462a      	mov	r2, r5
 8008ffe:	3101      	adds	r1, #1
 8009000:	4640      	mov	r0, r8
 8009002:	f000 ff03 	bl	8009e0c <_strtol_r>
 8009006:	9b04      	ldr	r3, [sp, #16]
 8009008:	9e05      	ldr	r6, [sp, #20]
 800900a:	1ac2      	subs	r2, r0, r3
 800900c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009010:	429e      	cmp	r6, r3
 8009012:	bf28      	it	cs
 8009014:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009018:	4912      	ldr	r1, [pc, #72]	; (8009064 <_scanf_float+0x418>)
 800901a:	4630      	mov	r0, r6
 800901c:	f000 f82c 	bl	8009078 <siprintf>
 8009020:	e7d0      	b.n	8008fc4 <_scanf_float+0x378>
 8009022:	9903      	ldr	r1, [sp, #12]
 8009024:	f012 0f04 	tst.w	r2, #4
 8009028:	f103 0204 	add.w	r2, r3, #4
 800902c:	600a      	str	r2, [r1, #0]
 800902e:	d1d9      	bne.n	8008fe4 <_scanf_float+0x398>
 8009030:	f8d3 8000 	ldr.w	r8, [r3]
 8009034:	ee10 2a10 	vmov	r2, s0
 8009038:	ee10 0a10 	vmov	r0, s0
 800903c:	463b      	mov	r3, r7
 800903e:	4639      	mov	r1, r7
 8009040:	f7f7 fd7c 	bl	8000b3c <__aeabi_dcmpun>
 8009044:	b128      	cbz	r0, 8009052 <_scanf_float+0x406>
 8009046:	4808      	ldr	r0, [pc, #32]	; (8009068 <_scanf_float+0x41c>)
 8009048:	f000 f810 	bl	800906c <nanf>
 800904c:	ed88 0a00 	vstr	s0, [r8]
 8009050:	e7cb      	b.n	8008fea <_scanf_float+0x39e>
 8009052:	4630      	mov	r0, r6
 8009054:	4639      	mov	r1, r7
 8009056:	f7f7 fdcf 	bl	8000bf8 <__aeabi_d2f>
 800905a:	f8c8 0000 	str.w	r0, [r8]
 800905e:	e7c4      	b.n	8008fea <_scanf_float+0x39e>
 8009060:	2500      	movs	r5, #0
 8009062:	e634      	b.n	8008cce <_scanf_float+0x82>
 8009064:	0800e308 	.word	0x0800e308
 8009068:	0800e710 	.word	0x0800e710

0800906c <nanf>:
 800906c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009074 <nanf+0x8>
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop
 8009074:	7fc00000 	.word	0x7fc00000

08009078 <siprintf>:
 8009078:	b40e      	push	{r1, r2, r3}
 800907a:	b500      	push	{lr}
 800907c:	b09c      	sub	sp, #112	; 0x70
 800907e:	ab1d      	add	r3, sp, #116	; 0x74
 8009080:	9002      	str	r0, [sp, #8]
 8009082:	9006      	str	r0, [sp, #24]
 8009084:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009088:	4809      	ldr	r0, [pc, #36]	; (80090b0 <siprintf+0x38>)
 800908a:	9107      	str	r1, [sp, #28]
 800908c:	9104      	str	r1, [sp, #16]
 800908e:	4909      	ldr	r1, [pc, #36]	; (80090b4 <siprintf+0x3c>)
 8009090:	f853 2b04 	ldr.w	r2, [r3], #4
 8009094:	9105      	str	r1, [sp, #20]
 8009096:	6800      	ldr	r0, [r0, #0]
 8009098:	9301      	str	r3, [sp, #4]
 800909a:	a902      	add	r1, sp, #8
 800909c:	f002 fed4 	bl	800be48 <_svfiprintf_r>
 80090a0:	9b02      	ldr	r3, [sp, #8]
 80090a2:	2200      	movs	r2, #0
 80090a4:	701a      	strb	r2, [r3, #0]
 80090a6:	b01c      	add	sp, #112	; 0x70
 80090a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80090ac:	b003      	add	sp, #12
 80090ae:	4770      	bx	lr
 80090b0:	2000020c 	.word	0x2000020c
 80090b4:	ffff0208 	.word	0xffff0208

080090b8 <sulp>:
 80090b8:	b570      	push	{r4, r5, r6, lr}
 80090ba:	4604      	mov	r4, r0
 80090bc:	460d      	mov	r5, r1
 80090be:	ec45 4b10 	vmov	d0, r4, r5
 80090c2:	4616      	mov	r6, r2
 80090c4:	f002 fc1e 	bl	800b904 <__ulp>
 80090c8:	ec51 0b10 	vmov	r0, r1, d0
 80090cc:	b17e      	cbz	r6, 80090ee <sulp+0x36>
 80090ce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80090d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	dd09      	ble.n	80090ee <sulp+0x36>
 80090da:	051b      	lsls	r3, r3, #20
 80090dc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80090e0:	2400      	movs	r4, #0
 80090e2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80090e6:	4622      	mov	r2, r4
 80090e8:	462b      	mov	r3, r5
 80090ea:	f7f7 fa8d 	bl	8000608 <__aeabi_dmul>
 80090ee:	bd70      	pop	{r4, r5, r6, pc}

080090f0 <_strtod_l>:
 80090f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f4:	ed2d 8b02 	vpush	{d8}
 80090f8:	b09d      	sub	sp, #116	; 0x74
 80090fa:	461f      	mov	r7, r3
 80090fc:	2300      	movs	r3, #0
 80090fe:	9318      	str	r3, [sp, #96]	; 0x60
 8009100:	4ba2      	ldr	r3, [pc, #648]	; (800938c <_strtod_l+0x29c>)
 8009102:	9213      	str	r2, [sp, #76]	; 0x4c
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	9305      	str	r3, [sp, #20]
 8009108:	4604      	mov	r4, r0
 800910a:	4618      	mov	r0, r3
 800910c:	4688      	mov	r8, r1
 800910e:	f7f7 f867 	bl	80001e0 <strlen>
 8009112:	f04f 0a00 	mov.w	sl, #0
 8009116:	4605      	mov	r5, r0
 8009118:	f04f 0b00 	mov.w	fp, #0
 800911c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009120:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009122:	781a      	ldrb	r2, [r3, #0]
 8009124:	2a2b      	cmp	r2, #43	; 0x2b
 8009126:	d04e      	beq.n	80091c6 <_strtod_l+0xd6>
 8009128:	d83b      	bhi.n	80091a2 <_strtod_l+0xb2>
 800912a:	2a0d      	cmp	r2, #13
 800912c:	d834      	bhi.n	8009198 <_strtod_l+0xa8>
 800912e:	2a08      	cmp	r2, #8
 8009130:	d834      	bhi.n	800919c <_strtod_l+0xac>
 8009132:	2a00      	cmp	r2, #0
 8009134:	d03e      	beq.n	80091b4 <_strtod_l+0xc4>
 8009136:	2300      	movs	r3, #0
 8009138:	930a      	str	r3, [sp, #40]	; 0x28
 800913a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800913c:	7833      	ldrb	r3, [r6, #0]
 800913e:	2b30      	cmp	r3, #48	; 0x30
 8009140:	f040 80b0 	bne.w	80092a4 <_strtod_l+0x1b4>
 8009144:	7873      	ldrb	r3, [r6, #1]
 8009146:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800914a:	2b58      	cmp	r3, #88	; 0x58
 800914c:	d168      	bne.n	8009220 <_strtod_l+0x130>
 800914e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009150:	9301      	str	r3, [sp, #4]
 8009152:	ab18      	add	r3, sp, #96	; 0x60
 8009154:	9702      	str	r7, [sp, #8]
 8009156:	9300      	str	r3, [sp, #0]
 8009158:	4a8d      	ldr	r2, [pc, #564]	; (8009390 <_strtod_l+0x2a0>)
 800915a:	ab19      	add	r3, sp, #100	; 0x64
 800915c:	a917      	add	r1, sp, #92	; 0x5c
 800915e:	4620      	mov	r0, r4
 8009160:	f001 fd38 	bl	800abd4 <__gethex>
 8009164:	f010 0707 	ands.w	r7, r0, #7
 8009168:	4605      	mov	r5, r0
 800916a:	d005      	beq.n	8009178 <_strtod_l+0x88>
 800916c:	2f06      	cmp	r7, #6
 800916e:	d12c      	bne.n	80091ca <_strtod_l+0xda>
 8009170:	3601      	adds	r6, #1
 8009172:	2300      	movs	r3, #0
 8009174:	9617      	str	r6, [sp, #92]	; 0x5c
 8009176:	930a      	str	r3, [sp, #40]	; 0x28
 8009178:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 8590 	bne.w	8009ca0 <_strtod_l+0xbb0>
 8009180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009182:	b1eb      	cbz	r3, 80091c0 <_strtod_l+0xd0>
 8009184:	4652      	mov	r2, sl
 8009186:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800918a:	ec43 2b10 	vmov	d0, r2, r3
 800918e:	b01d      	add	sp, #116	; 0x74
 8009190:	ecbd 8b02 	vpop	{d8}
 8009194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009198:	2a20      	cmp	r2, #32
 800919a:	d1cc      	bne.n	8009136 <_strtod_l+0x46>
 800919c:	3301      	adds	r3, #1
 800919e:	9317      	str	r3, [sp, #92]	; 0x5c
 80091a0:	e7be      	b.n	8009120 <_strtod_l+0x30>
 80091a2:	2a2d      	cmp	r2, #45	; 0x2d
 80091a4:	d1c7      	bne.n	8009136 <_strtod_l+0x46>
 80091a6:	2201      	movs	r2, #1
 80091a8:	920a      	str	r2, [sp, #40]	; 0x28
 80091aa:	1c5a      	adds	r2, r3, #1
 80091ac:	9217      	str	r2, [sp, #92]	; 0x5c
 80091ae:	785b      	ldrb	r3, [r3, #1]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1c2      	bne.n	800913a <_strtod_l+0x4a>
 80091b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80091b6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f040 856e 	bne.w	8009c9c <_strtod_l+0xbac>
 80091c0:	4652      	mov	r2, sl
 80091c2:	465b      	mov	r3, fp
 80091c4:	e7e1      	b.n	800918a <_strtod_l+0x9a>
 80091c6:	2200      	movs	r2, #0
 80091c8:	e7ee      	b.n	80091a8 <_strtod_l+0xb8>
 80091ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80091cc:	b13a      	cbz	r2, 80091de <_strtod_l+0xee>
 80091ce:	2135      	movs	r1, #53	; 0x35
 80091d0:	a81a      	add	r0, sp, #104	; 0x68
 80091d2:	f002 fca2 	bl	800bb1a <__copybits>
 80091d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80091d8:	4620      	mov	r0, r4
 80091da:	f002 f861 	bl	800b2a0 <_Bfree>
 80091de:	3f01      	subs	r7, #1
 80091e0:	2f04      	cmp	r7, #4
 80091e2:	d806      	bhi.n	80091f2 <_strtod_l+0x102>
 80091e4:	e8df f007 	tbb	[pc, r7]
 80091e8:	1714030a 	.word	0x1714030a
 80091ec:	0a          	.byte	0x0a
 80091ed:	00          	.byte	0x00
 80091ee:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80091f2:	0728      	lsls	r0, r5, #28
 80091f4:	d5c0      	bpl.n	8009178 <_strtod_l+0x88>
 80091f6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80091fa:	e7bd      	b.n	8009178 <_strtod_l+0x88>
 80091fc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009200:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009202:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009206:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800920a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800920e:	e7f0      	b.n	80091f2 <_strtod_l+0x102>
 8009210:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009394 <_strtod_l+0x2a4>
 8009214:	e7ed      	b.n	80091f2 <_strtod_l+0x102>
 8009216:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800921a:	f04f 3aff 	mov.w	sl, #4294967295
 800921e:	e7e8      	b.n	80091f2 <_strtod_l+0x102>
 8009220:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009222:	1c5a      	adds	r2, r3, #1
 8009224:	9217      	str	r2, [sp, #92]	; 0x5c
 8009226:	785b      	ldrb	r3, [r3, #1]
 8009228:	2b30      	cmp	r3, #48	; 0x30
 800922a:	d0f9      	beq.n	8009220 <_strtod_l+0x130>
 800922c:	2b00      	cmp	r3, #0
 800922e:	d0a3      	beq.n	8009178 <_strtod_l+0x88>
 8009230:	2301      	movs	r3, #1
 8009232:	f04f 0900 	mov.w	r9, #0
 8009236:	9304      	str	r3, [sp, #16]
 8009238:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800923a:	9308      	str	r3, [sp, #32]
 800923c:	f8cd 901c 	str.w	r9, [sp, #28]
 8009240:	464f      	mov	r7, r9
 8009242:	220a      	movs	r2, #10
 8009244:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009246:	7806      	ldrb	r6, [r0, #0]
 8009248:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800924c:	b2d9      	uxtb	r1, r3
 800924e:	2909      	cmp	r1, #9
 8009250:	d92a      	bls.n	80092a8 <_strtod_l+0x1b8>
 8009252:	9905      	ldr	r1, [sp, #20]
 8009254:	462a      	mov	r2, r5
 8009256:	f002 ff0f 	bl	800c078 <strncmp>
 800925a:	b398      	cbz	r0, 80092c4 <_strtod_l+0x1d4>
 800925c:	2000      	movs	r0, #0
 800925e:	4632      	mov	r2, r6
 8009260:	463d      	mov	r5, r7
 8009262:	9005      	str	r0, [sp, #20]
 8009264:	4603      	mov	r3, r0
 8009266:	2a65      	cmp	r2, #101	; 0x65
 8009268:	d001      	beq.n	800926e <_strtod_l+0x17e>
 800926a:	2a45      	cmp	r2, #69	; 0x45
 800926c:	d118      	bne.n	80092a0 <_strtod_l+0x1b0>
 800926e:	b91d      	cbnz	r5, 8009278 <_strtod_l+0x188>
 8009270:	9a04      	ldr	r2, [sp, #16]
 8009272:	4302      	orrs	r2, r0
 8009274:	d09e      	beq.n	80091b4 <_strtod_l+0xc4>
 8009276:	2500      	movs	r5, #0
 8009278:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800927c:	f108 0201 	add.w	r2, r8, #1
 8009280:	9217      	str	r2, [sp, #92]	; 0x5c
 8009282:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009286:	2a2b      	cmp	r2, #43	; 0x2b
 8009288:	d075      	beq.n	8009376 <_strtod_l+0x286>
 800928a:	2a2d      	cmp	r2, #45	; 0x2d
 800928c:	d07b      	beq.n	8009386 <_strtod_l+0x296>
 800928e:	f04f 0c00 	mov.w	ip, #0
 8009292:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009296:	2909      	cmp	r1, #9
 8009298:	f240 8082 	bls.w	80093a0 <_strtod_l+0x2b0>
 800929c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80092a0:	2600      	movs	r6, #0
 80092a2:	e09d      	b.n	80093e0 <_strtod_l+0x2f0>
 80092a4:	2300      	movs	r3, #0
 80092a6:	e7c4      	b.n	8009232 <_strtod_l+0x142>
 80092a8:	2f08      	cmp	r7, #8
 80092aa:	bfd8      	it	le
 80092ac:	9907      	ldrle	r1, [sp, #28]
 80092ae:	f100 0001 	add.w	r0, r0, #1
 80092b2:	bfda      	itte	le
 80092b4:	fb02 3301 	mlale	r3, r2, r1, r3
 80092b8:	9307      	strle	r3, [sp, #28]
 80092ba:	fb02 3909 	mlagt	r9, r2, r9, r3
 80092be:	3701      	adds	r7, #1
 80092c0:	9017      	str	r0, [sp, #92]	; 0x5c
 80092c2:	e7bf      	b.n	8009244 <_strtod_l+0x154>
 80092c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092c6:	195a      	adds	r2, r3, r5
 80092c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80092ca:	5d5a      	ldrb	r2, [r3, r5]
 80092cc:	2f00      	cmp	r7, #0
 80092ce:	d037      	beq.n	8009340 <_strtod_l+0x250>
 80092d0:	9005      	str	r0, [sp, #20]
 80092d2:	463d      	mov	r5, r7
 80092d4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80092d8:	2b09      	cmp	r3, #9
 80092da:	d912      	bls.n	8009302 <_strtod_l+0x212>
 80092dc:	2301      	movs	r3, #1
 80092de:	e7c2      	b.n	8009266 <_strtod_l+0x176>
 80092e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092e2:	1c5a      	adds	r2, r3, #1
 80092e4:	9217      	str	r2, [sp, #92]	; 0x5c
 80092e6:	785a      	ldrb	r2, [r3, #1]
 80092e8:	3001      	adds	r0, #1
 80092ea:	2a30      	cmp	r2, #48	; 0x30
 80092ec:	d0f8      	beq.n	80092e0 <_strtod_l+0x1f0>
 80092ee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80092f2:	2b08      	cmp	r3, #8
 80092f4:	f200 84d9 	bhi.w	8009caa <_strtod_l+0xbba>
 80092f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092fa:	9005      	str	r0, [sp, #20]
 80092fc:	2000      	movs	r0, #0
 80092fe:	9308      	str	r3, [sp, #32]
 8009300:	4605      	mov	r5, r0
 8009302:	3a30      	subs	r2, #48	; 0x30
 8009304:	f100 0301 	add.w	r3, r0, #1
 8009308:	d014      	beq.n	8009334 <_strtod_l+0x244>
 800930a:	9905      	ldr	r1, [sp, #20]
 800930c:	4419      	add	r1, r3
 800930e:	9105      	str	r1, [sp, #20]
 8009310:	462b      	mov	r3, r5
 8009312:	eb00 0e05 	add.w	lr, r0, r5
 8009316:	210a      	movs	r1, #10
 8009318:	4573      	cmp	r3, lr
 800931a:	d113      	bne.n	8009344 <_strtod_l+0x254>
 800931c:	182b      	adds	r3, r5, r0
 800931e:	2b08      	cmp	r3, #8
 8009320:	f105 0501 	add.w	r5, r5, #1
 8009324:	4405      	add	r5, r0
 8009326:	dc1c      	bgt.n	8009362 <_strtod_l+0x272>
 8009328:	9907      	ldr	r1, [sp, #28]
 800932a:	230a      	movs	r3, #10
 800932c:	fb03 2301 	mla	r3, r3, r1, r2
 8009330:	9307      	str	r3, [sp, #28]
 8009332:	2300      	movs	r3, #0
 8009334:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009336:	1c51      	adds	r1, r2, #1
 8009338:	9117      	str	r1, [sp, #92]	; 0x5c
 800933a:	7852      	ldrb	r2, [r2, #1]
 800933c:	4618      	mov	r0, r3
 800933e:	e7c9      	b.n	80092d4 <_strtod_l+0x1e4>
 8009340:	4638      	mov	r0, r7
 8009342:	e7d2      	b.n	80092ea <_strtod_l+0x1fa>
 8009344:	2b08      	cmp	r3, #8
 8009346:	dc04      	bgt.n	8009352 <_strtod_l+0x262>
 8009348:	9e07      	ldr	r6, [sp, #28]
 800934a:	434e      	muls	r6, r1
 800934c:	9607      	str	r6, [sp, #28]
 800934e:	3301      	adds	r3, #1
 8009350:	e7e2      	b.n	8009318 <_strtod_l+0x228>
 8009352:	f103 0c01 	add.w	ip, r3, #1
 8009356:	f1bc 0f10 	cmp.w	ip, #16
 800935a:	bfd8      	it	le
 800935c:	fb01 f909 	mulle.w	r9, r1, r9
 8009360:	e7f5      	b.n	800934e <_strtod_l+0x25e>
 8009362:	2d10      	cmp	r5, #16
 8009364:	bfdc      	itt	le
 8009366:	230a      	movle	r3, #10
 8009368:	fb03 2909 	mlale	r9, r3, r9, r2
 800936c:	e7e1      	b.n	8009332 <_strtod_l+0x242>
 800936e:	2300      	movs	r3, #0
 8009370:	9305      	str	r3, [sp, #20]
 8009372:	2301      	movs	r3, #1
 8009374:	e77c      	b.n	8009270 <_strtod_l+0x180>
 8009376:	f04f 0c00 	mov.w	ip, #0
 800937a:	f108 0202 	add.w	r2, r8, #2
 800937e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009380:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009384:	e785      	b.n	8009292 <_strtod_l+0x1a2>
 8009386:	f04f 0c01 	mov.w	ip, #1
 800938a:	e7f6      	b.n	800937a <_strtod_l+0x28a>
 800938c:	0800e558 	.word	0x0800e558
 8009390:	0800e310 	.word	0x0800e310
 8009394:	7ff00000 	.word	0x7ff00000
 8009398:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800939a:	1c51      	adds	r1, r2, #1
 800939c:	9117      	str	r1, [sp, #92]	; 0x5c
 800939e:	7852      	ldrb	r2, [r2, #1]
 80093a0:	2a30      	cmp	r2, #48	; 0x30
 80093a2:	d0f9      	beq.n	8009398 <_strtod_l+0x2a8>
 80093a4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80093a8:	2908      	cmp	r1, #8
 80093aa:	f63f af79 	bhi.w	80092a0 <_strtod_l+0x1b0>
 80093ae:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80093b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80093b4:	9206      	str	r2, [sp, #24]
 80093b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80093b8:	1c51      	adds	r1, r2, #1
 80093ba:	9117      	str	r1, [sp, #92]	; 0x5c
 80093bc:	7852      	ldrb	r2, [r2, #1]
 80093be:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80093c2:	2e09      	cmp	r6, #9
 80093c4:	d937      	bls.n	8009436 <_strtod_l+0x346>
 80093c6:	9e06      	ldr	r6, [sp, #24]
 80093c8:	1b89      	subs	r1, r1, r6
 80093ca:	2908      	cmp	r1, #8
 80093cc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80093d0:	dc02      	bgt.n	80093d8 <_strtod_l+0x2e8>
 80093d2:	4576      	cmp	r6, lr
 80093d4:	bfa8      	it	ge
 80093d6:	4676      	movge	r6, lr
 80093d8:	f1bc 0f00 	cmp.w	ip, #0
 80093dc:	d000      	beq.n	80093e0 <_strtod_l+0x2f0>
 80093de:	4276      	negs	r6, r6
 80093e0:	2d00      	cmp	r5, #0
 80093e2:	d14d      	bne.n	8009480 <_strtod_l+0x390>
 80093e4:	9904      	ldr	r1, [sp, #16]
 80093e6:	4301      	orrs	r1, r0
 80093e8:	f47f aec6 	bne.w	8009178 <_strtod_l+0x88>
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f47f aee1 	bne.w	80091b4 <_strtod_l+0xc4>
 80093f2:	2a69      	cmp	r2, #105	; 0x69
 80093f4:	d027      	beq.n	8009446 <_strtod_l+0x356>
 80093f6:	dc24      	bgt.n	8009442 <_strtod_l+0x352>
 80093f8:	2a49      	cmp	r2, #73	; 0x49
 80093fa:	d024      	beq.n	8009446 <_strtod_l+0x356>
 80093fc:	2a4e      	cmp	r2, #78	; 0x4e
 80093fe:	f47f aed9 	bne.w	80091b4 <_strtod_l+0xc4>
 8009402:	499f      	ldr	r1, [pc, #636]	; (8009680 <_strtod_l+0x590>)
 8009404:	a817      	add	r0, sp, #92	; 0x5c
 8009406:	f001 fe3d 	bl	800b084 <__match>
 800940a:	2800      	cmp	r0, #0
 800940c:	f43f aed2 	beq.w	80091b4 <_strtod_l+0xc4>
 8009410:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	2b28      	cmp	r3, #40	; 0x28
 8009416:	d12d      	bne.n	8009474 <_strtod_l+0x384>
 8009418:	499a      	ldr	r1, [pc, #616]	; (8009684 <_strtod_l+0x594>)
 800941a:	aa1a      	add	r2, sp, #104	; 0x68
 800941c:	a817      	add	r0, sp, #92	; 0x5c
 800941e:	f001 fe45 	bl	800b0ac <__hexnan>
 8009422:	2805      	cmp	r0, #5
 8009424:	d126      	bne.n	8009474 <_strtod_l+0x384>
 8009426:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009428:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800942c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009430:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009434:	e6a0      	b.n	8009178 <_strtod_l+0x88>
 8009436:	210a      	movs	r1, #10
 8009438:	fb01 2e0e 	mla	lr, r1, lr, r2
 800943c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009440:	e7b9      	b.n	80093b6 <_strtod_l+0x2c6>
 8009442:	2a6e      	cmp	r2, #110	; 0x6e
 8009444:	e7db      	b.n	80093fe <_strtod_l+0x30e>
 8009446:	4990      	ldr	r1, [pc, #576]	; (8009688 <_strtod_l+0x598>)
 8009448:	a817      	add	r0, sp, #92	; 0x5c
 800944a:	f001 fe1b 	bl	800b084 <__match>
 800944e:	2800      	cmp	r0, #0
 8009450:	f43f aeb0 	beq.w	80091b4 <_strtod_l+0xc4>
 8009454:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009456:	498d      	ldr	r1, [pc, #564]	; (800968c <_strtod_l+0x59c>)
 8009458:	3b01      	subs	r3, #1
 800945a:	a817      	add	r0, sp, #92	; 0x5c
 800945c:	9317      	str	r3, [sp, #92]	; 0x5c
 800945e:	f001 fe11 	bl	800b084 <__match>
 8009462:	b910      	cbnz	r0, 800946a <_strtod_l+0x37a>
 8009464:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009466:	3301      	adds	r3, #1
 8009468:	9317      	str	r3, [sp, #92]	; 0x5c
 800946a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800969c <_strtod_l+0x5ac>
 800946e:	f04f 0a00 	mov.w	sl, #0
 8009472:	e681      	b.n	8009178 <_strtod_l+0x88>
 8009474:	4886      	ldr	r0, [pc, #536]	; (8009690 <_strtod_l+0x5a0>)
 8009476:	f002 fde7 	bl	800c048 <nan>
 800947a:	ec5b ab10 	vmov	sl, fp, d0
 800947e:	e67b      	b.n	8009178 <_strtod_l+0x88>
 8009480:	9b05      	ldr	r3, [sp, #20]
 8009482:	9807      	ldr	r0, [sp, #28]
 8009484:	1af3      	subs	r3, r6, r3
 8009486:	2f00      	cmp	r7, #0
 8009488:	bf08      	it	eq
 800948a:	462f      	moveq	r7, r5
 800948c:	2d10      	cmp	r5, #16
 800948e:	9306      	str	r3, [sp, #24]
 8009490:	46a8      	mov	r8, r5
 8009492:	bfa8      	it	ge
 8009494:	f04f 0810 	movge.w	r8, #16
 8009498:	f7f7 f83c 	bl	8000514 <__aeabi_ui2d>
 800949c:	2d09      	cmp	r5, #9
 800949e:	4682      	mov	sl, r0
 80094a0:	468b      	mov	fp, r1
 80094a2:	dd13      	ble.n	80094cc <_strtod_l+0x3dc>
 80094a4:	4b7b      	ldr	r3, [pc, #492]	; (8009694 <_strtod_l+0x5a4>)
 80094a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80094aa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80094ae:	f7f7 f8ab 	bl	8000608 <__aeabi_dmul>
 80094b2:	4682      	mov	sl, r0
 80094b4:	4648      	mov	r0, r9
 80094b6:	468b      	mov	fp, r1
 80094b8:	f7f7 f82c 	bl	8000514 <__aeabi_ui2d>
 80094bc:	4602      	mov	r2, r0
 80094be:	460b      	mov	r3, r1
 80094c0:	4650      	mov	r0, sl
 80094c2:	4659      	mov	r1, fp
 80094c4:	f7f6 feea 	bl	800029c <__adddf3>
 80094c8:	4682      	mov	sl, r0
 80094ca:	468b      	mov	fp, r1
 80094cc:	2d0f      	cmp	r5, #15
 80094ce:	dc38      	bgt.n	8009542 <_strtod_l+0x452>
 80094d0:	9b06      	ldr	r3, [sp, #24]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f43f ae50 	beq.w	8009178 <_strtod_l+0x88>
 80094d8:	dd24      	ble.n	8009524 <_strtod_l+0x434>
 80094da:	2b16      	cmp	r3, #22
 80094dc:	dc0b      	bgt.n	80094f6 <_strtod_l+0x406>
 80094de:	496d      	ldr	r1, [pc, #436]	; (8009694 <_strtod_l+0x5a4>)
 80094e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80094e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094e8:	4652      	mov	r2, sl
 80094ea:	465b      	mov	r3, fp
 80094ec:	f7f7 f88c 	bl	8000608 <__aeabi_dmul>
 80094f0:	4682      	mov	sl, r0
 80094f2:	468b      	mov	fp, r1
 80094f4:	e640      	b.n	8009178 <_strtod_l+0x88>
 80094f6:	9a06      	ldr	r2, [sp, #24]
 80094f8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80094fc:	4293      	cmp	r3, r2
 80094fe:	db20      	blt.n	8009542 <_strtod_l+0x452>
 8009500:	4c64      	ldr	r4, [pc, #400]	; (8009694 <_strtod_l+0x5a4>)
 8009502:	f1c5 050f 	rsb	r5, r5, #15
 8009506:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800950a:	4652      	mov	r2, sl
 800950c:	465b      	mov	r3, fp
 800950e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009512:	f7f7 f879 	bl	8000608 <__aeabi_dmul>
 8009516:	9b06      	ldr	r3, [sp, #24]
 8009518:	1b5d      	subs	r5, r3, r5
 800951a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800951e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009522:	e7e3      	b.n	80094ec <_strtod_l+0x3fc>
 8009524:	9b06      	ldr	r3, [sp, #24]
 8009526:	3316      	adds	r3, #22
 8009528:	db0b      	blt.n	8009542 <_strtod_l+0x452>
 800952a:	9b05      	ldr	r3, [sp, #20]
 800952c:	1b9e      	subs	r6, r3, r6
 800952e:	4b59      	ldr	r3, [pc, #356]	; (8009694 <_strtod_l+0x5a4>)
 8009530:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009534:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009538:	4650      	mov	r0, sl
 800953a:	4659      	mov	r1, fp
 800953c:	f7f7 f98e 	bl	800085c <__aeabi_ddiv>
 8009540:	e7d6      	b.n	80094f0 <_strtod_l+0x400>
 8009542:	9b06      	ldr	r3, [sp, #24]
 8009544:	eba5 0808 	sub.w	r8, r5, r8
 8009548:	4498      	add	r8, r3
 800954a:	f1b8 0f00 	cmp.w	r8, #0
 800954e:	dd74      	ble.n	800963a <_strtod_l+0x54a>
 8009550:	f018 030f 	ands.w	r3, r8, #15
 8009554:	d00a      	beq.n	800956c <_strtod_l+0x47c>
 8009556:	494f      	ldr	r1, [pc, #316]	; (8009694 <_strtod_l+0x5a4>)
 8009558:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800955c:	4652      	mov	r2, sl
 800955e:	465b      	mov	r3, fp
 8009560:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009564:	f7f7 f850 	bl	8000608 <__aeabi_dmul>
 8009568:	4682      	mov	sl, r0
 800956a:	468b      	mov	fp, r1
 800956c:	f038 080f 	bics.w	r8, r8, #15
 8009570:	d04f      	beq.n	8009612 <_strtod_l+0x522>
 8009572:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009576:	dd22      	ble.n	80095be <_strtod_l+0x4ce>
 8009578:	2500      	movs	r5, #0
 800957a:	462e      	mov	r6, r5
 800957c:	9507      	str	r5, [sp, #28]
 800957e:	9505      	str	r5, [sp, #20]
 8009580:	2322      	movs	r3, #34	; 0x22
 8009582:	f8df b118 	ldr.w	fp, [pc, #280]	; 800969c <_strtod_l+0x5ac>
 8009586:	6023      	str	r3, [r4, #0]
 8009588:	f04f 0a00 	mov.w	sl, #0
 800958c:	9b07      	ldr	r3, [sp, #28]
 800958e:	2b00      	cmp	r3, #0
 8009590:	f43f adf2 	beq.w	8009178 <_strtod_l+0x88>
 8009594:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009596:	4620      	mov	r0, r4
 8009598:	f001 fe82 	bl	800b2a0 <_Bfree>
 800959c:	9905      	ldr	r1, [sp, #20]
 800959e:	4620      	mov	r0, r4
 80095a0:	f001 fe7e 	bl	800b2a0 <_Bfree>
 80095a4:	4631      	mov	r1, r6
 80095a6:	4620      	mov	r0, r4
 80095a8:	f001 fe7a 	bl	800b2a0 <_Bfree>
 80095ac:	9907      	ldr	r1, [sp, #28]
 80095ae:	4620      	mov	r0, r4
 80095b0:	f001 fe76 	bl	800b2a0 <_Bfree>
 80095b4:	4629      	mov	r1, r5
 80095b6:	4620      	mov	r0, r4
 80095b8:	f001 fe72 	bl	800b2a0 <_Bfree>
 80095bc:	e5dc      	b.n	8009178 <_strtod_l+0x88>
 80095be:	4b36      	ldr	r3, [pc, #216]	; (8009698 <_strtod_l+0x5a8>)
 80095c0:	9304      	str	r3, [sp, #16]
 80095c2:	2300      	movs	r3, #0
 80095c4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80095c8:	4650      	mov	r0, sl
 80095ca:	4659      	mov	r1, fp
 80095cc:	4699      	mov	r9, r3
 80095ce:	f1b8 0f01 	cmp.w	r8, #1
 80095d2:	dc21      	bgt.n	8009618 <_strtod_l+0x528>
 80095d4:	b10b      	cbz	r3, 80095da <_strtod_l+0x4ea>
 80095d6:	4682      	mov	sl, r0
 80095d8:	468b      	mov	fp, r1
 80095da:	4b2f      	ldr	r3, [pc, #188]	; (8009698 <_strtod_l+0x5a8>)
 80095dc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80095e0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80095e4:	4652      	mov	r2, sl
 80095e6:	465b      	mov	r3, fp
 80095e8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80095ec:	f7f7 f80c 	bl	8000608 <__aeabi_dmul>
 80095f0:	4b2a      	ldr	r3, [pc, #168]	; (800969c <_strtod_l+0x5ac>)
 80095f2:	460a      	mov	r2, r1
 80095f4:	400b      	ands	r3, r1
 80095f6:	492a      	ldr	r1, [pc, #168]	; (80096a0 <_strtod_l+0x5b0>)
 80095f8:	428b      	cmp	r3, r1
 80095fa:	4682      	mov	sl, r0
 80095fc:	d8bc      	bhi.n	8009578 <_strtod_l+0x488>
 80095fe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009602:	428b      	cmp	r3, r1
 8009604:	bf86      	itte	hi
 8009606:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80096a4 <_strtod_l+0x5b4>
 800960a:	f04f 3aff 	movhi.w	sl, #4294967295
 800960e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009612:	2300      	movs	r3, #0
 8009614:	9304      	str	r3, [sp, #16]
 8009616:	e084      	b.n	8009722 <_strtod_l+0x632>
 8009618:	f018 0f01 	tst.w	r8, #1
 800961c:	d005      	beq.n	800962a <_strtod_l+0x53a>
 800961e:	9b04      	ldr	r3, [sp, #16]
 8009620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009624:	f7f6 fff0 	bl	8000608 <__aeabi_dmul>
 8009628:	2301      	movs	r3, #1
 800962a:	9a04      	ldr	r2, [sp, #16]
 800962c:	3208      	adds	r2, #8
 800962e:	f109 0901 	add.w	r9, r9, #1
 8009632:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009636:	9204      	str	r2, [sp, #16]
 8009638:	e7c9      	b.n	80095ce <_strtod_l+0x4de>
 800963a:	d0ea      	beq.n	8009612 <_strtod_l+0x522>
 800963c:	f1c8 0800 	rsb	r8, r8, #0
 8009640:	f018 020f 	ands.w	r2, r8, #15
 8009644:	d00a      	beq.n	800965c <_strtod_l+0x56c>
 8009646:	4b13      	ldr	r3, [pc, #76]	; (8009694 <_strtod_l+0x5a4>)
 8009648:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800964c:	4650      	mov	r0, sl
 800964e:	4659      	mov	r1, fp
 8009650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009654:	f7f7 f902 	bl	800085c <__aeabi_ddiv>
 8009658:	4682      	mov	sl, r0
 800965a:	468b      	mov	fp, r1
 800965c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009660:	d0d7      	beq.n	8009612 <_strtod_l+0x522>
 8009662:	f1b8 0f1f 	cmp.w	r8, #31
 8009666:	dd1f      	ble.n	80096a8 <_strtod_l+0x5b8>
 8009668:	2500      	movs	r5, #0
 800966a:	462e      	mov	r6, r5
 800966c:	9507      	str	r5, [sp, #28]
 800966e:	9505      	str	r5, [sp, #20]
 8009670:	2322      	movs	r3, #34	; 0x22
 8009672:	f04f 0a00 	mov.w	sl, #0
 8009676:	f04f 0b00 	mov.w	fp, #0
 800967a:	6023      	str	r3, [r4, #0]
 800967c:	e786      	b.n	800958c <_strtod_l+0x49c>
 800967e:	bf00      	nop
 8009680:	0800e2e1 	.word	0x0800e2e1
 8009684:	0800e324 	.word	0x0800e324
 8009688:	0800e2d9 	.word	0x0800e2d9
 800968c:	0800e464 	.word	0x0800e464
 8009690:	0800e710 	.word	0x0800e710
 8009694:	0800e5f0 	.word	0x0800e5f0
 8009698:	0800e5c8 	.word	0x0800e5c8
 800969c:	7ff00000 	.word	0x7ff00000
 80096a0:	7ca00000 	.word	0x7ca00000
 80096a4:	7fefffff 	.word	0x7fefffff
 80096a8:	f018 0310 	ands.w	r3, r8, #16
 80096ac:	bf18      	it	ne
 80096ae:	236a      	movne	r3, #106	; 0x6a
 80096b0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009a60 <_strtod_l+0x970>
 80096b4:	9304      	str	r3, [sp, #16]
 80096b6:	4650      	mov	r0, sl
 80096b8:	4659      	mov	r1, fp
 80096ba:	2300      	movs	r3, #0
 80096bc:	f018 0f01 	tst.w	r8, #1
 80096c0:	d004      	beq.n	80096cc <_strtod_l+0x5dc>
 80096c2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80096c6:	f7f6 ff9f 	bl	8000608 <__aeabi_dmul>
 80096ca:	2301      	movs	r3, #1
 80096cc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80096d0:	f109 0908 	add.w	r9, r9, #8
 80096d4:	d1f2      	bne.n	80096bc <_strtod_l+0x5cc>
 80096d6:	b10b      	cbz	r3, 80096dc <_strtod_l+0x5ec>
 80096d8:	4682      	mov	sl, r0
 80096da:	468b      	mov	fp, r1
 80096dc:	9b04      	ldr	r3, [sp, #16]
 80096de:	b1c3      	cbz	r3, 8009712 <_strtod_l+0x622>
 80096e0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80096e4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	4659      	mov	r1, fp
 80096ec:	dd11      	ble.n	8009712 <_strtod_l+0x622>
 80096ee:	2b1f      	cmp	r3, #31
 80096f0:	f340 8124 	ble.w	800993c <_strtod_l+0x84c>
 80096f4:	2b34      	cmp	r3, #52	; 0x34
 80096f6:	bfde      	ittt	le
 80096f8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80096fc:	f04f 33ff 	movle.w	r3, #4294967295
 8009700:	fa03 f202 	lslle.w	r2, r3, r2
 8009704:	f04f 0a00 	mov.w	sl, #0
 8009708:	bfcc      	ite	gt
 800970a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800970e:	ea02 0b01 	andle.w	fp, r2, r1
 8009712:	2200      	movs	r2, #0
 8009714:	2300      	movs	r3, #0
 8009716:	4650      	mov	r0, sl
 8009718:	4659      	mov	r1, fp
 800971a:	f7f7 f9dd 	bl	8000ad8 <__aeabi_dcmpeq>
 800971e:	2800      	cmp	r0, #0
 8009720:	d1a2      	bne.n	8009668 <_strtod_l+0x578>
 8009722:	9b07      	ldr	r3, [sp, #28]
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	9908      	ldr	r1, [sp, #32]
 8009728:	462b      	mov	r3, r5
 800972a:	463a      	mov	r2, r7
 800972c:	4620      	mov	r0, r4
 800972e:	f001 fe1f 	bl	800b370 <__s2b>
 8009732:	9007      	str	r0, [sp, #28]
 8009734:	2800      	cmp	r0, #0
 8009736:	f43f af1f 	beq.w	8009578 <_strtod_l+0x488>
 800973a:	9b05      	ldr	r3, [sp, #20]
 800973c:	1b9e      	subs	r6, r3, r6
 800973e:	9b06      	ldr	r3, [sp, #24]
 8009740:	2b00      	cmp	r3, #0
 8009742:	bfb4      	ite	lt
 8009744:	4633      	movlt	r3, r6
 8009746:	2300      	movge	r3, #0
 8009748:	930c      	str	r3, [sp, #48]	; 0x30
 800974a:	9b06      	ldr	r3, [sp, #24]
 800974c:	2500      	movs	r5, #0
 800974e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009752:	9312      	str	r3, [sp, #72]	; 0x48
 8009754:	462e      	mov	r6, r5
 8009756:	9b07      	ldr	r3, [sp, #28]
 8009758:	4620      	mov	r0, r4
 800975a:	6859      	ldr	r1, [r3, #4]
 800975c:	f001 fd60 	bl	800b220 <_Balloc>
 8009760:	9005      	str	r0, [sp, #20]
 8009762:	2800      	cmp	r0, #0
 8009764:	f43f af0c 	beq.w	8009580 <_strtod_l+0x490>
 8009768:	9b07      	ldr	r3, [sp, #28]
 800976a:	691a      	ldr	r2, [r3, #16]
 800976c:	3202      	adds	r2, #2
 800976e:	f103 010c 	add.w	r1, r3, #12
 8009772:	0092      	lsls	r2, r2, #2
 8009774:	300c      	adds	r0, #12
 8009776:	f7fe fde9 	bl	800834c <memcpy>
 800977a:	ec4b ab10 	vmov	d0, sl, fp
 800977e:	aa1a      	add	r2, sp, #104	; 0x68
 8009780:	a919      	add	r1, sp, #100	; 0x64
 8009782:	4620      	mov	r0, r4
 8009784:	f002 f93a 	bl	800b9fc <__d2b>
 8009788:	ec4b ab18 	vmov	d8, sl, fp
 800978c:	9018      	str	r0, [sp, #96]	; 0x60
 800978e:	2800      	cmp	r0, #0
 8009790:	f43f aef6 	beq.w	8009580 <_strtod_l+0x490>
 8009794:	2101      	movs	r1, #1
 8009796:	4620      	mov	r0, r4
 8009798:	f001 fe84 	bl	800b4a4 <__i2b>
 800979c:	4606      	mov	r6, r0
 800979e:	2800      	cmp	r0, #0
 80097a0:	f43f aeee 	beq.w	8009580 <_strtod_l+0x490>
 80097a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097a6:	9904      	ldr	r1, [sp, #16]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	bfab      	itete	ge
 80097ac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80097ae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80097b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80097b2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80097b6:	bfac      	ite	ge
 80097b8:	eb03 0902 	addge.w	r9, r3, r2
 80097bc:	1ad7      	sublt	r7, r2, r3
 80097be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80097c0:	eba3 0801 	sub.w	r8, r3, r1
 80097c4:	4490      	add	r8, r2
 80097c6:	4ba1      	ldr	r3, [pc, #644]	; (8009a4c <_strtod_l+0x95c>)
 80097c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80097cc:	4598      	cmp	r8, r3
 80097ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80097d2:	f280 80c7 	bge.w	8009964 <_strtod_l+0x874>
 80097d6:	eba3 0308 	sub.w	r3, r3, r8
 80097da:	2b1f      	cmp	r3, #31
 80097dc:	eba2 0203 	sub.w	r2, r2, r3
 80097e0:	f04f 0101 	mov.w	r1, #1
 80097e4:	f300 80b1 	bgt.w	800994a <_strtod_l+0x85a>
 80097e8:	fa01 f303 	lsl.w	r3, r1, r3
 80097ec:	930d      	str	r3, [sp, #52]	; 0x34
 80097ee:	2300      	movs	r3, #0
 80097f0:	9308      	str	r3, [sp, #32]
 80097f2:	eb09 0802 	add.w	r8, r9, r2
 80097f6:	9b04      	ldr	r3, [sp, #16]
 80097f8:	45c1      	cmp	r9, r8
 80097fa:	4417      	add	r7, r2
 80097fc:	441f      	add	r7, r3
 80097fe:	464b      	mov	r3, r9
 8009800:	bfa8      	it	ge
 8009802:	4643      	movge	r3, r8
 8009804:	42bb      	cmp	r3, r7
 8009806:	bfa8      	it	ge
 8009808:	463b      	movge	r3, r7
 800980a:	2b00      	cmp	r3, #0
 800980c:	bfc2      	ittt	gt
 800980e:	eba8 0803 	subgt.w	r8, r8, r3
 8009812:	1aff      	subgt	r7, r7, r3
 8009814:	eba9 0903 	subgt.w	r9, r9, r3
 8009818:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800981a:	2b00      	cmp	r3, #0
 800981c:	dd17      	ble.n	800984e <_strtod_l+0x75e>
 800981e:	4631      	mov	r1, r6
 8009820:	461a      	mov	r2, r3
 8009822:	4620      	mov	r0, r4
 8009824:	f001 fefe 	bl	800b624 <__pow5mult>
 8009828:	4606      	mov	r6, r0
 800982a:	2800      	cmp	r0, #0
 800982c:	f43f aea8 	beq.w	8009580 <_strtod_l+0x490>
 8009830:	4601      	mov	r1, r0
 8009832:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009834:	4620      	mov	r0, r4
 8009836:	f001 fe4b 	bl	800b4d0 <__multiply>
 800983a:	900b      	str	r0, [sp, #44]	; 0x2c
 800983c:	2800      	cmp	r0, #0
 800983e:	f43f ae9f 	beq.w	8009580 <_strtod_l+0x490>
 8009842:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009844:	4620      	mov	r0, r4
 8009846:	f001 fd2b 	bl	800b2a0 <_Bfree>
 800984a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800984c:	9318      	str	r3, [sp, #96]	; 0x60
 800984e:	f1b8 0f00 	cmp.w	r8, #0
 8009852:	f300 808c 	bgt.w	800996e <_strtod_l+0x87e>
 8009856:	9b06      	ldr	r3, [sp, #24]
 8009858:	2b00      	cmp	r3, #0
 800985a:	dd08      	ble.n	800986e <_strtod_l+0x77e>
 800985c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800985e:	9905      	ldr	r1, [sp, #20]
 8009860:	4620      	mov	r0, r4
 8009862:	f001 fedf 	bl	800b624 <__pow5mult>
 8009866:	9005      	str	r0, [sp, #20]
 8009868:	2800      	cmp	r0, #0
 800986a:	f43f ae89 	beq.w	8009580 <_strtod_l+0x490>
 800986e:	2f00      	cmp	r7, #0
 8009870:	dd08      	ble.n	8009884 <_strtod_l+0x794>
 8009872:	9905      	ldr	r1, [sp, #20]
 8009874:	463a      	mov	r2, r7
 8009876:	4620      	mov	r0, r4
 8009878:	f001 ff2e 	bl	800b6d8 <__lshift>
 800987c:	9005      	str	r0, [sp, #20]
 800987e:	2800      	cmp	r0, #0
 8009880:	f43f ae7e 	beq.w	8009580 <_strtod_l+0x490>
 8009884:	f1b9 0f00 	cmp.w	r9, #0
 8009888:	dd08      	ble.n	800989c <_strtod_l+0x7ac>
 800988a:	4631      	mov	r1, r6
 800988c:	464a      	mov	r2, r9
 800988e:	4620      	mov	r0, r4
 8009890:	f001 ff22 	bl	800b6d8 <__lshift>
 8009894:	4606      	mov	r6, r0
 8009896:	2800      	cmp	r0, #0
 8009898:	f43f ae72 	beq.w	8009580 <_strtod_l+0x490>
 800989c:	9a05      	ldr	r2, [sp, #20]
 800989e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80098a0:	4620      	mov	r0, r4
 80098a2:	f001 ffa5 	bl	800b7f0 <__mdiff>
 80098a6:	4605      	mov	r5, r0
 80098a8:	2800      	cmp	r0, #0
 80098aa:	f43f ae69 	beq.w	8009580 <_strtod_l+0x490>
 80098ae:	68c3      	ldr	r3, [r0, #12]
 80098b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80098b2:	2300      	movs	r3, #0
 80098b4:	60c3      	str	r3, [r0, #12]
 80098b6:	4631      	mov	r1, r6
 80098b8:	f001 ff7e 	bl	800b7b8 <__mcmp>
 80098bc:	2800      	cmp	r0, #0
 80098be:	da60      	bge.n	8009982 <_strtod_l+0x892>
 80098c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098c2:	ea53 030a 	orrs.w	r3, r3, sl
 80098c6:	f040 8082 	bne.w	80099ce <_strtod_l+0x8de>
 80098ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d17d      	bne.n	80099ce <_strtod_l+0x8de>
 80098d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80098d6:	0d1b      	lsrs	r3, r3, #20
 80098d8:	051b      	lsls	r3, r3, #20
 80098da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80098de:	d976      	bls.n	80099ce <_strtod_l+0x8de>
 80098e0:	696b      	ldr	r3, [r5, #20]
 80098e2:	b913      	cbnz	r3, 80098ea <_strtod_l+0x7fa>
 80098e4:	692b      	ldr	r3, [r5, #16]
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	dd71      	ble.n	80099ce <_strtod_l+0x8de>
 80098ea:	4629      	mov	r1, r5
 80098ec:	2201      	movs	r2, #1
 80098ee:	4620      	mov	r0, r4
 80098f0:	f001 fef2 	bl	800b6d8 <__lshift>
 80098f4:	4631      	mov	r1, r6
 80098f6:	4605      	mov	r5, r0
 80098f8:	f001 ff5e 	bl	800b7b8 <__mcmp>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	dd66      	ble.n	80099ce <_strtod_l+0x8de>
 8009900:	9904      	ldr	r1, [sp, #16]
 8009902:	4a53      	ldr	r2, [pc, #332]	; (8009a50 <_strtod_l+0x960>)
 8009904:	465b      	mov	r3, fp
 8009906:	2900      	cmp	r1, #0
 8009908:	f000 8081 	beq.w	8009a0e <_strtod_l+0x91e>
 800990c:	ea02 010b 	and.w	r1, r2, fp
 8009910:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009914:	dc7b      	bgt.n	8009a0e <_strtod_l+0x91e>
 8009916:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800991a:	f77f aea9 	ble.w	8009670 <_strtod_l+0x580>
 800991e:	4b4d      	ldr	r3, [pc, #308]	; (8009a54 <_strtod_l+0x964>)
 8009920:	4650      	mov	r0, sl
 8009922:	4659      	mov	r1, fp
 8009924:	2200      	movs	r2, #0
 8009926:	f7f6 fe6f 	bl	8000608 <__aeabi_dmul>
 800992a:	460b      	mov	r3, r1
 800992c:	4303      	orrs	r3, r0
 800992e:	bf08      	it	eq
 8009930:	2322      	moveq	r3, #34	; 0x22
 8009932:	4682      	mov	sl, r0
 8009934:	468b      	mov	fp, r1
 8009936:	bf08      	it	eq
 8009938:	6023      	streq	r3, [r4, #0]
 800993a:	e62b      	b.n	8009594 <_strtod_l+0x4a4>
 800993c:	f04f 32ff 	mov.w	r2, #4294967295
 8009940:	fa02 f303 	lsl.w	r3, r2, r3
 8009944:	ea03 0a0a 	and.w	sl, r3, sl
 8009948:	e6e3      	b.n	8009712 <_strtod_l+0x622>
 800994a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800994e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009952:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009956:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800995a:	fa01 f308 	lsl.w	r3, r1, r8
 800995e:	9308      	str	r3, [sp, #32]
 8009960:	910d      	str	r1, [sp, #52]	; 0x34
 8009962:	e746      	b.n	80097f2 <_strtod_l+0x702>
 8009964:	2300      	movs	r3, #0
 8009966:	9308      	str	r3, [sp, #32]
 8009968:	2301      	movs	r3, #1
 800996a:	930d      	str	r3, [sp, #52]	; 0x34
 800996c:	e741      	b.n	80097f2 <_strtod_l+0x702>
 800996e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009970:	4642      	mov	r2, r8
 8009972:	4620      	mov	r0, r4
 8009974:	f001 feb0 	bl	800b6d8 <__lshift>
 8009978:	9018      	str	r0, [sp, #96]	; 0x60
 800997a:	2800      	cmp	r0, #0
 800997c:	f47f af6b 	bne.w	8009856 <_strtod_l+0x766>
 8009980:	e5fe      	b.n	8009580 <_strtod_l+0x490>
 8009982:	465f      	mov	r7, fp
 8009984:	d16e      	bne.n	8009a64 <_strtod_l+0x974>
 8009986:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009988:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800998c:	b342      	cbz	r2, 80099e0 <_strtod_l+0x8f0>
 800998e:	4a32      	ldr	r2, [pc, #200]	; (8009a58 <_strtod_l+0x968>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d128      	bne.n	80099e6 <_strtod_l+0x8f6>
 8009994:	9b04      	ldr	r3, [sp, #16]
 8009996:	4651      	mov	r1, sl
 8009998:	b1eb      	cbz	r3, 80099d6 <_strtod_l+0x8e6>
 800999a:	4b2d      	ldr	r3, [pc, #180]	; (8009a50 <_strtod_l+0x960>)
 800999c:	403b      	ands	r3, r7
 800999e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80099a2:	f04f 32ff 	mov.w	r2, #4294967295
 80099a6:	d819      	bhi.n	80099dc <_strtod_l+0x8ec>
 80099a8:	0d1b      	lsrs	r3, r3, #20
 80099aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80099ae:	fa02 f303 	lsl.w	r3, r2, r3
 80099b2:	4299      	cmp	r1, r3
 80099b4:	d117      	bne.n	80099e6 <_strtod_l+0x8f6>
 80099b6:	4b29      	ldr	r3, [pc, #164]	; (8009a5c <_strtod_l+0x96c>)
 80099b8:	429f      	cmp	r7, r3
 80099ba:	d102      	bne.n	80099c2 <_strtod_l+0x8d2>
 80099bc:	3101      	adds	r1, #1
 80099be:	f43f addf 	beq.w	8009580 <_strtod_l+0x490>
 80099c2:	4b23      	ldr	r3, [pc, #140]	; (8009a50 <_strtod_l+0x960>)
 80099c4:	403b      	ands	r3, r7
 80099c6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80099ca:	f04f 0a00 	mov.w	sl, #0
 80099ce:	9b04      	ldr	r3, [sp, #16]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1a4      	bne.n	800991e <_strtod_l+0x82e>
 80099d4:	e5de      	b.n	8009594 <_strtod_l+0x4a4>
 80099d6:	f04f 33ff 	mov.w	r3, #4294967295
 80099da:	e7ea      	b.n	80099b2 <_strtod_l+0x8c2>
 80099dc:	4613      	mov	r3, r2
 80099de:	e7e8      	b.n	80099b2 <_strtod_l+0x8c2>
 80099e0:	ea53 030a 	orrs.w	r3, r3, sl
 80099e4:	d08c      	beq.n	8009900 <_strtod_l+0x810>
 80099e6:	9b08      	ldr	r3, [sp, #32]
 80099e8:	b1db      	cbz	r3, 8009a22 <_strtod_l+0x932>
 80099ea:	423b      	tst	r3, r7
 80099ec:	d0ef      	beq.n	80099ce <_strtod_l+0x8de>
 80099ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099f0:	9a04      	ldr	r2, [sp, #16]
 80099f2:	4650      	mov	r0, sl
 80099f4:	4659      	mov	r1, fp
 80099f6:	b1c3      	cbz	r3, 8009a2a <_strtod_l+0x93a>
 80099f8:	f7ff fb5e 	bl	80090b8 <sulp>
 80099fc:	4602      	mov	r2, r0
 80099fe:	460b      	mov	r3, r1
 8009a00:	ec51 0b18 	vmov	r0, r1, d8
 8009a04:	f7f6 fc4a 	bl	800029c <__adddf3>
 8009a08:	4682      	mov	sl, r0
 8009a0a:	468b      	mov	fp, r1
 8009a0c:	e7df      	b.n	80099ce <_strtod_l+0x8de>
 8009a0e:	4013      	ands	r3, r2
 8009a10:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009a14:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009a18:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009a1c:	f04f 3aff 	mov.w	sl, #4294967295
 8009a20:	e7d5      	b.n	80099ce <_strtod_l+0x8de>
 8009a22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a24:	ea13 0f0a 	tst.w	r3, sl
 8009a28:	e7e0      	b.n	80099ec <_strtod_l+0x8fc>
 8009a2a:	f7ff fb45 	bl	80090b8 <sulp>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	460b      	mov	r3, r1
 8009a32:	ec51 0b18 	vmov	r0, r1, d8
 8009a36:	f7f6 fc2f 	bl	8000298 <__aeabi_dsub>
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	4682      	mov	sl, r0
 8009a40:	468b      	mov	fp, r1
 8009a42:	f7f7 f849 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a46:	2800      	cmp	r0, #0
 8009a48:	d0c1      	beq.n	80099ce <_strtod_l+0x8de>
 8009a4a:	e611      	b.n	8009670 <_strtod_l+0x580>
 8009a4c:	fffffc02 	.word	0xfffffc02
 8009a50:	7ff00000 	.word	0x7ff00000
 8009a54:	39500000 	.word	0x39500000
 8009a58:	000fffff 	.word	0x000fffff
 8009a5c:	7fefffff 	.word	0x7fefffff
 8009a60:	0800e338 	.word	0x0800e338
 8009a64:	4631      	mov	r1, r6
 8009a66:	4628      	mov	r0, r5
 8009a68:	f002 f824 	bl	800bab4 <__ratio>
 8009a6c:	ec59 8b10 	vmov	r8, r9, d0
 8009a70:	ee10 0a10 	vmov	r0, s0
 8009a74:	2200      	movs	r2, #0
 8009a76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a7a:	4649      	mov	r1, r9
 8009a7c:	f7f7 f840 	bl	8000b00 <__aeabi_dcmple>
 8009a80:	2800      	cmp	r0, #0
 8009a82:	d07a      	beq.n	8009b7a <_strtod_l+0xa8a>
 8009a84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d04a      	beq.n	8009b20 <_strtod_l+0xa30>
 8009a8a:	4b95      	ldr	r3, [pc, #596]	; (8009ce0 <_strtod_l+0xbf0>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009a92:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009ce0 <_strtod_l+0xbf0>
 8009a96:	f04f 0800 	mov.w	r8, #0
 8009a9a:	4b92      	ldr	r3, [pc, #584]	; (8009ce4 <_strtod_l+0xbf4>)
 8009a9c:	403b      	ands	r3, r7
 8009a9e:	930d      	str	r3, [sp, #52]	; 0x34
 8009aa0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009aa2:	4b91      	ldr	r3, [pc, #580]	; (8009ce8 <_strtod_l+0xbf8>)
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	f040 80b0 	bne.w	8009c0a <_strtod_l+0xb1a>
 8009aaa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009aae:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009ab2:	ec4b ab10 	vmov	d0, sl, fp
 8009ab6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009aba:	f001 ff23 	bl	800b904 <__ulp>
 8009abe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009ac2:	ec53 2b10 	vmov	r2, r3, d0
 8009ac6:	f7f6 fd9f 	bl	8000608 <__aeabi_dmul>
 8009aca:	4652      	mov	r2, sl
 8009acc:	465b      	mov	r3, fp
 8009ace:	f7f6 fbe5 	bl	800029c <__adddf3>
 8009ad2:	460b      	mov	r3, r1
 8009ad4:	4983      	ldr	r1, [pc, #524]	; (8009ce4 <_strtod_l+0xbf4>)
 8009ad6:	4a85      	ldr	r2, [pc, #532]	; (8009cec <_strtod_l+0xbfc>)
 8009ad8:	4019      	ands	r1, r3
 8009ada:	4291      	cmp	r1, r2
 8009adc:	4682      	mov	sl, r0
 8009ade:	d960      	bls.n	8009ba2 <_strtod_l+0xab2>
 8009ae0:	ee18 3a90 	vmov	r3, s17
 8009ae4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d104      	bne.n	8009af6 <_strtod_l+0xa06>
 8009aec:	ee18 3a10 	vmov	r3, s16
 8009af0:	3301      	adds	r3, #1
 8009af2:	f43f ad45 	beq.w	8009580 <_strtod_l+0x490>
 8009af6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009cf8 <_strtod_l+0xc08>
 8009afa:	f04f 3aff 	mov.w	sl, #4294967295
 8009afe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009b00:	4620      	mov	r0, r4
 8009b02:	f001 fbcd 	bl	800b2a0 <_Bfree>
 8009b06:	9905      	ldr	r1, [sp, #20]
 8009b08:	4620      	mov	r0, r4
 8009b0a:	f001 fbc9 	bl	800b2a0 <_Bfree>
 8009b0e:	4631      	mov	r1, r6
 8009b10:	4620      	mov	r0, r4
 8009b12:	f001 fbc5 	bl	800b2a0 <_Bfree>
 8009b16:	4629      	mov	r1, r5
 8009b18:	4620      	mov	r0, r4
 8009b1a:	f001 fbc1 	bl	800b2a0 <_Bfree>
 8009b1e:	e61a      	b.n	8009756 <_strtod_l+0x666>
 8009b20:	f1ba 0f00 	cmp.w	sl, #0
 8009b24:	d11b      	bne.n	8009b5e <_strtod_l+0xa6e>
 8009b26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b2a:	b9f3      	cbnz	r3, 8009b6a <_strtod_l+0xa7a>
 8009b2c:	4b6c      	ldr	r3, [pc, #432]	; (8009ce0 <_strtod_l+0xbf0>)
 8009b2e:	2200      	movs	r2, #0
 8009b30:	4640      	mov	r0, r8
 8009b32:	4649      	mov	r1, r9
 8009b34:	f7f6 ffda 	bl	8000aec <__aeabi_dcmplt>
 8009b38:	b9d0      	cbnz	r0, 8009b70 <_strtod_l+0xa80>
 8009b3a:	4640      	mov	r0, r8
 8009b3c:	4649      	mov	r1, r9
 8009b3e:	4b6c      	ldr	r3, [pc, #432]	; (8009cf0 <_strtod_l+0xc00>)
 8009b40:	2200      	movs	r2, #0
 8009b42:	f7f6 fd61 	bl	8000608 <__aeabi_dmul>
 8009b46:	4680      	mov	r8, r0
 8009b48:	4689      	mov	r9, r1
 8009b4a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009b4e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009b52:	9315      	str	r3, [sp, #84]	; 0x54
 8009b54:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009b58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009b5c:	e79d      	b.n	8009a9a <_strtod_l+0x9aa>
 8009b5e:	f1ba 0f01 	cmp.w	sl, #1
 8009b62:	d102      	bne.n	8009b6a <_strtod_l+0xa7a>
 8009b64:	2f00      	cmp	r7, #0
 8009b66:	f43f ad83 	beq.w	8009670 <_strtod_l+0x580>
 8009b6a:	4b62      	ldr	r3, [pc, #392]	; (8009cf4 <_strtod_l+0xc04>)
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	e78e      	b.n	8009a8e <_strtod_l+0x99e>
 8009b70:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009cf0 <_strtod_l+0xc00>
 8009b74:	f04f 0800 	mov.w	r8, #0
 8009b78:	e7e7      	b.n	8009b4a <_strtod_l+0xa5a>
 8009b7a:	4b5d      	ldr	r3, [pc, #372]	; (8009cf0 <_strtod_l+0xc00>)
 8009b7c:	4640      	mov	r0, r8
 8009b7e:	4649      	mov	r1, r9
 8009b80:	2200      	movs	r2, #0
 8009b82:	f7f6 fd41 	bl	8000608 <__aeabi_dmul>
 8009b86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b88:	4680      	mov	r8, r0
 8009b8a:	4689      	mov	r9, r1
 8009b8c:	b933      	cbnz	r3, 8009b9c <_strtod_l+0xaac>
 8009b8e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b92:	900e      	str	r0, [sp, #56]	; 0x38
 8009b94:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009b9a:	e7dd      	b.n	8009b58 <_strtod_l+0xa68>
 8009b9c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009ba0:	e7f9      	b.n	8009b96 <_strtod_l+0xaa6>
 8009ba2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009ba6:	9b04      	ldr	r3, [sp, #16]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d1a8      	bne.n	8009afe <_strtod_l+0xa0e>
 8009bac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009bb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009bb2:	0d1b      	lsrs	r3, r3, #20
 8009bb4:	051b      	lsls	r3, r3, #20
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d1a1      	bne.n	8009afe <_strtod_l+0xa0e>
 8009bba:	4640      	mov	r0, r8
 8009bbc:	4649      	mov	r1, r9
 8009bbe:	f7f7 f883 	bl	8000cc8 <__aeabi_d2lz>
 8009bc2:	f7f6 fcf3 	bl	80005ac <__aeabi_l2d>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	4640      	mov	r0, r8
 8009bcc:	4649      	mov	r1, r9
 8009bce:	f7f6 fb63 	bl	8000298 <__aeabi_dsub>
 8009bd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009bd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bd8:	ea43 030a 	orr.w	r3, r3, sl
 8009bdc:	4313      	orrs	r3, r2
 8009bde:	4680      	mov	r8, r0
 8009be0:	4689      	mov	r9, r1
 8009be2:	d055      	beq.n	8009c90 <_strtod_l+0xba0>
 8009be4:	a336      	add	r3, pc, #216	; (adr r3, 8009cc0 <_strtod_l+0xbd0>)
 8009be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bea:	f7f6 ff7f 	bl	8000aec <__aeabi_dcmplt>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	f47f acd0 	bne.w	8009594 <_strtod_l+0x4a4>
 8009bf4:	a334      	add	r3, pc, #208	; (adr r3, 8009cc8 <_strtod_l+0xbd8>)
 8009bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfa:	4640      	mov	r0, r8
 8009bfc:	4649      	mov	r1, r9
 8009bfe:	f7f6 ff93 	bl	8000b28 <__aeabi_dcmpgt>
 8009c02:	2800      	cmp	r0, #0
 8009c04:	f43f af7b 	beq.w	8009afe <_strtod_l+0xa0e>
 8009c08:	e4c4      	b.n	8009594 <_strtod_l+0x4a4>
 8009c0a:	9b04      	ldr	r3, [sp, #16]
 8009c0c:	b333      	cbz	r3, 8009c5c <_strtod_l+0xb6c>
 8009c0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c10:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009c14:	d822      	bhi.n	8009c5c <_strtod_l+0xb6c>
 8009c16:	a32e      	add	r3, pc, #184	; (adr r3, 8009cd0 <_strtod_l+0xbe0>)
 8009c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1c:	4640      	mov	r0, r8
 8009c1e:	4649      	mov	r1, r9
 8009c20:	f7f6 ff6e 	bl	8000b00 <__aeabi_dcmple>
 8009c24:	b1a0      	cbz	r0, 8009c50 <_strtod_l+0xb60>
 8009c26:	4649      	mov	r1, r9
 8009c28:	4640      	mov	r0, r8
 8009c2a:	f7f6 ffc5 	bl	8000bb8 <__aeabi_d2uiz>
 8009c2e:	2801      	cmp	r0, #1
 8009c30:	bf38      	it	cc
 8009c32:	2001      	movcc	r0, #1
 8009c34:	f7f6 fc6e 	bl	8000514 <__aeabi_ui2d>
 8009c38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c3a:	4680      	mov	r8, r0
 8009c3c:	4689      	mov	r9, r1
 8009c3e:	bb23      	cbnz	r3, 8009c8a <_strtod_l+0xb9a>
 8009c40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c44:	9010      	str	r0, [sp, #64]	; 0x40
 8009c46:	9311      	str	r3, [sp, #68]	; 0x44
 8009c48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009c4c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c54:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009c58:	1a9b      	subs	r3, r3, r2
 8009c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c60:	eeb0 0a48 	vmov.f32	s0, s16
 8009c64:	eef0 0a68 	vmov.f32	s1, s17
 8009c68:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c6c:	f001 fe4a 	bl	800b904 <__ulp>
 8009c70:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c74:	ec53 2b10 	vmov	r2, r3, d0
 8009c78:	f7f6 fcc6 	bl	8000608 <__aeabi_dmul>
 8009c7c:	ec53 2b18 	vmov	r2, r3, d8
 8009c80:	f7f6 fb0c 	bl	800029c <__adddf3>
 8009c84:	4682      	mov	sl, r0
 8009c86:	468b      	mov	fp, r1
 8009c88:	e78d      	b.n	8009ba6 <_strtod_l+0xab6>
 8009c8a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009c8e:	e7db      	b.n	8009c48 <_strtod_l+0xb58>
 8009c90:	a311      	add	r3, pc, #68	; (adr r3, 8009cd8 <_strtod_l+0xbe8>)
 8009c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c96:	f7f6 ff29 	bl	8000aec <__aeabi_dcmplt>
 8009c9a:	e7b2      	b.n	8009c02 <_strtod_l+0xb12>
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	930a      	str	r3, [sp, #40]	; 0x28
 8009ca0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ca2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ca4:	6013      	str	r3, [r2, #0]
 8009ca6:	f7ff ba6b 	b.w	8009180 <_strtod_l+0x90>
 8009caa:	2a65      	cmp	r2, #101	; 0x65
 8009cac:	f43f ab5f 	beq.w	800936e <_strtod_l+0x27e>
 8009cb0:	2a45      	cmp	r2, #69	; 0x45
 8009cb2:	f43f ab5c 	beq.w	800936e <_strtod_l+0x27e>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	f7ff bb94 	b.w	80093e4 <_strtod_l+0x2f4>
 8009cbc:	f3af 8000 	nop.w
 8009cc0:	94a03595 	.word	0x94a03595
 8009cc4:	3fdfffff 	.word	0x3fdfffff
 8009cc8:	35afe535 	.word	0x35afe535
 8009ccc:	3fe00000 	.word	0x3fe00000
 8009cd0:	ffc00000 	.word	0xffc00000
 8009cd4:	41dfffff 	.word	0x41dfffff
 8009cd8:	94a03595 	.word	0x94a03595
 8009cdc:	3fcfffff 	.word	0x3fcfffff
 8009ce0:	3ff00000 	.word	0x3ff00000
 8009ce4:	7ff00000 	.word	0x7ff00000
 8009ce8:	7fe00000 	.word	0x7fe00000
 8009cec:	7c9fffff 	.word	0x7c9fffff
 8009cf0:	3fe00000 	.word	0x3fe00000
 8009cf4:	bff00000 	.word	0xbff00000
 8009cf8:	7fefffff 	.word	0x7fefffff

08009cfc <_strtod_r>:
 8009cfc:	4b01      	ldr	r3, [pc, #4]	; (8009d04 <_strtod_r+0x8>)
 8009cfe:	f7ff b9f7 	b.w	80090f0 <_strtod_l>
 8009d02:	bf00      	nop
 8009d04:	20000274 	.word	0x20000274

08009d08 <_strtol_l.constprop.0>:
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d0e:	d001      	beq.n	8009d14 <_strtol_l.constprop.0+0xc>
 8009d10:	2b24      	cmp	r3, #36	; 0x24
 8009d12:	d906      	bls.n	8009d22 <_strtol_l.constprop.0+0x1a>
 8009d14:	f7fe faf0 	bl	80082f8 <__errno>
 8009d18:	2316      	movs	r3, #22
 8009d1a:	6003      	str	r3, [r0, #0]
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d22:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009e08 <_strtol_l.constprop.0+0x100>
 8009d26:	460d      	mov	r5, r1
 8009d28:	462e      	mov	r6, r5
 8009d2a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d2e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009d32:	f017 0708 	ands.w	r7, r7, #8
 8009d36:	d1f7      	bne.n	8009d28 <_strtol_l.constprop.0+0x20>
 8009d38:	2c2d      	cmp	r4, #45	; 0x2d
 8009d3a:	d132      	bne.n	8009da2 <_strtol_l.constprop.0+0x9a>
 8009d3c:	782c      	ldrb	r4, [r5, #0]
 8009d3e:	2701      	movs	r7, #1
 8009d40:	1cb5      	adds	r5, r6, #2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d05b      	beq.n	8009dfe <_strtol_l.constprop.0+0xf6>
 8009d46:	2b10      	cmp	r3, #16
 8009d48:	d109      	bne.n	8009d5e <_strtol_l.constprop.0+0x56>
 8009d4a:	2c30      	cmp	r4, #48	; 0x30
 8009d4c:	d107      	bne.n	8009d5e <_strtol_l.constprop.0+0x56>
 8009d4e:	782c      	ldrb	r4, [r5, #0]
 8009d50:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009d54:	2c58      	cmp	r4, #88	; 0x58
 8009d56:	d14d      	bne.n	8009df4 <_strtol_l.constprop.0+0xec>
 8009d58:	786c      	ldrb	r4, [r5, #1]
 8009d5a:	2310      	movs	r3, #16
 8009d5c:	3502      	adds	r5, #2
 8009d5e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009d62:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d66:	f04f 0c00 	mov.w	ip, #0
 8009d6a:	fbb8 f9f3 	udiv	r9, r8, r3
 8009d6e:	4666      	mov	r6, ip
 8009d70:	fb03 8a19 	mls	sl, r3, r9, r8
 8009d74:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009d78:	f1be 0f09 	cmp.w	lr, #9
 8009d7c:	d816      	bhi.n	8009dac <_strtol_l.constprop.0+0xa4>
 8009d7e:	4674      	mov	r4, lr
 8009d80:	42a3      	cmp	r3, r4
 8009d82:	dd24      	ble.n	8009dce <_strtol_l.constprop.0+0xc6>
 8009d84:	f1bc 0f00 	cmp.w	ip, #0
 8009d88:	db1e      	blt.n	8009dc8 <_strtol_l.constprop.0+0xc0>
 8009d8a:	45b1      	cmp	r9, r6
 8009d8c:	d31c      	bcc.n	8009dc8 <_strtol_l.constprop.0+0xc0>
 8009d8e:	d101      	bne.n	8009d94 <_strtol_l.constprop.0+0x8c>
 8009d90:	45a2      	cmp	sl, r4
 8009d92:	db19      	blt.n	8009dc8 <_strtol_l.constprop.0+0xc0>
 8009d94:	fb06 4603 	mla	r6, r6, r3, r4
 8009d98:	f04f 0c01 	mov.w	ip, #1
 8009d9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009da0:	e7e8      	b.n	8009d74 <_strtol_l.constprop.0+0x6c>
 8009da2:	2c2b      	cmp	r4, #43	; 0x2b
 8009da4:	bf04      	itt	eq
 8009da6:	782c      	ldrbeq	r4, [r5, #0]
 8009da8:	1cb5      	addeq	r5, r6, #2
 8009daa:	e7ca      	b.n	8009d42 <_strtol_l.constprop.0+0x3a>
 8009dac:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009db0:	f1be 0f19 	cmp.w	lr, #25
 8009db4:	d801      	bhi.n	8009dba <_strtol_l.constprop.0+0xb2>
 8009db6:	3c37      	subs	r4, #55	; 0x37
 8009db8:	e7e2      	b.n	8009d80 <_strtol_l.constprop.0+0x78>
 8009dba:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009dbe:	f1be 0f19 	cmp.w	lr, #25
 8009dc2:	d804      	bhi.n	8009dce <_strtol_l.constprop.0+0xc6>
 8009dc4:	3c57      	subs	r4, #87	; 0x57
 8009dc6:	e7db      	b.n	8009d80 <_strtol_l.constprop.0+0x78>
 8009dc8:	f04f 3cff 	mov.w	ip, #4294967295
 8009dcc:	e7e6      	b.n	8009d9c <_strtol_l.constprop.0+0x94>
 8009dce:	f1bc 0f00 	cmp.w	ip, #0
 8009dd2:	da05      	bge.n	8009de0 <_strtol_l.constprop.0+0xd8>
 8009dd4:	2322      	movs	r3, #34	; 0x22
 8009dd6:	6003      	str	r3, [r0, #0]
 8009dd8:	4646      	mov	r6, r8
 8009dda:	b942      	cbnz	r2, 8009dee <_strtol_l.constprop.0+0xe6>
 8009ddc:	4630      	mov	r0, r6
 8009dde:	e79e      	b.n	8009d1e <_strtol_l.constprop.0+0x16>
 8009de0:	b107      	cbz	r7, 8009de4 <_strtol_l.constprop.0+0xdc>
 8009de2:	4276      	negs	r6, r6
 8009de4:	2a00      	cmp	r2, #0
 8009de6:	d0f9      	beq.n	8009ddc <_strtol_l.constprop.0+0xd4>
 8009de8:	f1bc 0f00 	cmp.w	ip, #0
 8009dec:	d000      	beq.n	8009df0 <_strtol_l.constprop.0+0xe8>
 8009dee:	1e69      	subs	r1, r5, #1
 8009df0:	6011      	str	r1, [r2, #0]
 8009df2:	e7f3      	b.n	8009ddc <_strtol_l.constprop.0+0xd4>
 8009df4:	2430      	movs	r4, #48	; 0x30
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d1b1      	bne.n	8009d5e <_strtol_l.constprop.0+0x56>
 8009dfa:	2308      	movs	r3, #8
 8009dfc:	e7af      	b.n	8009d5e <_strtol_l.constprop.0+0x56>
 8009dfe:	2c30      	cmp	r4, #48	; 0x30
 8009e00:	d0a5      	beq.n	8009d4e <_strtol_l.constprop.0+0x46>
 8009e02:	230a      	movs	r3, #10
 8009e04:	e7ab      	b.n	8009d5e <_strtol_l.constprop.0+0x56>
 8009e06:	bf00      	nop
 8009e08:	0800e361 	.word	0x0800e361

08009e0c <_strtol_r>:
 8009e0c:	f7ff bf7c 	b.w	8009d08 <_strtol_l.constprop.0>

08009e10 <quorem>:
 8009e10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e14:	6903      	ldr	r3, [r0, #16]
 8009e16:	690c      	ldr	r4, [r1, #16]
 8009e18:	42a3      	cmp	r3, r4
 8009e1a:	4607      	mov	r7, r0
 8009e1c:	f2c0 8081 	blt.w	8009f22 <quorem+0x112>
 8009e20:	3c01      	subs	r4, #1
 8009e22:	f101 0814 	add.w	r8, r1, #20
 8009e26:	f100 0514 	add.w	r5, r0, #20
 8009e2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e2e:	9301      	str	r3, [sp, #4]
 8009e30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e38:	3301      	adds	r3, #1
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009e40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e44:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e48:	d331      	bcc.n	8009eae <quorem+0x9e>
 8009e4a:	f04f 0e00 	mov.w	lr, #0
 8009e4e:	4640      	mov	r0, r8
 8009e50:	46ac      	mov	ip, r5
 8009e52:	46f2      	mov	sl, lr
 8009e54:	f850 2b04 	ldr.w	r2, [r0], #4
 8009e58:	b293      	uxth	r3, r2
 8009e5a:	fb06 e303 	mla	r3, r6, r3, lr
 8009e5e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	ebaa 0303 	sub.w	r3, sl, r3
 8009e68:	f8dc a000 	ldr.w	sl, [ip]
 8009e6c:	0c12      	lsrs	r2, r2, #16
 8009e6e:	fa13 f38a 	uxtah	r3, r3, sl
 8009e72:	fb06 e202 	mla	r2, r6, r2, lr
 8009e76:	9300      	str	r3, [sp, #0]
 8009e78:	9b00      	ldr	r3, [sp, #0]
 8009e7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009e7e:	b292      	uxth	r2, r2
 8009e80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009e84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e88:	f8bd 3000 	ldrh.w	r3, [sp]
 8009e8c:	4581      	cmp	r9, r0
 8009e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e92:	f84c 3b04 	str.w	r3, [ip], #4
 8009e96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009e9a:	d2db      	bcs.n	8009e54 <quorem+0x44>
 8009e9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009ea0:	b92b      	cbnz	r3, 8009eae <quorem+0x9e>
 8009ea2:	9b01      	ldr	r3, [sp, #4]
 8009ea4:	3b04      	subs	r3, #4
 8009ea6:	429d      	cmp	r5, r3
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	d32e      	bcc.n	8009f0a <quorem+0xfa>
 8009eac:	613c      	str	r4, [r7, #16]
 8009eae:	4638      	mov	r0, r7
 8009eb0:	f001 fc82 	bl	800b7b8 <__mcmp>
 8009eb4:	2800      	cmp	r0, #0
 8009eb6:	db24      	blt.n	8009f02 <quorem+0xf2>
 8009eb8:	3601      	adds	r6, #1
 8009eba:	4628      	mov	r0, r5
 8009ebc:	f04f 0c00 	mov.w	ip, #0
 8009ec0:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ec4:	f8d0 e000 	ldr.w	lr, [r0]
 8009ec8:	b293      	uxth	r3, r2
 8009eca:	ebac 0303 	sub.w	r3, ip, r3
 8009ece:	0c12      	lsrs	r2, r2, #16
 8009ed0:	fa13 f38e 	uxtah	r3, r3, lr
 8009ed4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009ed8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ee2:	45c1      	cmp	r9, r8
 8009ee4:	f840 3b04 	str.w	r3, [r0], #4
 8009ee8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009eec:	d2e8      	bcs.n	8009ec0 <quorem+0xb0>
 8009eee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ef2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ef6:	b922      	cbnz	r2, 8009f02 <quorem+0xf2>
 8009ef8:	3b04      	subs	r3, #4
 8009efa:	429d      	cmp	r5, r3
 8009efc:	461a      	mov	r2, r3
 8009efe:	d30a      	bcc.n	8009f16 <quorem+0x106>
 8009f00:	613c      	str	r4, [r7, #16]
 8009f02:	4630      	mov	r0, r6
 8009f04:	b003      	add	sp, #12
 8009f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0a:	6812      	ldr	r2, [r2, #0]
 8009f0c:	3b04      	subs	r3, #4
 8009f0e:	2a00      	cmp	r2, #0
 8009f10:	d1cc      	bne.n	8009eac <quorem+0x9c>
 8009f12:	3c01      	subs	r4, #1
 8009f14:	e7c7      	b.n	8009ea6 <quorem+0x96>
 8009f16:	6812      	ldr	r2, [r2, #0]
 8009f18:	3b04      	subs	r3, #4
 8009f1a:	2a00      	cmp	r2, #0
 8009f1c:	d1f0      	bne.n	8009f00 <quorem+0xf0>
 8009f1e:	3c01      	subs	r4, #1
 8009f20:	e7eb      	b.n	8009efa <quorem+0xea>
 8009f22:	2000      	movs	r0, #0
 8009f24:	e7ee      	b.n	8009f04 <quorem+0xf4>
	...

08009f28 <_dtoa_r>:
 8009f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f2c:	ed2d 8b04 	vpush	{d8-d9}
 8009f30:	ec57 6b10 	vmov	r6, r7, d0
 8009f34:	b093      	sub	sp, #76	; 0x4c
 8009f36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009f38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009f3c:	9106      	str	r1, [sp, #24]
 8009f3e:	ee10 aa10 	vmov	sl, s0
 8009f42:	4604      	mov	r4, r0
 8009f44:	9209      	str	r2, [sp, #36]	; 0x24
 8009f46:	930c      	str	r3, [sp, #48]	; 0x30
 8009f48:	46bb      	mov	fp, r7
 8009f4a:	b975      	cbnz	r5, 8009f6a <_dtoa_r+0x42>
 8009f4c:	2010      	movs	r0, #16
 8009f4e:	f001 f94d 	bl	800b1ec <malloc>
 8009f52:	4602      	mov	r2, r0
 8009f54:	6260      	str	r0, [r4, #36]	; 0x24
 8009f56:	b920      	cbnz	r0, 8009f62 <_dtoa_r+0x3a>
 8009f58:	4ba7      	ldr	r3, [pc, #668]	; (800a1f8 <_dtoa_r+0x2d0>)
 8009f5a:	21ea      	movs	r1, #234	; 0xea
 8009f5c:	48a7      	ldr	r0, [pc, #668]	; (800a1fc <_dtoa_r+0x2d4>)
 8009f5e:	f002 f8ad 	bl	800c0bc <__assert_func>
 8009f62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009f66:	6005      	str	r5, [r0, #0]
 8009f68:	60c5      	str	r5, [r0, #12]
 8009f6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f6c:	6819      	ldr	r1, [r3, #0]
 8009f6e:	b151      	cbz	r1, 8009f86 <_dtoa_r+0x5e>
 8009f70:	685a      	ldr	r2, [r3, #4]
 8009f72:	604a      	str	r2, [r1, #4]
 8009f74:	2301      	movs	r3, #1
 8009f76:	4093      	lsls	r3, r2
 8009f78:	608b      	str	r3, [r1, #8]
 8009f7a:	4620      	mov	r0, r4
 8009f7c:	f001 f990 	bl	800b2a0 <_Bfree>
 8009f80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f82:	2200      	movs	r2, #0
 8009f84:	601a      	str	r2, [r3, #0]
 8009f86:	1e3b      	subs	r3, r7, #0
 8009f88:	bfaa      	itet	ge
 8009f8a:	2300      	movge	r3, #0
 8009f8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009f90:	f8c8 3000 	strge.w	r3, [r8]
 8009f94:	4b9a      	ldr	r3, [pc, #616]	; (800a200 <_dtoa_r+0x2d8>)
 8009f96:	bfbc      	itt	lt
 8009f98:	2201      	movlt	r2, #1
 8009f9a:	f8c8 2000 	strlt.w	r2, [r8]
 8009f9e:	ea33 030b 	bics.w	r3, r3, fp
 8009fa2:	d11b      	bne.n	8009fdc <_dtoa_r+0xb4>
 8009fa4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fa6:	f242 730f 	movw	r3, #9999	; 0x270f
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fb0:	4333      	orrs	r3, r6
 8009fb2:	f000 8592 	beq.w	800aada <_dtoa_r+0xbb2>
 8009fb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fb8:	b963      	cbnz	r3, 8009fd4 <_dtoa_r+0xac>
 8009fba:	4b92      	ldr	r3, [pc, #584]	; (800a204 <_dtoa_r+0x2dc>)
 8009fbc:	e022      	b.n	800a004 <_dtoa_r+0xdc>
 8009fbe:	4b92      	ldr	r3, [pc, #584]	; (800a208 <_dtoa_r+0x2e0>)
 8009fc0:	9301      	str	r3, [sp, #4]
 8009fc2:	3308      	adds	r3, #8
 8009fc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009fc6:	6013      	str	r3, [r2, #0]
 8009fc8:	9801      	ldr	r0, [sp, #4]
 8009fca:	b013      	add	sp, #76	; 0x4c
 8009fcc:	ecbd 8b04 	vpop	{d8-d9}
 8009fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd4:	4b8b      	ldr	r3, [pc, #556]	; (800a204 <_dtoa_r+0x2dc>)
 8009fd6:	9301      	str	r3, [sp, #4]
 8009fd8:	3303      	adds	r3, #3
 8009fda:	e7f3      	b.n	8009fc4 <_dtoa_r+0x9c>
 8009fdc:	2200      	movs	r2, #0
 8009fde:	2300      	movs	r3, #0
 8009fe0:	4650      	mov	r0, sl
 8009fe2:	4659      	mov	r1, fp
 8009fe4:	f7f6 fd78 	bl	8000ad8 <__aeabi_dcmpeq>
 8009fe8:	ec4b ab19 	vmov	d9, sl, fp
 8009fec:	4680      	mov	r8, r0
 8009fee:	b158      	cbz	r0, 800a008 <_dtoa_r+0xe0>
 8009ff0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	6013      	str	r3, [r2, #0]
 8009ff6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f000 856b 	beq.w	800aad4 <_dtoa_r+0xbac>
 8009ffe:	4883      	ldr	r0, [pc, #524]	; (800a20c <_dtoa_r+0x2e4>)
 800a000:	6018      	str	r0, [r3, #0]
 800a002:	1e43      	subs	r3, r0, #1
 800a004:	9301      	str	r3, [sp, #4]
 800a006:	e7df      	b.n	8009fc8 <_dtoa_r+0xa0>
 800a008:	ec4b ab10 	vmov	d0, sl, fp
 800a00c:	aa10      	add	r2, sp, #64	; 0x40
 800a00e:	a911      	add	r1, sp, #68	; 0x44
 800a010:	4620      	mov	r0, r4
 800a012:	f001 fcf3 	bl	800b9fc <__d2b>
 800a016:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a01a:	ee08 0a10 	vmov	s16, r0
 800a01e:	2d00      	cmp	r5, #0
 800a020:	f000 8084 	beq.w	800a12c <_dtoa_r+0x204>
 800a024:	ee19 3a90 	vmov	r3, s19
 800a028:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a02c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a030:	4656      	mov	r6, sl
 800a032:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a036:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a03a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a03e:	4b74      	ldr	r3, [pc, #464]	; (800a210 <_dtoa_r+0x2e8>)
 800a040:	2200      	movs	r2, #0
 800a042:	4630      	mov	r0, r6
 800a044:	4639      	mov	r1, r7
 800a046:	f7f6 f927 	bl	8000298 <__aeabi_dsub>
 800a04a:	a365      	add	r3, pc, #404	; (adr r3, 800a1e0 <_dtoa_r+0x2b8>)
 800a04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a050:	f7f6 fada 	bl	8000608 <__aeabi_dmul>
 800a054:	a364      	add	r3, pc, #400	; (adr r3, 800a1e8 <_dtoa_r+0x2c0>)
 800a056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05a:	f7f6 f91f 	bl	800029c <__adddf3>
 800a05e:	4606      	mov	r6, r0
 800a060:	4628      	mov	r0, r5
 800a062:	460f      	mov	r7, r1
 800a064:	f7f6 fa66 	bl	8000534 <__aeabi_i2d>
 800a068:	a361      	add	r3, pc, #388	; (adr r3, 800a1f0 <_dtoa_r+0x2c8>)
 800a06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a06e:	f7f6 facb 	bl	8000608 <__aeabi_dmul>
 800a072:	4602      	mov	r2, r0
 800a074:	460b      	mov	r3, r1
 800a076:	4630      	mov	r0, r6
 800a078:	4639      	mov	r1, r7
 800a07a:	f7f6 f90f 	bl	800029c <__adddf3>
 800a07e:	4606      	mov	r6, r0
 800a080:	460f      	mov	r7, r1
 800a082:	f7f6 fd71 	bl	8000b68 <__aeabi_d2iz>
 800a086:	2200      	movs	r2, #0
 800a088:	9000      	str	r0, [sp, #0]
 800a08a:	2300      	movs	r3, #0
 800a08c:	4630      	mov	r0, r6
 800a08e:	4639      	mov	r1, r7
 800a090:	f7f6 fd2c 	bl	8000aec <__aeabi_dcmplt>
 800a094:	b150      	cbz	r0, 800a0ac <_dtoa_r+0x184>
 800a096:	9800      	ldr	r0, [sp, #0]
 800a098:	f7f6 fa4c 	bl	8000534 <__aeabi_i2d>
 800a09c:	4632      	mov	r2, r6
 800a09e:	463b      	mov	r3, r7
 800a0a0:	f7f6 fd1a 	bl	8000ad8 <__aeabi_dcmpeq>
 800a0a4:	b910      	cbnz	r0, 800a0ac <_dtoa_r+0x184>
 800a0a6:	9b00      	ldr	r3, [sp, #0]
 800a0a8:	3b01      	subs	r3, #1
 800a0aa:	9300      	str	r3, [sp, #0]
 800a0ac:	9b00      	ldr	r3, [sp, #0]
 800a0ae:	2b16      	cmp	r3, #22
 800a0b0:	d85a      	bhi.n	800a168 <_dtoa_r+0x240>
 800a0b2:	9a00      	ldr	r2, [sp, #0]
 800a0b4:	4b57      	ldr	r3, [pc, #348]	; (800a214 <_dtoa_r+0x2ec>)
 800a0b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0be:	ec51 0b19 	vmov	r0, r1, d9
 800a0c2:	f7f6 fd13 	bl	8000aec <__aeabi_dcmplt>
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	d050      	beq.n	800a16c <_dtoa_r+0x244>
 800a0ca:	9b00      	ldr	r3, [sp, #0]
 800a0cc:	3b01      	subs	r3, #1
 800a0ce:	9300      	str	r3, [sp, #0]
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0d6:	1b5d      	subs	r5, r3, r5
 800a0d8:	1e6b      	subs	r3, r5, #1
 800a0da:	9305      	str	r3, [sp, #20]
 800a0dc:	bf45      	ittet	mi
 800a0de:	f1c5 0301 	rsbmi	r3, r5, #1
 800a0e2:	9304      	strmi	r3, [sp, #16]
 800a0e4:	2300      	movpl	r3, #0
 800a0e6:	2300      	movmi	r3, #0
 800a0e8:	bf4c      	ite	mi
 800a0ea:	9305      	strmi	r3, [sp, #20]
 800a0ec:	9304      	strpl	r3, [sp, #16]
 800a0ee:	9b00      	ldr	r3, [sp, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	db3d      	blt.n	800a170 <_dtoa_r+0x248>
 800a0f4:	9b05      	ldr	r3, [sp, #20]
 800a0f6:	9a00      	ldr	r2, [sp, #0]
 800a0f8:	920a      	str	r2, [sp, #40]	; 0x28
 800a0fa:	4413      	add	r3, r2
 800a0fc:	9305      	str	r3, [sp, #20]
 800a0fe:	2300      	movs	r3, #0
 800a100:	9307      	str	r3, [sp, #28]
 800a102:	9b06      	ldr	r3, [sp, #24]
 800a104:	2b09      	cmp	r3, #9
 800a106:	f200 8089 	bhi.w	800a21c <_dtoa_r+0x2f4>
 800a10a:	2b05      	cmp	r3, #5
 800a10c:	bfc4      	itt	gt
 800a10e:	3b04      	subgt	r3, #4
 800a110:	9306      	strgt	r3, [sp, #24]
 800a112:	9b06      	ldr	r3, [sp, #24]
 800a114:	f1a3 0302 	sub.w	r3, r3, #2
 800a118:	bfcc      	ite	gt
 800a11a:	2500      	movgt	r5, #0
 800a11c:	2501      	movle	r5, #1
 800a11e:	2b03      	cmp	r3, #3
 800a120:	f200 8087 	bhi.w	800a232 <_dtoa_r+0x30a>
 800a124:	e8df f003 	tbb	[pc, r3]
 800a128:	59383a2d 	.word	0x59383a2d
 800a12c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a130:	441d      	add	r5, r3
 800a132:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a136:	2b20      	cmp	r3, #32
 800a138:	bfc1      	itttt	gt
 800a13a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a13e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a142:	fa0b f303 	lslgt.w	r3, fp, r3
 800a146:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a14a:	bfda      	itte	le
 800a14c:	f1c3 0320 	rsble	r3, r3, #32
 800a150:	fa06 f003 	lslle.w	r0, r6, r3
 800a154:	4318      	orrgt	r0, r3
 800a156:	f7f6 f9dd 	bl	8000514 <__aeabi_ui2d>
 800a15a:	2301      	movs	r3, #1
 800a15c:	4606      	mov	r6, r0
 800a15e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a162:	3d01      	subs	r5, #1
 800a164:	930e      	str	r3, [sp, #56]	; 0x38
 800a166:	e76a      	b.n	800a03e <_dtoa_r+0x116>
 800a168:	2301      	movs	r3, #1
 800a16a:	e7b2      	b.n	800a0d2 <_dtoa_r+0x1aa>
 800a16c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a16e:	e7b1      	b.n	800a0d4 <_dtoa_r+0x1ac>
 800a170:	9b04      	ldr	r3, [sp, #16]
 800a172:	9a00      	ldr	r2, [sp, #0]
 800a174:	1a9b      	subs	r3, r3, r2
 800a176:	9304      	str	r3, [sp, #16]
 800a178:	4253      	negs	r3, r2
 800a17a:	9307      	str	r3, [sp, #28]
 800a17c:	2300      	movs	r3, #0
 800a17e:	930a      	str	r3, [sp, #40]	; 0x28
 800a180:	e7bf      	b.n	800a102 <_dtoa_r+0x1da>
 800a182:	2300      	movs	r3, #0
 800a184:	9308      	str	r3, [sp, #32]
 800a186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a188:	2b00      	cmp	r3, #0
 800a18a:	dc55      	bgt.n	800a238 <_dtoa_r+0x310>
 800a18c:	2301      	movs	r3, #1
 800a18e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a192:	461a      	mov	r2, r3
 800a194:	9209      	str	r2, [sp, #36]	; 0x24
 800a196:	e00c      	b.n	800a1b2 <_dtoa_r+0x28a>
 800a198:	2301      	movs	r3, #1
 800a19a:	e7f3      	b.n	800a184 <_dtoa_r+0x25c>
 800a19c:	2300      	movs	r3, #0
 800a19e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1a0:	9308      	str	r3, [sp, #32]
 800a1a2:	9b00      	ldr	r3, [sp, #0]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	9302      	str	r3, [sp, #8]
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	9303      	str	r3, [sp, #12]
 800a1ae:	bfb8      	it	lt
 800a1b0:	2301      	movlt	r3, #1
 800a1b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	6042      	str	r2, [r0, #4]
 800a1b8:	2204      	movs	r2, #4
 800a1ba:	f102 0614 	add.w	r6, r2, #20
 800a1be:	429e      	cmp	r6, r3
 800a1c0:	6841      	ldr	r1, [r0, #4]
 800a1c2:	d93d      	bls.n	800a240 <_dtoa_r+0x318>
 800a1c4:	4620      	mov	r0, r4
 800a1c6:	f001 f82b 	bl	800b220 <_Balloc>
 800a1ca:	9001      	str	r0, [sp, #4]
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	d13b      	bne.n	800a248 <_dtoa_r+0x320>
 800a1d0:	4b11      	ldr	r3, [pc, #68]	; (800a218 <_dtoa_r+0x2f0>)
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a1d8:	e6c0      	b.n	8009f5c <_dtoa_r+0x34>
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e7df      	b.n	800a19e <_dtoa_r+0x276>
 800a1de:	bf00      	nop
 800a1e0:	636f4361 	.word	0x636f4361
 800a1e4:	3fd287a7 	.word	0x3fd287a7
 800a1e8:	8b60c8b3 	.word	0x8b60c8b3
 800a1ec:	3fc68a28 	.word	0x3fc68a28
 800a1f0:	509f79fb 	.word	0x509f79fb
 800a1f4:	3fd34413 	.word	0x3fd34413
 800a1f8:	0800e46e 	.word	0x0800e46e
 800a1fc:	0800e485 	.word	0x0800e485
 800a200:	7ff00000 	.word	0x7ff00000
 800a204:	0800e46a 	.word	0x0800e46a
 800a208:	0800e461 	.word	0x0800e461
 800a20c:	0800e2e5 	.word	0x0800e2e5
 800a210:	3ff80000 	.word	0x3ff80000
 800a214:	0800e5f0 	.word	0x0800e5f0
 800a218:	0800e4e0 	.word	0x0800e4e0
 800a21c:	2501      	movs	r5, #1
 800a21e:	2300      	movs	r3, #0
 800a220:	9306      	str	r3, [sp, #24]
 800a222:	9508      	str	r5, [sp, #32]
 800a224:	f04f 33ff 	mov.w	r3, #4294967295
 800a228:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a22c:	2200      	movs	r2, #0
 800a22e:	2312      	movs	r3, #18
 800a230:	e7b0      	b.n	800a194 <_dtoa_r+0x26c>
 800a232:	2301      	movs	r3, #1
 800a234:	9308      	str	r3, [sp, #32]
 800a236:	e7f5      	b.n	800a224 <_dtoa_r+0x2fc>
 800a238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a23a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a23e:	e7b8      	b.n	800a1b2 <_dtoa_r+0x28a>
 800a240:	3101      	adds	r1, #1
 800a242:	6041      	str	r1, [r0, #4]
 800a244:	0052      	lsls	r2, r2, #1
 800a246:	e7b8      	b.n	800a1ba <_dtoa_r+0x292>
 800a248:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a24a:	9a01      	ldr	r2, [sp, #4]
 800a24c:	601a      	str	r2, [r3, #0]
 800a24e:	9b03      	ldr	r3, [sp, #12]
 800a250:	2b0e      	cmp	r3, #14
 800a252:	f200 809d 	bhi.w	800a390 <_dtoa_r+0x468>
 800a256:	2d00      	cmp	r5, #0
 800a258:	f000 809a 	beq.w	800a390 <_dtoa_r+0x468>
 800a25c:	9b00      	ldr	r3, [sp, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	dd32      	ble.n	800a2c8 <_dtoa_r+0x3a0>
 800a262:	4ab7      	ldr	r2, [pc, #732]	; (800a540 <_dtoa_r+0x618>)
 800a264:	f003 030f 	and.w	r3, r3, #15
 800a268:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a26c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a270:	9b00      	ldr	r3, [sp, #0]
 800a272:	05d8      	lsls	r0, r3, #23
 800a274:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a278:	d516      	bpl.n	800a2a8 <_dtoa_r+0x380>
 800a27a:	4bb2      	ldr	r3, [pc, #712]	; (800a544 <_dtoa_r+0x61c>)
 800a27c:	ec51 0b19 	vmov	r0, r1, d9
 800a280:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a284:	f7f6 faea 	bl	800085c <__aeabi_ddiv>
 800a288:	f007 070f 	and.w	r7, r7, #15
 800a28c:	4682      	mov	sl, r0
 800a28e:	468b      	mov	fp, r1
 800a290:	2503      	movs	r5, #3
 800a292:	4eac      	ldr	r6, [pc, #688]	; (800a544 <_dtoa_r+0x61c>)
 800a294:	b957      	cbnz	r7, 800a2ac <_dtoa_r+0x384>
 800a296:	4642      	mov	r2, r8
 800a298:	464b      	mov	r3, r9
 800a29a:	4650      	mov	r0, sl
 800a29c:	4659      	mov	r1, fp
 800a29e:	f7f6 fadd 	bl	800085c <__aeabi_ddiv>
 800a2a2:	4682      	mov	sl, r0
 800a2a4:	468b      	mov	fp, r1
 800a2a6:	e028      	b.n	800a2fa <_dtoa_r+0x3d2>
 800a2a8:	2502      	movs	r5, #2
 800a2aa:	e7f2      	b.n	800a292 <_dtoa_r+0x36a>
 800a2ac:	07f9      	lsls	r1, r7, #31
 800a2ae:	d508      	bpl.n	800a2c2 <_dtoa_r+0x39a>
 800a2b0:	4640      	mov	r0, r8
 800a2b2:	4649      	mov	r1, r9
 800a2b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a2b8:	f7f6 f9a6 	bl	8000608 <__aeabi_dmul>
 800a2bc:	3501      	adds	r5, #1
 800a2be:	4680      	mov	r8, r0
 800a2c0:	4689      	mov	r9, r1
 800a2c2:	107f      	asrs	r7, r7, #1
 800a2c4:	3608      	adds	r6, #8
 800a2c6:	e7e5      	b.n	800a294 <_dtoa_r+0x36c>
 800a2c8:	f000 809b 	beq.w	800a402 <_dtoa_r+0x4da>
 800a2cc:	9b00      	ldr	r3, [sp, #0]
 800a2ce:	4f9d      	ldr	r7, [pc, #628]	; (800a544 <_dtoa_r+0x61c>)
 800a2d0:	425e      	negs	r6, r3
 800a2d2:	4b9b      	ldr	r3, [pc, #620]	; (800a540 <_dtoa_r+0x618>)
 800a2d4:	f006 020f 	and.w	r2, r6, #15
 800a2d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e0:	ec51 0b19 	vmov	r0, r1, d9
 800a2e4:	f7f6 f990 	bl	8000608 <__aeabi_dmul>
 800a2e8:	1136      	asrs	r6, r6, #4
 800a2ea:	4682      	mov	sl, r0
 800a2ec:	468b      	mov	fp, r1
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	2502      	movs	r5, #2
 800a2f2:	2e00      	cmp	r6, #0
 800a2f4:	d17a      	bne.n	800a3ec <_dtoa_r+0x4c4>
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d1d3      	bne.n	800a2a2 <_dtoa_r+0x37a>
 800a2fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	f000 8082 	beq.w	800a406 <_dtoa_r+0x4de>
 800a302:	4b91      	ldr	r3, [pc, #580]	; (800a548 <_dtoa_r+0x620>)
 800a304:	2200      	movs	r2, #0
 800a306:	4650      	mov	r0, sl
 800a308:	4659      	mov	r1, fp
 800a30a:	f7f6 fbef 	bl	8000aec <__aeabi_dcmplt>
 800a30e:	2800      	cmp	r0, #0
 800a310:	d079      	beq.n	800a406 <_dtoa_r+0x4de>
 800a312:	9b03      	ldr	r3, [sp, #12]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d076      	beq.n	800a406 <_dtoa_r+0x4de>
 800a318:	9b02      	ldr	r3, [sp, #8]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	dd36      	ble.n	800a38c <_dtoa_r+0x464>
 800a31e:	9b00      	ldr	r3, [sp, #0]
 800a320:	4650      	mov	r0, sl
 800a322:	4659      	mov	r1, fp
 800a324:	1e5f      	subs	r7, r3, #1
 800a326:	2200      	movs	r2, #0
 800a328:	4b88      	ldr	r3, [pc, #544]	; (800a54c <_dtoa_r+0x624>)
 800a32a:	f7f6 f96d 	bl	8000608 <__aeabi_dmul>
 800a32e:	9e02      	ldr	r6, [sp, #8]
 800a330:	4682      	mov	sl, r0
 800a332:	468b      	mov	fp, r1
 800a334:	3501      	adds	r5, #1
 800a336:	4628      	mov	r0, r5
 800a338:	f7f6 f8fc 	bl	8000534 <__aeabi_i2d>
 800a33c:	4652      	mov	r2, sl
 800a33e:	465b      	mov	r3, fp
 800a340:	f7f6 f962 	bl	8000608 <__aeabi_dmul>
 800a344:	4b82      	ldr	r3, [pc, #520]	; (800a550 <_dtoa_r+0x628>)
 800a346:	2200      	movs	r2, #0
 800a348:	f7f5 ffa8 	bl	800029c <__adddf3>
 800a34c:	46d0      	mov	r8, sl
 800a34e:	46d9      	mov	r9, fp
 800a350:	4682      	mov	sl, r0
 800a352:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a356:	2e00      	cmp	r6, #0
 800a358:	d158      	bne.n	800a40c <_dtoa_r+0x4e4>
 800a35a:	4b7e      	ldr	r3, [pc, #504]	; (800a554 <_dtoa_r+0x62c>)
 800a35c:	2200      	movs	r2, #0
 800a35e:	4640      	mov	r0, r8
 800a360:	4649      	mov	r1, r9
 800a362:	f7f5 ff99 	bl	8000298 <__aeabi_dsub>
 800a366:	4652      	mov	r2, sl
 800a368:	465b      	mov	r3, fp
 800a36a:	4680      	mov	r8, r0
 800a36c:	4689      	mov	r9, r1
 800a36e:	f7f6 fbdb 	bl	8000b28 <__aeabi_dcmpgt>
 800a372:	2800      	cmp	r0, #0
 800a374:	f040 8295 	bne.w	800a8a2 <_dtoa_r+0x97a>
 800a378:	4652      	mov	r2, sl
 800a37a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a37e:	4640      	mov	r0, r8
 800a380:	4649      	mov	r1, r9
 800a382:	f7f6 fbb3 	bl	8000aec <__aeabi_dcmplt>
 800a386:	2800      	cmp	r0, #0
 800a388:	f040 8289 	bne.w	800a89e <_dtoa_r+0x976>
 800a38c:	ec5b ab19 	vmov	sl, fp, d9
 800a390:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a392:	2b00      	cmp	r3, #0
 800a394:	f2c0 8148 	blt.w	800a628 <_dtoa_r+0x700>
 800a398:	9a00      	ldr	r2, [sp, #0]
 800a39a:	2a0e      	cmp	r2, #14
 800a39c:	f300 8144 	bgt.w	800a628 <_dtoa_r+0x700>
 800a3a0:	4b67      	ldr	r3, [pc, #412]	; (800a540 <_dtoa_r+0x618>)
 800a3a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a3aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	f280 80d5 	bge.w	800a55c <_dtoa_r+0x634>
 800a3b2:	9b03      	ldr	r3, [sp, #12]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f300 80d1 	bgt.w	800a55c <_dtoa_r+0x634>
 800a3ba:	f040 826f 	bne.w	800a89c <_dtoa_r+0x974>
 800a3be:	4b65      	ldr	r3, [pc, #404]	; (800a554 <_dtoa_r+0x62c>)
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	4640      	mov	r0, r8
 800a3c4:	4649      	mov	r1, r9
 800a3c6:	f7f6 f91f 	bl	8000608 <__aeabi_dmul>
 800a3ca:	4652      	mov	r2, sl
 800a3cc:	465b      	mov	r3, fp
 800a3ce:	f7f6 fba1 	bl	8000b14 <__aeabi_dcmpge>
 800a3d2:	9e03      	ldr	r6, [sp, #12]
 800a3d4:	4637      	mov	r7, r6
 800a3d6:	2800      	cmp	r0, #0
 800a3d8:	f040 8245 	bne.w	800a866 <_dtoa_r+0x93e>
 800a3dc:	9d01      	ldr	r5, [sp, #4]
 800a3de:	2331      	movs	r3, #49	; 0x31
 800a3e0:	f805 3b01 	strb.w	r3, [r5], #1
 800a3e4:	9b00      	ldr	r3, [sp, #0]
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	e240      	b.n	800a86e <_dtoa_r+0x946>
 800a3ec:	07f2      	lsls	r2, r6, #31
 800a3ee:	d505      	bpl.n	800a3fc <_dtoa_r+0x4d4>
 800a3f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3f4:	f7f6 f908 	bl	8000608 <__aeabi_dmul>
 800a3f8:	3501      	adds	r5, #1
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	1076      	asrs	r6, r6, #1
 800a3fe:	3708      	adds	r7, #8
 800a400:	e777      	b.n	800a2f2 <_dtoa_r+0x3ca>
 800a402:	2502      	movs	r5, #2
 800a404:	e779      	b.n	800a2fa <_dtoa_r+0x3d2>
 800a406:	9f00      	ldr	r7, [sp, #0]
 800a408:	9e03      	ldr	r6, [sp, #12]
 800a40a:	e794      	b.n	800a336 <_dtoa_r+0x40e>
 800a40c:	9901      	ldr	r1, [sp, #4]
 800a40e:	4b4c      	ldr	r3, [pc, #304]	; (800a540 <_dtoa_r+0x618>)
 800a410:	4431      	add	r1, r6
 800a412:	910d      	str	r1, [sp, #52]	; 0x34
 800a414:	9908      	ldr	r1, [sp, #32]
 800a416:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a41a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a41e:	2900      	cmp	r1, #0
 800a420:	d043      	beq.n	800a4aa <_dtoa_r+0x582>
 800a422:	494d      	ldr	r1, [pc, #308]	; (800a558 <_dtoa_r+0x630>)
 800a424:	2000      	movs	r0, #0
 800a426:	f7f6 fa19 	bl	800085c <__aeabi_ddiv>
 800a42a:	4652      	mov	r2, sl
 800a42c:	465b      	mov	r3, fp
 800a42e:	f7f5 ff33 	bl	8000298 <__aeabi_dsub>
 800a432:	9d01      	ldr	r5, [sp, #4]
 800a434:	4682      	mov	sl, r0
 800a436:	468b      	mov	fp, r1
 800a438:	4649      	mov	r1, r9
 800a43a:	4640      	mov	r0, r8
 800a43c:	f7f6 fb94 	bl	8000b68 <__aeabi_d2iz>
 800a440:	4606      	mov	r6, r0
 800a442:	f7f6 f877 	bl	8000534 <__aeabi_i2d>
 800a446:	4602      	mov	r2, r0
 800a448:	460b      	mov	r3, r1
 800a44a:	4640      	mov	r0, r8
 800a44c:	4649      	mov	r1, r9
 800a44e:	f7f5 ff23 	bl	8000298 <__aeabi_dsub>
 800a452:	3630      	adds	r6, #48	; 0x30
 800a454:	f805 6b01 	strb.w	r6, [r5], #1
 800a458:	4652      	mov	r2, sl
 800a45a:	465b      	mov	r3, fp
 800a45c:	4680      	mov	r8, r0
 800a45e:	4689      	mov	r9, r1
 800a460:	f7f6 fb44 	bl	8000aec <__aeabi_dcmplt>
 800a464:	2800      	cmp	r0, #0
 800a466:	d163      	bne.n	800a530 <_dtoa_r+0x608>
 800a468:	4642      	mov	r2, r8
 800a46a:	464b      	mov	r3, r9
 800a46c:	4936      	ldr	r1, [pc, #216]	; (800a548 <_dtoa_r+0x620>)
 800a46e:	2000      	movs	r0, #0
 800a470:	f7f5 ff12 	bl	8000298 <__aeabi_dsub>
 800a474:	4652      	mov	r2, sl
 800a476:	465b      	mov	r3, fp
 800a478:	f7f6 fb38 	bl	8000aec <__aeabi_dcmplt>
 800a47c:	2800      	cmp	r0, #0
 800a47e:	f040 80b5 	bne.w	800a5ec <_dtoa_r+0x6c4>
 800a482:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a484:	429d      	cmp	r5, r3
 800a486:	d081      	beq.n	800a38c <_dtoa_r+0x464>
 800a488:	4b30      	ldr	r3, [pc, #192]	; (800a54c <_dtoa_r+0x624>)
 800a48a:	2200      	movs	r2, #0
 800a48c:	4650      	mov	r0, sl
 800a48e:	4659      	mov	r1, fp
 800a490:	f7f6 f8ba 	bl	8000608 <__aeabi_dmul>
 800a494:	4b2d      	ldr	r3, [pc, #180]	; (800a54c <_dtoa_r+0x624>)
 800a496:	4682      	mov	sl, r0
 800a498:	468b      	mov	fp, r1
 800a49a:	4640      	mov	r0, r8
 800a49c:	4649      	mov	r1, r9
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f7f6 f8b2 	bl	8000608 <__aeabi_dmul>
 800a4a4:	4680      	mov	r8, r0
 800a4a6:	4689      	mov	r9, r1
 800a4a8:	e7c6      	b.n	800a438 <_dtoa_r+0x510>
 800a4aa:	4650      	mov	r0, sl
 800a4ac:	4659      	mov	r1, fp
 800a4ae:	f7f6 f8ab 	bl	8000608 <__aeabi_dmul>
 800a4b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4b4:	9d01      	ldr	r5, [sp, #4]
 800a4b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4b8:	4682      	mov	sl, r0
 800a4ba:	468b      	mov	fp, r1
 800a4bc:	4649      	mov	r1, r9
 800a4be:	4640      	mov	r0, r8
 800a4c0:	f7f6 fb52 	bl	8000b68 <__aeabi_d2iz>
 800a4c4:	4606      	mov	r6, r0
 800a4c6:	f7f6 f835 	bl	8000534 <__aeabi_i2d>
 800a4ca:	3630      	adds	r6, #48	; 0x30
 800a4cc:	4602      	mov	r2, r0
 800a4ce:	460b      	mov	r3, r1
 800a4d0:	4640      	mov	r0, r8
 800a4d2:	4649      	mov	r1, r9
 800a4d4:	f7f5 fee0 	bl	8000298 <__aeabi_dsub>
 800a4d8:	f805 6b01 	strb.w	r6, [r5], #1
 800a4dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4de:	429d      	cmp	r5, r3
 800a4e0:	4680      	mov	r8, r0
 800a4e2:	4689      	mov	r9, r1
 800a4e4:	f04f 0200 	mov.w	r2, #0
 800a4e8:	d124      	bne.n	800a534 <_dtoa_r+0x60c>
 800a4ea:	4b1b      	ldr	r3, [pc, #108]	; (800a558 <_dtoa_r+0x630>)
 800a4ec:	4650      	mov	r0, sl
 800a4ee:	4659      	mov	r1, fp
 800a4f0:	f7f5 fed4 	bl	800029c <__adddf3>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	460b      	mov	r3, r1
 800a4f8:	4640      	mov	r0, r8
 800a4fa:	4649      	mov	r1, r9
 800a4fc:	f7f6 fb14 	bl	8000b28 <__aeabi_dcmpgt>
 800a500:	2800      	cmp	r0, #0
 800a502:	d173      	bne.n	800a5ec <_dtoa_r+0x6c4>
 800a504:	4652      	mov	r2, sl
 800a506:	465b      	mov	r3, fp
 800a508:	4913      	ldr	r1, [pc, #76]	; (800a558 <_dtoa_r+0x630>)
 800a50a:	2000      	movs	r0, #0
 800a50c:	f7f5 fec4 	bl	8000298 <__aeabi_dsub>
 800a510:	4602      	mov	r2, r0
 800a512:	460b      	mov	r3, r1
 800a514:	4640      	mov	r0, r8
 800a516:	4649      	mov	r1, r9
 800a518:	f7f6 fae8 	bl	8000aec <__aeabi_dcmplt>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	f43f af35 	beq.w	800a38c <_dtoa_r+0x464>
 800a522:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a524:	1e6b      	subs	r3, r5, #1
 800a526:	930f      	str	r3, [sp, #60]	; 0x3c
 800a528:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a52c:	2b30      	cmp	r3, #48	; 0x30
 800a52e:	d0f8      	beq.n	800a522 <_dtoa_r+0x5fa>
 800a530:	9700      	str	r7, [sp, #0]
 800a532:	e049      	b.n	800a5c8 <_dtoa_r+0x6a0>
 800a534:	4b05      	ldr	r3, [pc, #20]	; (800a54c <_dtoa_r+0x624>)
 800a536:	f7f6 f867 	bl	8000608 <__aeabi_dmul>
 800a53a:	4680      	mov	r8, r0
 800a53c:	4689      	mov	r9, r1
 800a53e:	e7bd      	b.n	800a4bc <_dtoa_r+0x594>
 800a540:	0800e5f0 	.word	0x0800e5f0
 800a544:	0800e5c8 	.word	0x0800e5c8
 800a548:	3ff00000 	.word	0x3ff00000
 800a54c:	40240000 	.word	0x40240000
 800a550:	401c0000 	.word	0x401c0000
 800a554:	40140000 	.word	0x40140000
 800a558:	3fe00000 	.word	0x3fe00000
 800a55c:	9d01      	ldr	r5, [sp, #4]
 800a55e:	4656      	mov	r6, sl
 800a560:	465f      	mov	r7, fp
 800a562:	4642      	mov	r2, r8
 800a564:	464b      	mov	r3, r9
 800a566:	4630      	mov	r0, r6
 800a568:	4639      	mov	r1, r7
 800a56a:	f7f6 f977 	bl	800085c <__aeabi_ddiv>
 800a56e:	f7f6 fafb 	bl	8000b68 <__aeabi_d2iz>
 800a572:	4682      	mov	sl, r0
 800a574:	f7f5 ffde 	bl	8000534 <__aeabi_i2d>
 800a578:	4642      	mov	r2, r8
 800a57a:	464b      	mov	r3, r9
 800a57c:	f7f6 f844 	bl	8000608 <__aeabi_dmul>
 800a580:	4602      	mov	r2, r0
 800a582:	460b      	mov	r3, r1
 800a584:	4630      	mov	r0, r6
 800a586:	4639      	mov	r1, r7
 800a588:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a58c:	f7f5 fe84 	bl	8000298 <__aeabi_dsub>
 800a590:	f805 6b01 	strb.w	r6, [r5], #1
 800a594:	9e01      	ldr	r6, [sp, #4]
 800a596:	9f03      	ldr	r7, [sp, #12]
 800a598:	1bae      	subs	r6, r5, r6
 800a59a:	42b7      	cmp	r7, r6
 800a59c:	4602      	mov	r2, r0
 800a59e:	460b      	mov	r3, r1
 800a5a0:	d135      	bne.n	800a60e <_dtoa_r+0x6e6>
 800a5a2:	f7f5 fe7b 	bl	800029c <__adddf3>
 800a5a6:	4642      	mov	r2, r8
 800a5a8:	464b      	mov	r3, r9
 800a5aa:	4606      	mov	r6, r0
 800a5ac:	460f      	mov	r7, r1
 800a5ae:	f7f6 fabb 	bl	8000b28 <__aeabi_dcmpgt>
 800a5b2:	b9d0      	cbnz	r0, 800a5ea <_dtoa_r+0x6c2>
 800a5b4:	4642      	mov	r2, r8
 800a5b6:	464b      	mov	r3, r9
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	4639      	mov	r1, r7
 800a5bc:	f7f6 fa8c 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5c0:	b110      	cbz	r0, 800a5c8 <_dtoa_r+0x6a0>
 800a5c2:	f01a 0f01 	tst.w	sl, #1
 800a5c6:	d110      	bne.n	800a5ea <_dtoa_r+0x6c2>
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	ee18 1a10 	vmov	r1, s16
 800a5ce:	f000 fe67 	bl	800b2a0 <_Bfree>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	9800      	ldr	r0, [sp, #0]
 800a5d6:	702b      	strb	r3, [r5, #0]
 800a5d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5da:	3001      	adds	r0, #1
 800a5dc:	6018      	str	r0, [r3, #0]
 800a5de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f43f acf1 	beq.w	8009fc8 <_dtoa_r+0xa0>
 800a5e6:	601d      	str	r5, [r3, #0]
 800a5e8:	e4ee      	b.n	8009fc8 <_dtoa_r+0xa0>
 800a5ea:	9f00      	ldr	r7, [sp, #0]
 800a5ec:	462b      	mov	r3, r5
 800a5ee:	461d      	mov	r5, r3
 800a5f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a5f4:	2a39      	cmp	r2, #57	; 0x39
 800a5f6:	d106      	bne.n	800a606 <_dtoa_r+0x6de>
 800a5f8:	9a01      	ldr	r2, [sp, #4]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	d1f7      	bne.n	800a5ee <_dtoa_r+0x6c6>
 800a5fe:	9901      	ldr	r1, [sp, #4]
 800a600:	2230      	movs	r2, #48	; 0x30
 800a602:	3701      	adds	r7, #1
 800a604:	700a      	strb	r2, [r1, #0]
 800a606:	781a      	ldrb	r2, [r3, #0]
 800a608:	3201      	adds	r2, #1
 800a60a:	701a      	strb	r2, [r3, #0]
 800a60c:	e790      	b.n	800a530 <_dtoa_r+0x608>
 800a60e:	4ba6      	ldr	r3, [pc, #664]	; (800a8a8 <_dtoa_r+0x980>)
 800a610:	2200      	movs	r2, #0
 800a612:	f7f5 fff9 	bl	8000608 <__aeabi_dmul>
 800a616:	2200      	movs	r2, #0
 800a618:	2300      	movs	r3, #0
 800a61a:	4606      	mov	r6, r0
 800a61c:	460f      	mov	r7, r1
 800a61e:	f7f6 fa5b 	bl	8000ad8 <__aeabi_dcmpeq>
 800a622:	2800      	cmp	r0, #0
 800a624:	d09d      	beq.n	800a562 <_dtoa_r+0x63a>
 800a626:	e7cf      	b.n	800a5c8 <_dtoa_r+0x6a0>
 800a628:	9a08      	ldr	r2, [sp, #32]
 800a62a:	2a00      	cmp	r2, #0
 800a62c:	f000 80d7 	beq.w	800a7de <_dtoa_r+0x8b6>
 800a630:	9a06      	ldr	r2, [sp, #24]
 800a632:	2a01      	cmp	r2, #1
 800a634:	f300 80ba 	bgt.w	800a7ac <_dtoa_r+0x884>
 800a638:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a63a:	2a00      	cmp	r2, #0
 800a63c:	f000 80b2 	beq.w	800a7a4 <_dtoa_r+0x87c>
 800a640:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a644:	9e07      	ldr	r6, [sp, #28]
 800a646:	9d04      	ldr	r5, [sp, #16]
 800a648:	9a04      	ldr	r2, [sp, #16]
 800a64a:	441a      	add	r2, r3
 800a64c:	9204      	str	r2, [sp, #16]
 800a64e:	9a05      	ldr	r2, [sp, #20]
 800a650:	2101      	movs	r1, #1
 800a652:	441a      	add	r2, r3
 800a654:	4620      	mov	r0, r4
 800a656:	9205      	str	r2, [sp, #20]
 800a658:	f000 ff24 	bl	800b4a4 <__i2b>
 800a65c:	4607      	mov	r7, r0
 800a65e:	2d00      	cmp	r5, #0
 800a660:	dd0c      	ble.n	800a67c <_dtoa_r+0x754>
 800a662:	9b05      	ldr	r3, [sp, #20]
 800a664:	2b00      	cmp	r3, #0
 800a666:	dd09      	ble.n	800a67c <_dtoa_r+0x754>
 800a668:	42ab      	cmp	r3, r5
 800a66a:	9a04      	ldr	r2, [sp, #16]
 800a66c:	bfa8      	it	ge
 800a66e:	462b      	movge	r3, r5
 800a670:	1ad2      	subs	r2, r2, r3
 800a672:	9204      	str	r2, [sp, #16]
 800a674:	9a05      	ldr	r2, [sp, #20]
 800a676:	1aed      	subs	r5, r5, r3
 800a678:	1ad3      	subs	r3, r2, r3
 800a67a:	9305      	str	r3, [sp, #20]
 800a67c:	9b07      	ldr	r3, [sp, #28]
 800a67e:	b31b      	cbz	r3, 800a6c8 <_dtoa_r+0x7a0>
 800a680:	9b08      	ldr	r3, [sp, #32]
 800a682:	2b00      	cmp	r3, #0
 800a684:	f000 80af 	beq.w	800a7e6 <_dtoa_r+0x8be>
 800a688:	2e00      	cmp	r6, #0
 800a68a:	dd13      	ble.n	800a6b4 <_dtoa_r+0x78c>
 800a68c:	4639      	mov	r1, r7
 800a68e:	4632      	mov	r2, r6
 800a690:	4620      	mov	r0, r4
 800a692:	f000 ffc7 	bl	800b624 <__pow5mult>
 800a696:	ee18 2a10 	vmov	r2, s16
 800a69a:	4601      	mov	r1, r0
 800a69c:	4607      	mov	r7, r0
 800a69e:	4620      	mov	r0, r4
 800a6a0:	f000 ff16 	bl	800b4d0 <__multiply>
 800a6a4:	ee18 1a10 	vmov	r1, s16
 800a6a8:	4680      	mov	r8, r0
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	f000 fdf8 	bl	800b2a0 <_Bfree>
 800a6b0:	ee08 8a10 	vmov	s16, r8
 800a6b4:	9b07      	ldr	r3, [sp, #28]
 800a6b6:	1b9a      	subs	r2, r3, r6
 800a6b8:	d006      	beq.n	800a6c8 <_dtoa_r+0x7a0>
 800a6ba:	ee18 1a10 	vmov	r1, s16
 800a6be:	4620      	mov	r0, r4
 800a6c0:	f000 ffb0 	bl	800b624 <__pow5mult>
 800a6c4:	ee08 0a10 	vmov	s16, r0
 800a6c8:	2101      	movs	r1, #1
 800a6ca:	4620      	mov	r0, r4
 800a6cc:	f000 feea 	bl	800b4a4 <__i2b>
 800a6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	4606      	mov	r6, r0
 800a6d6:	f340 8088 	ble.w	800a7ea <_dtoa_r+0x8c2>
 800a6da:	461a      	mov	r2, r3
 800a6dc:	4601      	mov	r1, r0
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f000 ffa0 	bl	800b624 <__pow5mult>
 800a6e4:	9b06      	ldr	r3, [sp, #24]
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	4606      	mov	r6, r0
 800a6ea:	f340 8081 	ble.w	800a7f0 <_dtoa_r+0x8c8>
 800a6ee:	f04f 0800 	mov.w	r8, #0
 800a6f2:	6933      	ldr	r3, [r6, #16]
 800a6f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a6f8:	6918      	ldr	r0, [r3, #16]
 800a6fa:	f000 fe83 	bl	800b404 <__hi0bits>
 800a6fe:	f1c0 0020 	rsb	r0, r0, #32
 800a702:	9b05      	ldr	r3, [sp, #20]
 800a704:	4418      	add	r0, r3
 800a706:	f010 001f 	ands.w	r0, r0, #31
 800a70a:	f000 8092 	beq.w	800a832 <_dtoa_r+0x90a>
 800a70e:	f1c0 0320 	rsb	r3, r0, #32
 800a712:	2b04      	cmp	r3, #4
 800a714:	f340 808a 	ble.w	800a82c <_dtoa_r+0x904>
 800a718:	f1c0 001c 	rsb	r0, r0, #28
 800a71c:	9b04      	ldr	r3, [sp, #16]
 800a71e:	4403      	add	r3, r0
 800a720:	9304      	str	r3, [sp, #16]
 800a722:	9b05      	ldr	r3, [sp, #20]
 800a724:	4403      	add	r3, r0
 800a726:	4405      	add	r5, r0
 800a728:	9305      	str	r3, [sp, #20]
 800a72a:	9b04      	ldr	r3, [sp, #16]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	dd07      	ble.n	800a740 <_dtoa_r+0x818>
 800a730:	ee18 1a10 	vmov	r1, s16
 800a734:	461a      	mov	r2, r3
 800a736:	4620      	mov	r0, r4
 800a738:	f000 ffce 	bl	800b6d8 <__lshift>
 800a73c:	ee08 0a10 	vmov	s16, r0
 800a740:	9b05      	ldr	r3, [sp, #20]
 800a742:	2b00      	cmp	r3, #0
 800a744:	dd05      	ble.n	800a752 <_dtoa_r+0x82a>
 800a746:	4631      	mov	r1, r6
 800a748:	461a      	mov	r2, r3
 800a74a:	4620      	mov	r0, r4
 800a74c:	f000 ffc4 	bl	800b6d8 <__lshift>
 800a750:	4606      	mov	r6, r0
 800a752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a754:	2b00      	cmp	r3, #0
 800a756:	d06e      	beq.n	800a836 <_dtoa_r+0x90e>
 800a758:	ee18 0a10 	vmov	r0, s16
 800a75c:	4631      	mov	r1, r6
 800a75e:	f001 f82b 	bl	800b7b8 <__mcmp>
 800a762:	2800      	cmp	r0, #0
 800a764:	da67      	bge.n	800a836 <_dtoa_r+0x90e>
 800a766:	9b00      	ldr	r3, [sp, #0]
 800a768:	3b01      	subs	r3, #1
 800a76a:	ee18 1a10 	vmov	r1, s16
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	220a      	movs	r2, #10
 800a772:	2300      	movs	r3, #0
 800a774:	4620      	mov	r0, r4
 800a776:	f000 fdb5 	bl	800b2e4 <__multadd>
 800a77a:	9b08      	ldr	r3, [sp, #32]
 800a77c:	ee08 0a10 	vmov	s16, r0
 800a780:	2b00      	cmp	r3, #0
 800a782:	f000 81b1 	beq.w	800aae8 <_dtoa_r+0xbc0>
 800a786:	2300      	movs	r3, #0
 800a788:	4639      	mov	r1, r7
 800a78a:	220a      	movs	r2, #10
 800a78c:	4620      	mov	r0, r4
 800a78e:	f000 fda9 	bl	800b2e4 <__multadd>
 800a792:	9b02      	ldr	r3, [sp, #8]
 800a794:	2b00      	cmp	r3, #0
 800a796:	4607      	mov	r7, r0
 800a798:	f300 808e 	bgt.w	800a8b8 <_dtoa_r+0x990>
 800a79c:	9b06      	ldr	r3, [sp, #24]
 800a79e:	2b02      	cmp	r3, #2
 800a7a0:	dc51      	bgt.n	800a846 <_dtoa_r+0x91e>
 800a7a2:	e089      	b.n	800a8b8 <_dtoa_r+0x990>
 800a7a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a7aa:	e74b      	b.n	800a644 <_dtoa_r+0x71c>
 800a7ac:	9b03      	ldr	r3, [sp, #12]
 800a7ae:	1e5e      	subs	r6, r3, #1
 800a7b0:	9b07      	ldr	r3, [sp, #28]
 800a7b2:	42b3      	cmp	r3, r6
 800a7b4:	bfbf      	itttt	lt
 800a7b6:	9b07      	ldrlt	r3, [sp, #28]
 800a7b8:	9607      	strlt	r6, [sp, #28]
 800a7ba:	1af2      	sublt	r2, r6, r3
 800a7bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a7be:	bfb6      	itet	lt
 800a7c0:	189b      	addlt	r3, r3, r2
 800a7c2:	1b9e      	subge	r6, r3, r6
 800a7c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a7c6:	9b03      	ldr	r3, [sp, #12]
 800a7c8:	bfb8      	it	lt
 800a7ca:	2600      	movlt	r6, #0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	bfb7      	itett	lt
 800a7d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a7d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a7d8:	1a9d      	sublt	r5, r3, r2
 800a7da:	2300      	movlt	r3, #0
 800a7dc:	e734      	b.n	800a648 <_dtoa_r+0x720>
 800a7de:	9e07      	ldr	r6, [sp, #28]
 800a7e0:	9d04      	ldr	r5, [sp, #16]
 800a7e2:	9f08      	ldr	r7, [sp, #32]
 800a7e4:	e73b      	b.n	800a65e <_dtoa_r+0x736>
 800a7e6:	9a07      	ldr	r2, [sp, #28]
 800a7e8:	e767      	b.n	800a6ba <_dtoa_r+0x792>
 800a7ea:	9b06      	ldr	r3, [sp, #24]
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	dc18      	bgt.n	800a822 <_dtoa_r+0x8fa>
 800a7f0:	f1ba 0f00 	cmp.w	sl, #0
 800a7f4:	d115      	bne.n	800a822 <_dtoa_r+0x8fa>
 800a7f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7fa:	b993      	cbnz	r3, 800a822 <_dtoa_r+0x8fa>
 800a7fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a800:	0d1b      	lsrs	r3, r3, #20
 800a802:	051b      	lsls	r3, r3, #20
 800a804:	b183      	cbz	r3, 800a828 <_dtoa_r+0x900>
 800a806:	9b04      	ldr	r3, [sp, #16]
 800a808:	3301      	adds	r3, #1
 800a80a:	9304      	str	r3, [sp, #16]
 800a80c:	9b05      	ldr	r3, [sp, #20]
 800a80e:	3301      	adds	r3, #1
 800a810:	9305      	str	r3, [sp, #20]
 800a812:	f04f 0801 	mov.w	r8, #1
 800a816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f47f af6a 	bne.w	800a6f2 <_dtoa_r+0x7ca>
 800a81e:	2001      	movs	r0, #1
 800a820:	e76f      	b.n	800a702 <_dtoa_r+0x7da>
 800a822:	f04f 0800 	mov.w	r8, #0
 800a826:	e7f6      	b.n	800a816 <_dtoa_r+0x8ee>
 800a828:	4698      	mov	r8, r3
 800a82a:	e7f4      	b.n	800a816 <_dtoa_r+0x8ee>
 800a82c:	f43f af7d 	beq.w	800a72a <_dtoa_r+0x802>
 800a830:	4618      	mov	r0, r3
 800a832:	301c      	adds	r0, #28
 800a834:	e772      	b.n	800a71c <_dtoa_r+0x7f4>
 800a836:	9b03      	ldr	r3, [sp, #12]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	dc37      	bgt.n	800a8ac <_dtoa_r+0x984>
 800a83c:	9b06      	ldr	r3, [sp, #24]
 800a83e:	2b02      	cmp	r3, #2
 800a840:	dd34      	ble.n	800a8ac <_dtoa_r+0x984>
 800a842:	9b03      	ldr	r3, [sp, #12]
 800a844:	9302      	str	r3, [sp, #8]
 800a846:	9b02      	ldr	r3, [sp, #8]
 800a848:	b96b      	cbnz	r3, 800a866 <_dtoa_r+0x93e>
 800a84a:	4631      	mov	r1, r6
 800a84c:	2205      	movs	r2, #5
 800a84e:	4620      	mov	r0, r4
 800a850:	f000 fd48 	bl	800b2e4 <__multadd>
 800a854:	4601      	mov	r1, r0
 800a856:	4606      	mov	r6, r0
 800a858:	ee18 0a10 	vmov	r0, s16
 800a85c:	f000 ffac 	bl	800b7b8 <__mcmp>
 800a860:	2800      	cmp	r0, #0
 800a862:	f73f adbb 	bgt.w	800a3dc <_dtoa_r+0x4b4>
 800a866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a868:	9d01      	ldr	r5, [sp, #4]
 800a86a:	43db      	mvns	r3, r3
 800a86c:	9300      	str	r3, [sp, #0]
 800a86e:	f04f 0800 	mov.w	r8, #0
 800a872:	4631      	mov	r1, r6
 800a874:	4620      	mov	r0, r4
 800a876:	f000 fd13 	bl	800b2a0 <_Bfree>
 800a87a:	2f00      	cmp	r7, #0
 800a87c:	f43f aea4 	beq.w	800a5c8 <_dtoa_r+0x6a0>
 800a880:	f1b8 0f00 	cmp.w	r8, #0
 800a884:	d005      	beq.n	800a892 <_dtoa_r+0x96a>
 800a886:	45b8      	cmp	r8, r7
 800a888:	d003      	beq.n	800a892 <_dtoa_r+0x96a>
 800a88a:	4641      	mov	r1, r8
 800a88c:	4620      	mov	r0, r4
 800a88e:	f000 fd07 	bl	800b2a0 <_Bfree>
 800a892:	4639      	mov	r1, r7
 800a894:	4620      	mov	r0, r4
 800a896:	f000 fd03 	bl	800b2a0 <_Bfree>
 800a89a:	e695      	b.n	800a5c8 <_dtoa_r+0x6a0>
 800a89c:	2600      	movs	r6, #0
 800a89e:	4637      	mov	r7, r6
 800a8a0:	e7e1      	b.n	800a866 <_dtoa_r+0x93e>
 800a8a2:	9700      	str	r7, [sp, #0]
 800a8a4:	4637      	mov	r7, r6
 800a8a6:	e599      	b.n	800a3dc <_dtoa_r+0x4b4>
 800a8a8:	40240000 	.word	0x40240000
 800a8ac:	9b08      	ldr	r3, [sp, #32]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	f000 80ca 	beq.w	800aa48 <_dtoa_r+0xb20>
 800a8b4:	9b03      	ldr	r3, [sp, #12]
 800a8b6:	9302      	str	r3, [sp, #8]
 800a8b8:	2d00      	cmp	r5, #0
 800a8ba:	dd05      	ble.n	800a8c8 <_dtoa_r+0x9a0>
 800a8bc:	4639      	mov	r1, r7
 800a8be:	462a      	mov	r2, r5
 800a8c0:	4620      	mov	r0, r4
 800a8c2:	f000 ff09 	bl	800b6d8 <__lshift>
 800a8c6:	4607      	mov	r7, r0
 800a8c8:	f1b8 0f00 	cmp.w	r8, #0
 800a8cc:	d05b      	beq.n	800a986 <_dtoa_r+0xa5e>
 800a8ce:	6879      	ldr	r1, [r7, #4]
 800a8d0:	4620      	mov	r0, r4
 800a8d2:	f000 fca5 	bl	800b220 <_Balloc>
 800a8d6:	4605      	mov	r5, r0
 800a8d8:	b928      	cbnz	r0, 800a8e6 <_dtoa_r+0x9be>
 800a8da:	4b87      	ldr	r3, [pc, #540]	; (800aaf8 <_dtoa_r+0xbd0>)
 800a8dc:	4602      	mov	r2, r0
 800a8de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a8e2:	f7ff bb3b 	b.w	8009f5c <_dtoa_r+0x34>
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	3202      	adds	r2, #2
 800a8ea:	0092      	lsls	r2, r2, #2
 800a8ec:	f107 010c 	add.w	r1, r7, #12
 800a8f0:	300c      	adds	r0, #12
 800a8f2:	f7fd fd2b 	bl	800834c <memcpy>
 800a8f6:	2201      	movs	r2, #1
 800a8f8:	4629      	mov	r1, r5
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	f000 feec 	bl	800b6d8 <__lshift>
 800a900:	9b01      	ldr	r3, [sp, #4]
 800a902:	f103 0901 	add.w	r9, r3, #1
 800a906:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a90a:	4413      	add	r3, r2
 800a90c:	9305      	str	r3, [sp, #20]
 800a90e:	f00a 0301 	and.w	r3, sl, #1
 800a912:	46b8      	mov	r8, r7
 800a914:	9304      	str	r3, [sp, #16]
 800a916:	4607      	mov	r7, r0
 800a918:	4631      	mov	r1, r6
 800a91a:	ee18 0a10 	vmov	r0, s16
 800a91e:	f7ff fa77 	bl	8009e10 <quorem>
 800a922:	4641      	mov	r1, r8
 800a924:	9002      	str	r0, [sp, #8]
 800a926:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a92a:	ee18 0a10 	vmov	r0, s16
 800a92e:	f000 ff43 	bl	800b7b8 <__mcmp>
 800a932:	463a      	mov	r2, r7
 800a934:	9003      	str	r0, [sp, #12]
 800a936:	4631      	mov	r1, r6
 800a938:	4620      	mov	r0, r4
 800a93a:	f000 ff59 	bl	800b7f0 <__mdiff>
 800a93e:	68c2      	ldr	r2, [r0, #12]
 800a940:	f109 3bff 	add.w	fp, r9, #4294967295
 800a944:	4605      	mov	r5, r0
 800a946:	bb02      	cbnz	r2, 800a98a <_dtoa_r+0xa62>
 800a948:	4601      	mov	r1, r0
 800a94a:	ee18 0a10 	vmov	r0, s16
 800a94e:	f000 ff33 	bl	800b7b8 <__mcmp>
 800a952:	4602      	mov	r2, r0
 800a954:	4629      	mov	r1, r5
 800a956:	4620      	mov	r0, r4
 800a958:	9207      	str	r2, [sp, #28]
 800a95a:	f000 fca1 	bl	800b2a0 <_Bfree>
 800a95e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a962:	ea43 0102 	orr.w	r1, r3, r2
 800a966:	9b04      	ldr	r3, [sp, #16]
 800a968:	430b      	orrs	r3, r1
 800a96a:	464d      	mov	r5, r9
 800a96c:	d10f      	bne.n	800a98e <_dtoa_r+0xa66>
 800a96e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a972:	d02a      	beq.n	800a9ca <_dtoa_r+0xaa2>
 800a974:	9b03      	ldr	r3, [sp, #12]
 800a976:	2b00      	cmp	r3, #0
 800a978:	dd02      	ble.n	800a980 <_dtoa_r+0xa58>
 800a97a:	9b02      	ldr	r3, [sp, #8]
 800a97c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a980:	f88b a000 	strb.w	sl, [fp]
 800a984:	e775      	b.n	800a872 <_dtoa_r+0x94a>
 800a986:	4638      	mov	r0, r7
 800a988:	e7ba      	b.n	800a900 <_dtoa_r+0x9d8>
 800a98a:	2201      	movs	r2, #1
 800a98c:	e7e2      	b.n	800a954 <_dtoa_r+0xa2c>
 800a98e:	9b03      	ldr	r3, [sp, #12]
 800a990:	2b00      	cmp	r3, #0
 800a992:	db04      	blt.n	800a99e <_dtoa_r+0xa76>
 800a994:	9906      	ldr	r1, [sp, #24]
 800a996:	430b      	orrs	r3, r1
 800a998:	9904      	ldr	r1, [sp, #16]
 800a99a:	430b      	orrs	r3, r1
 800a99c:	d122      	bne.n	800a9e4 <_dtoa_r+0xabc>
 800a99e:	2a00      	cmp	r2, #0
 800a9a0:	ddee      	ble.n	800a980 <_dtoa_r+0xa58>
 800a9a2:	ee18 1a10 	vmov	r1, s16
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	f000 fe95 	bl	800b6d8 <__lshift>
 800a9ae:	4631      	mov	r1, r6
 800a9b0:	ee08 0a10 	vmov	s16, r0
 800a9b4:	f000 ff00 	bl	800b7b8 <__mcmp>
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	dc03      	bgt.n	800a9c4 <_dtoa_r+0xa9c>
 800a9bc:	d1e0      	bne.n	800a980 <_dtoa_r+0xa58>
 800a9be:	f01a 0f01 	tst.w	sl, #1
 800a9c2:	d0dd      	beq.n	800a980 <_dtoa_r+0xa58>
 800a9c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a9c8:	d1d7      	bne.n	800a97a <_dtoa_r+0xa52>
 800a9ca:	2339      	movs	r3, #57	; 0x39
 800a9cc:	f88b 3000 	strb.w	r3, [fp]
 800a9d0:	462b      	mov	r3, r5
 800a9d2:	461d      	mov	r5, r3
 800a9d4:	3b01      	subs	r3, #1
 800a9d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a9da:	2a39      	cmp	r2, #57	; 0x39
 800a9dc:	d071      	beq.n	800aac2 <_dtoa_r+0xb9a>
 800a9de:	3201      	adds	r2, #1
 800a9e0:	701a      	strb	r2, [r3, #0]
 800a9e2:	e746      	b.n	800a872 <_dtoa_r+0x94a>
 800a9e4:	2a00      	cmp	r2, #0
 800a9e6:	dd07      	ble.n	800a9f8 <_dtoa_r+0xad0>
 800a9e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a9ec:	d0ed      	beq.n	800a9ca <_dtoa_r+0xaa2>
 800a9ee:	f10a 0301 	add.w	r3, sl, #1
 800a9f2:	f88b 3000 	strb.w	r3, [fp]
 800a9f6:	e73c      	b.n	800a872 <_dtoa_r+0x94a>
 800a9f8:	9b05      	ldr	r3, [sp, #20]
 800a9fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a9fe:	4599      	cmp	r9, r3
 800aa00:	d047      	beq.n	800aa92 <_dtoa_r+0xb6a>
 800aa02:	ee18 1a10 	vmov	r1, s16
 800aa06:	2300      	movs	r3, #0
 800aa08:	220a      	movs	r2, #10
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	f000 fc6a 	bl	800b2e4 <__multadd>
 800aa10:	45b8      	cmp	r8, r7
 800aa12:	ee08 0a10 	vmov	s16, r0
 800aa16:	f04f 0300 	mov.w	r3, #0
 800aa1a:	f04f 020a 	mov.w	r2, #10
 800aa1e:	4641      	mov	r1, r8
 800aa20:	4620      	mov	r0, r4
 800aa22:	d106      	bne.n	800aa32 <_dtoa_r+0xb0a>
 800aa24:	f000 fc5e 	bl	800b2e4 <__multadd>
 800aa28:	4680      	mov	r8, r0
 800aa2a:	4607      	mov	r7, r0
 800aa2c:	f109 0901 	add.w	r9, r9, #1
 800aa30:	e772      	b.n	800a918 <_dtoa_r+0x9f0>
 800aa32:	f000 fc57 	bl	800b2e4 <__multadd>
 800aa36:	4639      	mov	r1, r7
 800aa38:	4680      	mov	r8, r0
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	220a      	movs	r2, #10
 800aa3e:	4620      	mov	r0, r4
 800aa40:	f000 fc50 	bl	800b2e4 <__multadd>
 800aa44:	4607      	mov	r7, r0
 800aa46:	e7f1      	b.n	800aa2c <_dtoa_r+0xb04>
 800aa48:	9b03      	ldr	r3, [sp, #12]
 800aa4a:	9302      	str	r3, [sp, #8]
 800aa4c:	9d01      	ldr	r5, [sp, #4]
 800aa4e:	ee18 0a10 	vmov	r0, s16
 800aa52:	4631      	mov	r1, r6
 800aa54:	f7ff f9dc 	bl	8009e10 <quorem>
 800aa58:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aa5c:	9b01      	ldr	r3, [sp, #4]
 800aa5e:	f805 ab01 	strb.w	sl, [r5], #1
 800aa62:	1aea      	subs	r2, r5, r3
 800aa64:	9b02      	ldr	r3, [sp, #8]
 800aa66:	4293      	cmp	r3, r2
 800aa68:	dd09      	ble.n	800aa7e <_dtoa_r+0xb56>
 800aa6a:	ee18 1a10 	vmov	r1, s16
 800aa6e:	2300      	movs	r3, #0
 800aa70:	220a      	movs	r2, #10
 800aa72:	4620      	mov	r0, r4
 800aa74:	f000 fc36 	bl	800b2e4 <__multadd>
 800aa78:	ee08 0a10 	vmov	s16, r0
 800aa7c:	e7e7      	b.n	800aa4e <_dtoa_r+0xb26>
 800aa7e:	9b02      	ldr	r3, [sp, #8]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	bfc8      	it	gt
 800aa84:	461d      	movgt	r5, r3
 800aa86:	9b01      	ldr	r3, [sp, #4]
 800aa88:	bfd8      	it	le
 800aa8a:	2501      	movle	r5, #1
 800aa8c:	441d      	add	r5, r3
 800aa8e:	f04f 0800 	mov.w	r8, #0
 800aa92:	ee18 1a10 	vmov	r1, s16
 800aa96:	2201      	movs	r2, #1
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f000 fe1d 	bl	800b6d8 <__lshift>
 800aa9e:	4631      	mov	r1, r6
 800aaa0:	ee08 0a10 	vmov	s16, r0
 800aaa4:	f000 fe88 	bl	800b7b8 <__mcmp>
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	dc91      	bgt.n	800a9d0 <_dtoa_r+0xaa8>
 800aaac:	d102      	bne.n	800aab4 <_dtoa_r+0xb8c>
 800aaae:	f01a 0f01 	tst.w	sl, #1
 800aab2:	d18d      	bne.n	800a9d0 <_dtoa_r+0xaa8>
 800aab4:	462b      	mov	r3, r5
 800aab6:	461d      	mov	r5, r3
 800aab8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aabc:	2a30      	cmp	r2, #48	; 0x30
 800aabe:	d0fa      	beq.n	800aab6 <_dtoa_r+0xb8e>
 800aac0:	e6d7      	b.n	800a872 <_dtoa_r+0x94a>
 800aac2:	9a01      	ldr	r2, [sp, #4]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d184      	bne.n	800a9d2 <_dtoa_r+0xaaa>
 800aac8:	9b00      	ldr	r3, [sp, #0]
 800aaca:	3301      	adds	r3, #1
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	2331      	movs	r3, #49	; 0x31
 800aad0:	7013      	strb	r3, [r2, #0]
 800aad2:	e6ce      	b.n	800a872 <_dtoa_r+0x94a>
 800aad4:	4b09      	ldr	r3, [pc, #36]	; (800aafc <_dtoa_r+0xbd4>)
 800aad6:	f7ff ba95 	b.w	800a004 <_dtoa_r+0xdc>
 800aada:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aadc:	2b00      	cmp	r3, #0
 800aade:	f47f aa6e 	bne.w	8009fbe <_dtoa_r+0x96>
 800aae2:	4b07      	ldr	r3, [pc, #28]	; (800ab00 <_dtoa_r+0xbd8>)
 800aae4:	f7ff ba8e 	b.w	800a004 <_dtoa_r+0xdc>
 800aae8:	9b02      	ldr	r3, [sp, #8]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	dcae      	bgt.n	800aa4c <_dtoa_r+0xb24>
 800aaee:	9b06      	ldr	r3, [sp, #24]
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	f73f aea8 	bgt.w	800a846 <_dtoa_r+0x91e>
 800aaf6:	e7a9      	b.n	800aa4c <_dtoa_r+0xb24>
 800aaf8:	0800e4e0 	.word	0x0800e4e0
 800aafc:	0800e2e4 	.word	0x0800e2e4
 800ab00:	0800e461 	.word	0x0800e461

0800ab04 <rshift>:
 800ab04:	6903      	ldr	r3, [r0, #16]
 800ab06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ab0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ab12:	f100 0414 	add.w	r4, r0, #20
 800ab16:	dd45      	ble.n	800aba4 <rshift+0xa0>
 800ab18:	f011 011f 	ands.w	r1, r1, #31
 800ab1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ab20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ab24:	d10c      	bne.n	800ab40 <rshift+0x3c>
 800ab26:	f100 0710 	add.w	r7, r0, #16
 800ab2a:	4629      	mov	r1, r5
 800ab2c:	42b1      	cmp	r1, r6
 800ab2e:	d334      	bcc.n	800ab9a <rshift+0x96>
 800ab30:	1a9b      	subs	r3, r3, r2
 800ab32:	009b      	lsls	r3, r3, #2
 800ab34:	1eea      	subs	r2, r5, #3
 800ab36:	4296      	cmp	r6, r2
 800ab38:	bf38      	it	cc
 800ab3a:	2300      	movcc	r3, #0
 800ab3c:	4423      	add	r3, r4
 800ab3e:	e015      	b.n	800ab6c <rshift+0x68>
 800ab40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ab44:	f1c1 0820 	rsb	r8, r1, #32
 800ab48:	40cf      	lsrs	r7, r1
 800ab4a:	f105 0e04 	add.w	lr, r5, #4
 800ab4e:	46a1      	mov	r9, r4
 800ab50:	4576      	cmp	r6, lr
 800ab52:	46f4      	mov	ip, lr
 800ab54:	d815      	bhi.n	800ab82 <rshift+0x7e>
 800ab56:	1a9a      	subs	r2, r3, r2
 800ab58:	0092      	lsls	r2, r2, #2
 800ab5a:	3a04      	subs	r2, #4
 800ab5c:	3501      	adds	r5, #1
 800ab5e:	42ae      	cmp	r6, r5
 800ab60:	bf38      	it	cc
 800ab62:	2200      	movcc	r2, #0
 800ab64:	18a3      	adds	r3, r4, r2
 800ab66:	50a7      	str	r7, [r4, r2]
 800ab68:	b107      	cbz	r7, 800ab6c <rshift+0x68>
 800ab6a:	3304      	adds	r3, #4
 800ab6c:	1b1a      	subs	r2, r3, r4
 800ab6e:	42a3      	cmp	r3, r4
 800ab70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ab74:	bf08      	it	eq
 800ab76:	2300      	moveq	r3, #0
 800ab78:	6102      	str	r2, [r0, #16]
 800ab7a:	bf08      	it	eq
 800ab7c:	6143      	streq	r3, [r0, #20]
 800ab7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab82:	f8dc c000 	ldr.w	ip, [ip]
 800ab86:	fa0c fc08 	lsl.w	ip, ip, r8
 800ab8a:	ea4c 0707 	orr.w	r7, ip, r7
 800ab8e:	f849 7b04 	str.w	r7, [r9], #4
 800ab92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab96:	40cf      	lsrs	r7, r1
 800ab98:	e7da      	b.n	800ab50 <rshift+0x4c>
 800ab9a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ab9e:	f847 cf04 	str.w	ip, [r7, #4]!
 800aba2:	e7c3      	b.n	800ab2c <rshift+0x28>
 800aba4:	4623      	mov	r3, r4
 800aba6:	e7e1      	b.n	800ab6c <rshift+0x68>

0800aba8 <__hexdig_fun>:
 800aba8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800abac:	2b09      	cmp	r3, #9
 800abae:	d802      	bhi.n	800abb6 <__hexdig_fun+0xe>
 800abb0:	3820      	subs	r0, #32
 800abb2:	b2c0      	uxtb	r0, r0
 800abb4:	4770      	bx	lr
 800abb6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800abba:	2b05      	cmp	r3, #5
 800abbc:	d801      	bhi.n	800abc2 <__hexdig_fun+0x1a>
 800abbe:	3847      	subs	r0, #71	; 0x47
 800abc0:	e7f7      	b.n	800abb2 <__hexdig_fun+0xa>
 800abc2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800abc6:	2b05      	cmp	r3, #5
 800abc8:	d801      	bhi.n	800abce <__hexdig_fun+0x26>
 800abca:	3827      	subs	r0, #39	; 0x27
 800abcc:	e7f1      	b.n	800abb2 <__hexdig_fun+0xa>
 800abce:	2000      	movs	r0, #0
 800abd0:	4770      	bx	lr
	...

0800abd4 <__gethex>:
 800abd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abd8:	ed2d 8b02 	vpush	{d8}
 800abdc:	b089      	sub	sp, #36	; 0x24
 800abde:	ee08 0a10 	vmov	s16, r0
 800abe2:	9304      	str	r3, [sp, #16]
 800abe4:	4bb4      	ldr	r3, [pc, #720]	; (800aeb8 <__gethex+0x2e4>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	9301      	str	r3, [sp, #4]
 800abea:	4618      	mov	r0, r3
 800abec:	468b      	mov	fp, r1
 800abee:	4690      	mov	r8, r2
 800abf0:	f7f5 faf6 	bl	80001e0 <strlen>
 800abf4:	9b01      	ldr	r3, [sp, #4]
 800abf6:	f8db 2000 	ldr.w	r2, [fp]
 800abfa:	4403      	add	r3, r0
 800abfc:	4682      	mov	sl, r0
 800abfe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ac02:	9305      	str	r3, [sp, #20]
 800ac04:	1c93      	adds	r3, r2, #2
 800ac06:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ac0a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ac0e:	32fe      	adds	r2, #254	; 0xfe
 800ac10:	18d1      	adds	r1, r2, r3
 800ac12:	461f      	mov	r7, r3
 800ac14:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ac18:	9100      	str	r1, [sp, #0]
 800ac1a:	2830      	cmp	r0, #48	; 0x30
 800ac1c:	d0f8      	beq.n	800ac10 <__gethex+0x3c>
 800ac1e:	f7ff ffc3 	bl	800aba8 <__hexdig_fun>
 800ac22:	4604      	mov	r4, r0
 800ac24:	2800      	cmp	r0, #0
 800ac26:	d13a      	bne.n	800ac9e <__gethex+0xca>
 800ac28:	9901      	ldr	r1, [sp, #4]
 800ac2a:	4652      	mov	r2, sl
 800ac2c:	4638      	mov	r0, r7
 800ac2e:	f001 fa23 	bl	800c078 <strncmp>
 800ac32:	4605      	mov	r5, r0
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d168      	bne.n	800ad0a <__gethex+0x136>
 800ac38:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ac3c:	eb07 060a 	add.w	r6, r7, sl
 800ac40:	f7ff ffb2 	bl	800aba8 <__hexdig_fun>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	d062      	beq.n	800ad0e <__gethex+0x13a>
 800ac48:	4633      	mov	r3, r6
 800ac4a:	7818      	ldrb	r0, [r3, #0]
 800ac4c:	2830      	cmp	r0, #48	; 0x30
 800ac4e:	461f      	mov	r7, r3
 800ac50:	f103 0301 	add.w	r3, r3, #1
 800ac54:	d0f9      	beq.n	800ac4a <__gethex+0x76>
 800ac56:	f7ff ffa7 	bl	800aba8 <__hexdig_fun>
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	fab0 f480 	clz	r4, r0
 800ac60:	0964      	lsrs	r4, r4, #5
 800ac62:	4635      	mov	r5, r6
 800ac64:	9300      	str	r3, [sp, #0]
 800ac66:	463a      	mov	r2, r7
 800ac68:	4616      	mov	r6, r2
 800ac6a:	3201      	adds	r2, #1
 800ac6c:	7830      	ldrb	r0, [r6, #0]
 800ac6e:	f7ff ff9b 	bl	800aba8 <__hexdig_fun>
 800ac72:	2800      	cmp	r0, #0
 800ac74:	d1f8      	bne.n	800ac68 <__gethex+0x94>
 800ac76:	9901      	ldr	r1, [sp, #4]
 800ac78:	4652      	mov	r2, sl
 800ac7a:	4630      	mov	r0, r6
 800ac7c:	f001 f9fc 	bl	800c078 <strncmp>
 800ac80:	b980      	cbnz	r0, 800aca4 <__gethex+0xd0>
 800ac82:	b94d      	cbnz	r5, 800ac98 <__gethex+0xc4>
 800ac84:	eb06 050a 	add.w	r5, r6, sl
 800ac88:	462a      	mov	r2, r5
 800ac8a:	4616      	mov	r6, r2
 800ac8c:	3201      	adds	r2, #1
 800ac8e:	7830      	ldrb	r0, [r6, #0]
 800ac90:	f7ff ff8a 	bl	800aba8 <__hexdig_fun>
 800ac94:	2800      	cmp	r0, #0
 800ac96:	d1f8      	bne.n	800ac8a <__gethex+0xb6>
 800ac98:	1bad      	subs	r5, r5, r6
 800ac9a:	00ad      	lsls	r5, r5, #2
 800ac9c:	e004      	b.n	800aca8 <__gethex+0xd4>
 800ac9e:	2400      	movs	r4, #0
 800aca0:	4625      	mov	r5, r4
 800aca2:	e7e0      	b.n	800ac66 <__gethex+0x92>
 800aca4:	2d00      	cmp	r5, #0
 800aca6:	d1f7      	bne.n	800ac98 <__gethex+0xc4>
 800aca8:	7833      	ldrb	r3, [r6, #0]
 800acaa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800acae:	2b50      	cmp	r3, #80	; 0x50
 800acb0:	d13b      	bne.n	800ad2a <__gethex+0x156>
 800acb2:	7873      	ldrb	r3, [r6, #1]
 800acb4:	2b2b      	cmp	r3, #43	; 0x2b
 800acb6:	d02c      	beq.n	800ad12 <__gethex+0x13e>
 800acb8:	2b2d      	cmp	r3, #45	; 0x2d
 800acba:	d02e      	beq.n	800ad1a <__gethex+0x146>
 800acbc:	1c71      	adds	r1, r6, #1
 800acbe:	f04f 0900 	mov.w	r9, #0
 800acc2:	7808      	ldrb	r0, [r1, #0]
 800acc4:	f7ff ff70 	bl	800aba8 <__hexdig_fun>
 800acc8:	1e43      	subs	r3, r0, #1
 800acca:	b2db      	uxtb	r3, r3
 800accc:	2b18      	cmp	r3, #24
 800acce:	d82c      	bhi.n	800ad2a <__gethex+0x156>
 800acd0:	f1a0 0210 	sub.w	r2, r0, #16
 800acd4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800acd8:	f7ff ff66 	bl	800aba8 <__hexdig_fun>
 800acdc:	1e43      	subs	r3, r0, #1
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2b18      	cmp	r3, #24
 800ace2:	d91d      	bls.n	800ad20 <__gethex+0x14c>
 800ace4:	f1b9 0f00 	cmp.w	r9, #0
 800ace8:	d000      	beq.n	800acec <__gethex+0x118>
 800acea:	4252      	negs	r2, r2
 800acec:	4415      	add	r5, r2
 800acee:	f8cb 1000 	str.w	r1, [fp]
 800acf2:	b1e4      	cbz	r4, 800ad2e <__gethex+0x15a>
 800acf4:	9b00      	ldr	r3, [sp, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	bf14      	ite	ne
 800acfa:	2700      	movne	r7, #0
 800acfc:	2706      	moveq	r7, #6
 800acfe:	4638      	mov	r0, r7
 800ad00:	b009      	add	sp, #36	; 0x24
 800ad02:	ecbd 8b02 	vpop	{d8}
 800ad06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad0a:	463e      	mov	r6, r7
 800ad0c:	4625      	mov	r5, r4
 800ad0e:	2401      	movs	r4, #1
 800ad10:	e7ca      	b.n	800aca8 <__gethex+0xd4>
 800ad12:	f04f 0900 	mov.w	r9, #0
 800ad16:	1cb1      	adds	r1, r6, #2
 800ad18:	e7d3      	b.n	800acc2 <__gethex+0xee>
 800ad1a:	f04f 0901 	mov.w	r9, #1
 800ad1e:	e7fa      	b.n	800ad16 <__gethex+0x142>
 800ad20:	230a      	movs	r3, #10
 800ad22:	fb03 0202 	mla	r2, r3, r2, r0
 800ad26:	3a10      	subs	r2, #16
 800ad28:	e7d4      	b.n	800acd4 <__gethex+0x100>
 800ad2a:	4631      	mov	r1, r6
 800ad2c:	e7df      	b.n	800acee <__gethex+0x11a>
 800ad2e:	1bf3      	subs	r3, r6, r7
 800ad30:	3b01      	subs	r3, #1
 800ad32:	4621      	mov	r1, r4
 800ad34:	2b07      	cmp	r3, #7
 800ad36:	dc0b      	bgt.n	800ad50 <__gethex+0x17c>
 800ad38:	ee18 0a10 	vmov	r0, s16
 800ad3c:	f000 fa70 	bl	800b220 <_Balloc>
 800ad40:	4604      	mov	r4, r0
 800ad42:	b940      	cbnz	r0, 800ad56 <__gethex+0x182>
 800ad44:	4b5d      	ldr	r3, [pc, #372]	; (800aebc <__gethex+0x2e8>)
 800ad46:	4602      	mov	r2, r0
 800ad48:	21de      	movs	r1, #222	; 0xde
 800ad4a:	485d      	ldr	r0, [pc, #372]	; (800aec0 <__gethex+0x2ec>)
 800ad4c:	f001 f9b6 	bl	800c0bc <__assert_func>
 800ad50:	3101      	adds	r1, #1
 800ad52:	105b      	asrs	r3, r3, #1
 800ad54:	e7ee      	b.n	800ad34 <__gethex+0x160>
 800ad56:	f100 0914 	add.w	r9, r0, #20
 800ad5a:	f04f 0b00 	mov.w	fp, #0
 800ad5e:	f1ca 0301 	rsb	r3, sl, #1
 800ad62:	f8cd 9008 	str.w	r9, [sp, #8]
 800ad66:	f8cd b000 	str.w	fp, [sp]
 800ad6a:	9306      	str	r3, [sp, #24]
 800ad6c:	42b7      	cmp	r7, r6
 800ad6e:	d340      	bcc.n	800adf2 <__gethex+0x21e>
 800ad70:	9802      	ldr	r0, [sp, #8]
 800ad72:	9b00      	ldr	r3, [sp, #0]
 800ad74:	f840 3b04 	str.w	r3, [r0], #4
 800ad78:	eba0 0009 	sub.w	r0, r0, r9
 800ad7c:	1080      	asrs	r0, r0, #2
 800ad7e:	0146      	lsls	r6, r0, #5
 800ad80:	6120      	str	r0, [r4, #16]
 800ad82:	4618      	mov	r0, r3
 800ad84:	f000 fb3e 	bl	800b404 <__hi0bits>
 800ad88:	1a30      	subs	r0, r6, r0
 800ad8a:	f8d8 6000 	ldr.w	r6, [r8]
 800ad8e:	42b0      	cmp	r0, r6
 800ad90:	dd63      	ble.n	800ae5a <__gethex+0x286>
 800ad92:	1b87      	subs	r7, r0, r6
 800ad94:	4639      	mov	r1, r7
 800ad96:	4620      	mov	r0, r4
 800ad98:	f000 fee2 	bl	800bb60 <__any_on>
 800ad9c:	4682      	mov	sl, r0
 800ad9e:	b1a8      	cbz	r0, 800adcc <__gethex+0x1f8>
 800ada0:	1e7b      	subs	r3, r7, #1
 800ada2:	1159      	asrs	r1, r3, #5
 800ada4:	f003 021f 	and.w	r2, r3, #31
 800ada8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800adac:	f04f 0a01 	mov.w	sl, #1
 800adb0:	fa0a f202 	lsl.w	r2, sl, r2
 800adb4:	420a      	tst	r2, r1
 800adb6:	d009      	beq.n	800adcc <__gethex+0x1f8>
 800adb8:	4553      	cmp	r3, sl
 800adba:	dd05      	ble.n	800adc8 <__gethex+0x1f4>
 800adbc:	1eb9      	subs	r1, r7, #2
 800adbe:	4620      	mov	r0, r4
 800adc0:	f000 fece 	bl	800bb60 <__any_on>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	d145      	bne.n	800ae54 <__gethex+0x280>
 800adc8:	f04f 0a02 	mov.w	sl, #2
 800adcc:	4639      	mov	r1, r7
 800adce:	4620      	mov	r0, r4
 800add0:	f7ff fe98 	bl	800ab04 <rshift>
 800add4:	443d      	add	r5, r7
 800add6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800adda:	42ab      	cmp	r3, r5
 800addc:	da4c      	bge.n	800ae78 <__gethex+0x2a4>
 800adde:	ee18 0a10 	vmov	r0, s16
 800ade2:	4621      	mov	r1, r4
 800ade4:	f000 fa5c 	bl	800b2a0 <_Bfree>
 800ade8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800adea:	2300      	movs	r3, #0
 800adec:	6013      	str	r3, [r2, #0]
 800adee:	27a3      	movs	r7, #163	; 0xa3
 800adf0:	e785      	b.n	800acfe <__gethex+0x12a>
 800adf2:	1e73      	subs	r3, r6, #1
 800adf4:	9a05      	ldr	r2, [sp, #20]
 800adf6:	9303      	str	r3, [sp, #12]
 800adf8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d019      	beq.n	800ae34 <__gethex+0x260>
 800ae00:	f1bb 0f20 	cmp.w	fp, #32
 800ae04:	d107      	bne.n	800ae16 <__gethex+0x242>
 800ae06:	9b02      	ldr	r3, [sp, #8]
 800ae08:	9a00      	ldr	r2, [sp, #0]
 800ae0a:	f843 2b04 	str.w	r2, [r3], #4
 800ae0e:	9302      	str	r3, [sp, #8]
 800ae10:	2300      	movs	r3, #0
 800ae12:	9300      	str	r3, [sp, #0]
 800ae14:	469b      	mov	fp, r3
 800ae16:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ae1a:	f7ff fec5 	bl	800aba8 <__hexdig_fun>
 800ae1e:	9b00      	ldr	r3, [sp, #0]
 800ae20:	f000 000f 	and.w	r0, r0, #15
 800ae24:	fa00 f00b 	lsl.w	r0, r0, fp
 800ae28:	4303      	orrs	r3, r0
 800ae2a:	9300      	str	r3, [sp, #0]
 800ae2c:	f10b 0b04 	add.w	fp, fp, #4
 800ae30:	9b03      	ldr	r3, [sp, #12]
 800ae32:	e00d      	b.n	800ae50 <__gethex+0x27c>
 800ae34:	9b03      	ldr	r3, [sp, #12]
 800ae36:	9a06      	ldr	r2, [sp, #24]
 800ae38:	4413      	add	r3, r2
 800ae3a:	42bb      	cmp	r3, r7
 800ae3c:	d3e0      	bcc.n	800ae00 <__gethex+0x22c>
 800ae3e:	4618      	mov	r0, r3
 800ae40:	9901      	ldr	r1, [sp, #4]
 800ae42:	9307      	str	r3, [sp, #28]
 800ae44:	4652      	mov	r2, sl
 800ae46:	f001 f917 	bl	800c078 <strncmp>
 800ae4a:	9b07      	ldr	r3, [sp, #28]
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	d1d7      	bne.n	800ae00 <__gethex+0x22c>
 800ae50:	461e      	mov	r6, r3
 800ae52:	e78b      	b.n	800ad6c <__gethex+0x198>
 800ae54:	f04f 0a03 	mov.w	sl, #3
 800ae58:	e7b8      	b.n	800adcc <__gethex+0x1f8>
 800ae5a:	da0a      	bge.n	800ae72 <__gethex+0x29e>
 800ae5c:	1a37      	subs	r7, r6, r0
 800ae5e:	4621      	mov	r1, r4
 800ae60:	ee18 0a10 	vmov	r0, s16
 800ae64:	463a      	mov	r2, r7
 800ae66:	f000 fc37 	bl	800b6d8 <__lshift>
 800ae6a:	1bed      	subs	r5, r5, r7
 800ae6c:	4604      	mov	r4, r0
 800ae6e:	f100 0914 	add.w	r9, r0, #20
 800ae72:	f04f 0a00 	mov.w	sl, #0
 800ae76:	e7ae      	b.n	800add6 <__gethex+0x202>
 800ae78:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ae7c:	42a8      	cmp	r0, r5
 800ae7e:	dd72      	ble.n	800af66 <__gethex+0x392>
 800ae80:	1b45      	subs	r5, r0, r5
 800ae82:	42ae      	cmp	r6, r5
 800ae84:	dc36      	bgt.n	800aef4 <__gethex+0x320>
 800ae86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae8a:	2b02      	cmp	r3, #2
 800ae8c:	d02a      	beq.n	800aee4 <__gethex+0x310>
 800ae8e:	2b03      	cmp	r3, #3
 800ae90:	d02c      	beq.n	800aeec <__gethex+0x318>
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d11c      	bne.n	800aed0 <__gethex+0x2fc>
 800ae96:	42ae      	cmp	r6, r5
 800ae98:	d11a      	bne.n	800aed0 <__gethex+0x2fc>
 800ae9a:	2e01      	cmp	r6, #1
 800ae9c:	d112      	bne.n	800aec4 <__gethex+0x2f0>
 800ae9e:	9a04      	ldr	r2, [sp, #16]
 800aea0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aea4:	6013      	str	r3, [r2, #0]
 800aea6:	2301      	movs	r3, #1
 800aea8:	6123      	str	r3, [r4, #16]
 800aeaa:	f8c9 3000 	str.w	r3, [r9]
 800aeae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aeb0:	2762      	movs	r7, #98	; 0x62
 800aeb2:	601c      	str	r4, [r3, #0]
 800aeb4:	e723      	b.n	800acfe <__gethex+0x12a>
 800aeb6:	bf00      	nop
 800aeb8:	0800e558 	.word	0x0800e558
 800aebc:	0800e4e0 	.word	0x0800e4e0
 800aec0:	0800e4f1 	.word	0x0800e4f1
 800aec4:	1e71      	subs	r1, r6, #1
 800aec6:	4620      	mov	r0, r4
 800aec8:	f000 fe4a 	bl	800bb60 <__any_on>
 800aecc:	2800      	cmp	r0, #0
 800aece:	d1e6      	bne.n	800ae9e <__gethex+0x2ca>
 800aed0:	ee18 0a10 	vmov	r0, s16
 800aed4:	4621      	mov	r1, r4
 800aed6:	f000 f9e3 	bl	800b2a0 <_Bfree>
 800aeda:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aedc:	2300      	movs	r3, #0
 800aede:	6013      	str	r3, [r2, #0]
 800aee0:	2750      	movs	r7, #80	; 0x50
 800aee2:	e70c      	b.n	800acfe <__gethex+0x12a>
 800aee4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1f2      	bne.n	800aed0 <__gethex+0x2fc>
 800aeea:	e7d8      	b.n	800ae9e <__gethex+0x2ca>
 800aeec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d1d5      	bne.n	800ae9e <__gethex+0x2ca>
 800aef2:	e7ed      	b.n	800aed0 <__gethex+0x2fc>
 800aef4:	1e6f      	subs	r7, r5, #1
 800aef6:	f1ba 0f00 	cmp.w	sl, #0
 800aefa:	d131      	bne.n	800af60 <__gethex+0x38c>
 800aefc:	b127      	cbz	r7, 800af08 <__gethex+0x334>
 800aefe:	4639      	mov	r1, r7
 800af00:	4620      	mov	r0, r4
 800af02:	f000 fe2d 	bl	800bb60 <__any_on>
 800af06:	4682      	mov	sl, r0
 800af08:	117b      	asrs	r3, r7, #5
 800af0a:	2101      	movs	r1, #1
 800af0c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800af10:	f007 071f 	and.w	r7, r7, #31
 800af14:	fa01 f707 	lsl.w	r7, r1, r7
 800af18:	421f      	tst	r7, r3
 800af1a:	4629      	mov	r1, r5
 800af1c:	4620      	mov	r0, r4
 800af1e:	bf18      	it	ne
 800af20:	f04a 0a02 	orrne.w	sl, sl, #2
 800af24:	1b76      	subs	r6, r6, r5
 800af26:	f7ff fded 	bl	800ab04 <rshift>
 800af2a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800af2e:	2702      	movs	r7, #2
 800af30:	f1ba 0f00 	cmp.w	sl, #0
 800af34:	d048      	beq.n	800afc8 <__gethex+0x3f4>
 800af36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af3a:	2b02      	cmp	r3, #2
 800af3c:	d015      	beq.n	800af6a <__gethex+0x396>
 800af3e:	2b03      	cmp	r3, #3
 800af40:	d017      	beq.n	800af72 <__gethex+0x39e>
 800af42:	2b01      	cmp	r3, #1
 800af44:	d109      	bne.n	800af5a <__gethex+0x386>
 800af46:	f01a 0f02 	tst.w	sl, #2
 800af4a:	d006      	beq.n	800af5a <__gethex+0x386>
 800af4c:	f8d9 0000 	ldr.w	r0, [r9]
 800af50:	ea4a 0a00 	orr.w	sl, sl, r0
 800af54:	f01a 0f01 	tst.w	sl, #1
 800af58:	d10e      	bne.n	800af78 <__gethex+0x3a4>
 800af5a:	f047 0710 	orr.w	r7, r7, #16
 800af5e:	e033      	b.n	800afc8 <__gethex+0x3f4>
 800af60:	f04f 0a01 	mov.w	sl, #1
 800af64:	e7d0      	b.n	800af08 <__gethex+0x334>
 800af66:	2701      	movs	r7, #1
 800af68:	e7e2      	b.n	800af30 <__gethex+0x35c>
 800af6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af6c:	f1c3 0301 	rsb	r3, r3, #1
 800af70:	9315      	str	r3, [sp, #84]	; 0x54
 800af72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af74:	2b00      	cmp	r3, #0
 800af76:	d0f0      	beq.n	800af5a <__gethex+0x386>
 800af78:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800af7c:	f104 0314 	add.w	r3, r4, #20
 800af80:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800af84:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800af88:	f04f 0c00 	mov.w	ip, #0
 800af8c:	4618      	mov	r0, r3
 800af8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800af92:	f1b2 3fff 	cmp.w	r2, #4294967295
 800af96:	d01c      	beq.n	800afd2 <__gethex+0x3fe>
 800af98:	3201      	adds	r2, #1
 800af9a:	6002      	str	r2, [r0, #0]
 800af9c:	2f02      	cmp	r7, #2
 800af9e:	f104 0314 	add.w	r3, r4, #20
 800afa2:	d13f      	bne.n	800b024 <__gethex+0x450>
 800afa4:	f8d8 2000 	ldr.w	r2, [r8]
 800afa8:	3a01      	subs	r2, #1
 800afaa:	42b2      	cmp	r2, r6
 800afac:	d10a      	bne.n	800afc4 <__gethex+0x3f0>
 800afae:	1171      	asrs	r1, r6, #5
 800afb0:	2201      	movs	r2, #1
 800afb2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800afb6:	f006 061f 	and.w	r6, r6, #31
 800afba:	fa02 f606 	lsl.w	r6, r2, r6
 800afbe:	421e      	tst	r6, r3
 800afc0:	bf18      	it	ne
 800afc2:	4617      	movne	r7, r2
 800afc4:	f047 0720 	orr.w	r7, r7, #32
 800afc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afca:	601c      	str	r4, [r3, #0]
 800afcc:	9b04      	ldr	r3, [sp, #16]
 800afce:	601d      	str	r5, [r3, #0]
 800afd0:	e695      	b.n	800acfe <__gethex+0x12a>
 800afd2:	4299      	cmp	r1, r3
 800afd4:	f843 cc04 	str.w	ip, [r3, #-4]
 800afd8:	d8d8      	bhi.n	800af8c <__gethex+0x3b8>
 800afda:	68a3      	ldr	r3, [r4, #8]
 800afdc:	459b      	cmp	fp, r3
 800afde:	db19      	blt.n	800b014 <__gethex+0x440>
 800afe0:	6861      	ldr	r1, [r4, #4]
 800afe2:	ee18 0a10 	vmov	r0, s16
 800afe6:	3101      	adds	r1, #1
 800afe8:	f000 f91a 	bl	800b220 <_Balloc>
 800afec:	4681      	mov	r9, r0
 800afee:	b918      	cbnz	r0, 800aff8 <__gethex+0x424>
 800aff0:	4b1a      	ldr	r3, [pc, #104]	; (800b05c <__gethex+0x488>)
 800aff2:	4602      	mov	r2, r0
 800aff4:	2184      	movs	r1, #132	; 0x84
 800aff6:	e6a8      	b.n	800ad4a <__gethex+0x176>
 800aff8:	6922      	ldr	r2, [r4, #16]
 800affa:	3202      	adds	r2, #2
 800affc:	f104 010c 	add.w	r1, r4, #12
 800b000:	0092      	lsls	r2, r2, #2
 800b002:	300c      	adds	r0, #12
 800b004:	f7fd f9a2 	bl	800834c <memcpy>
 800b008:	4621      	mov	r1, r4
 800b00a:	ee18 0a10 	vmov	r0, s16
 800b00e:	f000 f947 	bl	800b2a0 <_Bfree>
 800b012:	464c      	mov	r4, r9
 800b014:	6923      	ldr	r3, [r4, #16]
 800b016:	1c5a      	adds	r2, r3, #1
 800b018:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b01c:	6122      	str	r2, [r4, #16]
 800b01e:	2201      	movs	r2, #1
 800b020:	615a      	str	r2, [r3, #20]
 800b022:	e7bb      	b.n	800af9c <__gethex+0x3c8>
 800b024:	6922      	ldr	r2, [r4, #16]
 800b026:	455a      	cmp	r2, fp
 800b028:	dd0b      	ble.n	800b042 <__gethex+0x46e>
 800b02a:	2101      	movs	r1, #1
 800b02c:	4620      	mov	r0, r4
 800b02e:	f7ff fd69 	bl	800ab04 <rshift>
 800b032:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b036:	3501      	adds	r5, #1
 800b038:	42ab      	cmp	r3, r5
 800b03a:	f6ff aed0 	blt.w	800adde <__gethex+0x20a>
 800b03e:	2701      	movs	r7, #1
 800b040:	e7c0      	b.n	800afc4 <__gethex+0x3f0>
 800b042:	f016 061f 	ands.w	r6, r6, #31
 800b046:	d0fa      	beq.n	800b03e <__gethex+0x46a>
 800b048:	4453      	add	r3, sl
 800b04a:	f1c6 0620 	rsb	r6, r6, #32
 800b04e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b052:	f000 f9d7 	bl	800b404 <__hi0bits>
 800b056:	42b0      	cmp	r0, r6
 800b058:	dbe7      	blt.n	800b02a <__gethex+0x456>
 800b05a:	e7f0      	b.n	800b03e <__gethex+0x46a>
 800b05c:	0800e4e0 	.word	0x0800e4e0

0800b060 <L_shift>:
 800b060:	f1c2 0208 	rsb	r2, r2, #8
 800b064:	0092      	lsls	r2, r2, #2
 800b066:	b570      	push	{r4, r5, r6, lr}
 800b068:	f1c2 0620 	rsb	r6, r2, #32
 800b06c:	6843      	ldr	r3, [r0, #4]
 800b06e:	6804      	ldr	r4, [r0, #0]
 800b070:	fa03 f506 	lsl.w	r5, r3, r6
 800b074:	432c      	orrs	r4, r5
 800b076:	40d3      	lsrs	r3, r2
 800b078:	6004      	str	r4, [r0, #0]
 800b07a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b07e:	4288      	cmp	r0, r1
 800b080:	d3f4      	bcc.n	800b06c <L_shift+0xc>
 800b082:	bd70      	pop	{r4, r5, r6, pc}

0800b084 <__match>:
 800b084:	b530      	push	{r4, r5, lr}
 800b086:	6803      	ldr	r3, [r0, #0]
 800b088:	3301      	adds	r3, #1
 800b08a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b08e:	b914      	cbnz	r4, 800b096 <__match+0x12>
 800b090:	6003      	str	r3, [r0, #0]
 800b092:	2001      	movs	r0, #1
 800b094:	bd30      	pop	{r4, r5, pc}
 800b096:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b09a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b09e:	2d19      	cmp	r5, #25
 800b0a0:	bf98      	it	ls
 800b0a2:	3220      	addls	r2, #32
 800b0a4:	42a2      	cmp	r2, r4
 800b0a6:	d0f0      	beq.n	800b08a <__match+0x6>
 800b0a8:	2000      	movs	r0, #0
 800b0aa:	e7f3      	b.n	800b094 <__match+0x10>

0800b0ac <__hexnan>:
 800b0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0b0:	680b      	ldr	r3, [r1, #0]
 800b0b2:	115e      	asrs	r6, r3, #5
 800b0b4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b0b8:	f013 031f 	ands.w	r3, r3, #31
 800b0bc:	b087      	sub	sp, #28
 800b0be:	bf18      	it	ne
 800b0c0:	3604      	addne	r6, #4
 800b0c2:	2500      	movs	r5, #0
 800b0c4:	1f37      	subs	r7, r6, #4
 800b0c6:	4690      	mov	r8, r2
 800b0c8:	6802      	ldr	r2, [r0, #0]
 800b0ca:	9301      	str	r3, [sp, #4]
 800b0cc:	4682      	mov	sl, r0
 800b0ce:	f846 5c04 	str.w	r5, [r6, #-4]
 800b0d2:	46b9      	mov	r9, r7
 800b0d4:	463c      	mov	r4, r7
 800b0d6:	9502      	str	r5, [sp, #8]
 800b0d8:	46ab      	mov	fp, r5
 800b0da:	7851      	ldrb	r1, [r2, #1]
 800b0dc:	1c53      	adds	r3, r2, #1
 800b0de:	9303      	str	r3, [sp, #12]
 800b0e0:	b341      	cbz	r1, 800b134 <__hexnan+0x88>
 800b0e2:	4608      	mov	r0, r1
 800b0e4:	9205      	str	r2, [sp, #20]
 800b0e6:	9104      	str	r1, [sp, #16]
 800b0e8:	f7ff fd5e 	bl	800aba8 <__hexdig_fun>
 800b0ec:	2800      	cmp	r0, #0
 800b0ee:	d14f      	bne.n	800b190 <__hexnan+0xe4>
 800b0f0:	9904      	ldr	r1, [sp, #16]
 800b0f2:	9a05      	ldr	r2, [sp, #20]
 800b0f4:	2920      	cmp	r1, #32
 800b0f6:	d818      	bhi.n	800b12a <__hexnan+0x7e>
 800b0f8:	9b02      	ldr	r3, [sp, #8]
 800b0fa:	459b      	cmp	fp, r3
 800b0fc:	dd13      	ble.n	800b126 <__hexnan+0x7a>
 800b0fe:	454c      	cmp	r4, r9
 800b100:	d206      	bcs.n	800b110 <__hexnan+0x64>
 800b102:	2d07      	cmp	r5, #7
 800b104:	dc04      	bgt.n	800b110 <__hexnan+0x64>
 800b106:	462a      	mov	r2, r5
 800b108:	4649      	mov	r1, r9
 800b10a:	4620      	mov	r0, r4
 800b10c:	f7ff ffa8 	bl	800b060 <L_shift>
 800b110:	4544      	cmp	r4, r8
 800b112:	d950      	bls.n	800b1b6 <__hexnan+0x10a>
 800b114:	2300      	movs	r3, #0
 800b116:	f1a4 0904 	sub.w	r9, r4, #4
 800b11a:	f844 3c04 	str.w	r3, [r4, #-4]
 800b11e:	f8cd b008 	str.w	fp, [sp, #8]
 800b122:	464c      	mov	r4, r9
 800b124:	461d      	mov	r5, r3
 800b126:	9a03      	ldr	r2, [sp, #12]
 800b128:	e7d7      	b.n	800b0da <__hexnan+0x2e>
 800b12a:	2929      	cmp	r1, #41	; 0x29
 800b12c:	d156      	bne.n	800b1dc <__hexnan+0x130>
 800b12e:	3202      	adds	r2, #2
 800b130:	f8ca 2000 	str.w	r2, [sl]
 800b134:	f1bb 0f00 	cmp.w	fp, #0
 800b138:	d050      	beq.n	800b1dc <__hexnan+0x130>
 800b13a:	454c      	cmp	r4, r9
 800b13c:	d206      	bcs.n	800b14c <__hexnan+0xa0>
 800b13e:	2d07      	cmp	r5, #7
 800b140:	dc04      	bgt.n	800b14c <__hexnan+0xa0>
 800b142:	462a      	mov	r2, r5
 800b144:	4649      	mov	r1, r9
 800b146:	4620      	mov	r0, r4
 800b148:	f7ff ff8a 	bl	800b060 <L_shift>
 800b14c:	4544      	cmp	r4, r8
 800b14e:	d934      	bls.n	800b1ba <__hexnan+0x10e>
 800b150:	f1a8 0204 	sub.w	r2, r8, #4
 800b154:	4623      	mov	r3, r4
 800b156:	f853 1b04 	ldr.w	r1, [r3], #4
 800b15a:	f842 1f04 	str.w	r1, [r2, #4]!
 800b15e:	429f      	cmp	r7, r3
 800b160:	d2f9      	bcs.n	800b156 <__hexnan+0xaa>
 800b162:	1b3b      	subs	r3, r7, r4
 800b164:	f023 0303 	bic.w	r3, r3, #3
 800b168:	3304      	adds	r3, #4
 800b16a:	3401      	adds	r4, #1
 800b16c:	3e03      	subs	r6, #3
 800b16e:	42b4      	cmp	r4, r6
 800b170:	bf88      	it	hi
 800b172:	2304      	movhi	r3, #4
 800b174:	4443      	add	r3, r8
 800b176:	2200      	movs	r2, #0
 800b178:	f843 2b04 	str.w	r2, [r3], #4
 800b17c:	429f      	cmp	r7, r3
 800b17e:	d2fb      	bcs.n	800b178 <__hexnan+0xcc>
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	b91b      	cbnz	r3, 800b18c <__hexnan+0xe0>
 800b184:	4547      	cmp	r7, r8
 800b186:	d127      	bne.n	800b1d8 <__hexnan+0x12c>
 800b188:	2301      	movs	r3, #1
 800b18a:	603b      	str	r3, [r7, #0]
 800b18c:	2005      	movs	r0, #5
 800b18e:	e026      	b.n	800b1de <__hexnan+0x132>
 800b190:	3501      	adds	r5, #1
 800b192:	2d08      	cmp	r5, #8
 800b194:	f10b 0b01 	add.w	fp, fp, #1
 800b198:	dd06      	ble.n	800b1a8 <__hexnan+0xfc>
 800b19a:	4544      	cmp	r4, r8
 800b19c:	d9c3      	bls.n	800b126 <__hexnan+0x7a>
 800b19e:	2300      	movs	r3, #0
 800b1a0:	f844 3c04 	str.w	r3, [r4, #-4]
 800b1a4:	2501      	movs	r5, #1
 800b1a6:	3c04      	subs	r4, #4
 800b1a8:	6822      	ldr	r2, [r4, #0]
 800b1aa:	f000 000f 	and.w	r0, r0, #15
 800b1ae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b1b2:	6022      	str	r2, [r4, #0]
 800b1b4:	e7b7      	b.n	800b126 <__hexnan+0x7a>
 800b1b6:	2508      	movs	r5, #8
 800b1b8:	e7b5      	b.n	800b126 <__hexnan+0x7a>
 800b1ba:	9b01      	ldr	r3, [sp, #4]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d0df      	beq.n	800b180 <__hexnan+0xd4>
 800b1c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b1c4:	f1c3 0320 	rsb	r3, r3, #32
 800b1c8:	fa22 f303 	lsr.w	r3, r2, r3
 800b1cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b1d0:	401a      	ands	r2, r3
 800b1d2:	f846 2c04 	str.w	r2, [r6, #-4]
 800b1d6:	e7d3      	b.n	800b180 <__hexnan+0xd4>
 800b1d8:	3f04      	subs	r7, #4
 800b1da:	e7d1      	b.n	800b180 <__hexnan+0xd4>
 800b1dc:	2004      	movs	r0, #4
 800b1de:	b007      	add	sp, #28
 800b1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b1e4 <_localeconv_r>:
 800b1e4:	4800      	ldr	r0, [pc, #0]	; (800b1e8 <_localeconv_r+0x4>)
 800b1e6:	4770      	bx	lr
 800b1e8:	20000364 	.word	0x20000364

0800b1ec <malloc>:
 800b1ec:	4b02      	ldr	r3, [pc, #8]	; (800b1f8 <malloc+0xc>)
 800b1ee:	4601      	mov	r1, r0
 800b1f0:	6818      	ldr	r0, [r3, #0]
 800b1f2:	f000 bd59 	b.w	800bca8 <_malloc_r>
 800b1f6:	bf00      	nop
 800b1f8:	2000020c 	.word	0x2000020c

0800b1fc <__ascii_mbtowc>:
 800b1fc:	b082      	sub	sp, #8
 800b1fe:	b901      	cbnz	r1, 800b202 <__ascii_mbtowc+0x6>
 800b200:	a901      	add	r1, sp, #4
 800b202:	b142      	cbz	r2, 800b216 <__ascii_mbtowc+0x1a>
 800b204:	b14b      	cbz	r3, 800b21a <__ascii_mbtowc+0x1e>
 800b206:	7813      	ldrb	r3, [r2, #0]
 800b208:	600b      	str	r3, [r1, #0]
 800b20a:	7812      	ldrb	r2, [r2, #0]
 800b20c:	1e10      	subs	r0, r2, #0
 800b20e:	bf18      	it	ne
 800b210:	2001      	movne	r0, #1
 800b212:	b002      	add	sp, #8
 800b214:	4770      	bx	lr
 800b216:	4610      	mov	r0, r2
 800b218:	e7fb      	b.n	800b212 <__ascii_mbtowc+0x16>
 800b21a:	f06f 0001 	mvn.w	r0, #1
 800b21e:	e7f8      	b.n	800b212 <__ascii_mbtowc+0x16>

0800b220 <_Balloc>:
 800b220:	b570      	push	{r4, r5, r6, lr}
 800b222:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b224:	4604      	mov	r4, r0
 800b226:	460d      	mov	r5, r1
 800b228:	b976      	cbnz	r6, 800b248 <_Balloc+0x28>
 800b22a:	2010      	movs	r0, #16
 800b22c:	f7ff ffde 	bl	800b1ec <malloc>
 800b230:	4602      	mov	r2, r0
 800b232:	6260      	str	r0, [r4, #36]	; 0x24
 800b234:	b920      	cbnz	r0, 800b240 <_Balloc+0x20>
 800b236:	4b18      	ldr	r3, [pc, #96]	; (800b298 <_Balloc+0x78>)
 800b238:	4818      	ldr	r0, [pc, #96]	; (800b29c <_Balloc+0x7c>)
 800b23a:	2166      	movs	r1, #102	; 0x66
 800b23c:	f000 ff3e 	bl	800c0bc <__assert_func>
 800b240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b244:	6006      	str	r6, [r0, #0]
 800b246:	60c6      	str	r6, [r0, #12]
 800b248:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b24a:	68f3      	ldr	r3, [r6, #12]
 800b24c:	b183      	cbz	r3, 800b270 <_Balloc+0x50>
 800b24e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b250:	68db      	ldr	r3, [r3, #12]
 800b252:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b256:	b9b8      	cbnz	r0, 800b288 <_Balloc+0x68>
 800b258:	2101      	movs	r1, #1
 800b25a:	fa01 f605 	lsl.w	r6, r1, r5
 800b25e:	1d72      	adds	r2, r6, #5
 800b260:	0092      	lsls	r2, r2, #2
 800b262:	4620      	mov	r0, r4
 800b264:	f000 fc9d 	bl	800bba2 <_calloc_r>
 800b268:	b160      	cbz	r0, 800b284 <_Balloc+0x64>
 800b26a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b26e:	e00e      	b.n	800b28e <_Balloc+0x6e>
 800b270:	2221      	movs	r2, #33	; 0x21
 800b272:	2104      	movs	r1, #4
 800b274:	4620      	mov	r0, r4
 800b276:	f000 fc94 	bl	800bba2 <_calloc_r>
 800b27a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b27c:	60f0      	str	r0, [r6, #12]
 800b27e:	68db      	ldr	r3, [r3, #12]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d1e4      	bne.n	800b24e <_Balloc+0x2e>
 800b284:	2000      	movs	r0, #0
 800b286:	bd70      	pop	{r4, r5, r6, pc}
 800b288:	6802      	ldr	r2, [r0, #0]
 800b28a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b28e:	2300      	movs	r3, #0
 800b290:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b294:	e7f7      	b.n	800b286 <_Balloc+0x66>
 800b296:	bf00      	nop
 800b298:	0800e46e 	.word	0x0800e46e
 800b29c:	0800e56c 	.word	0x0800e56c

0800b2a0 <_Bfree>:
 800b2a0:	b570      	push	{r4, r5, r6, lr}
 800b2a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b2a4:	4605      	mov	r5, r0
 800b2a6:	460c      	mov	r4, r1
 800b2a8:	b976      	cbnz	r6, 800b2c8 <_Bfree+0x28>
 800b2aa:	2010      	movs	r0, #16
 800b2ac:	f7ff ff9e 	bl	800b1ec <malloc>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	6268      	str	r0, [r5, #36]	; 0x24
 800b2b4:	b920      	cbnz	r0, 800b2c0 <_Bfree+0x20>
 800b2b6:	4b09      	ldr	r3, [pc, #36]	; (800b2dc <_Bfree+0x3c>)
 800b2b8:	4809      	ldr	r0, [pc, #36]	; (800b2e0 <_Bfree+0x40>)
 800b2ba:	218a      	movs	r1, #138	; 0x8a
 800b2bc:	f000 fefe 	bl	800c0bc <__assert_func>
 800b2c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2c4:	6006      	str	r6, [r0, #0]
 800b2c6:	60c6      	str	r6, [r0, #12]
 800b2c8:	b13c      	cbz	r4, 800b2da <_Bfree+0x3a>
 800b2ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b2cc:	6862      	ldr	r2, [r4, #4]
 800b2ce:	68db      	ldr	r3, [r3, #12]
 800b2d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b2d4:	6021      	str	r1, [r4, #0]
 800b2d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b2da:	bd70      	pop	{r4, r5, r6, pc}
 800b2dc:	0800e46e 	.word	0x0800e46e
 800b2e0:	0800e56c 	.word	0x0800e56c

0800b2e4 <__multadd>:
 800b2e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e8:	690d      	ldr	r5, [r1, #16]
 800b2ea:	4607      	mov	r7, r0
 800b2ec:	460c      	mov	r4, r1
 800b2ee:	461e      	mov	r6, r3
 800b2f0:	f101 0c14 	add.w	ip, r1, #20
 800b2f4:	2000      	movs	r0, #0
 800b2f6:	f8dc 3000 	ldr.w	r3, [ip]
 800b2fa:	b299      	uxth	r1, r3
 800b2fc:	fb02 6101 	mla	r1, r2, r1, r6
 800b300:	0c1e      	lsrs	r6, r3, #16
 800b302:	0c0b      	lsrs	r3, r1, #16
 800b304:	fb02 3306 	mla	r3, r2, r6, r3
 800b308:	b289      	uxth	r1, r1
 800b30a:	3001      	adds	r0, #1
 800b30c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b310:	4285      	cmp	r5, r0
 800b312:	f84c 1b04 	str.w	r1, [ip], #4
 800b316:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b31a:	dcec      	bgt.n	800b2f6 <__multadd+0x12>
 800b31c:	b30e      	cbz	r6, 800b362 <__multadd+0x7e>
 800b31e:	68a3      	ldr	r3, [r4, #8]
 800b320:	42ab      	cmp	r3, r5
 800b322:	dc19      	bgt.n	800b358 <__multadd+0x74>
 800b324:	6861      	ldr	r1, [r4, #4]
 800b326:	4638      	mov	r0, r7
 800b328:	3101      	adds	r1, #1
 800b32a:	f7ff ff79 	bl	800b220 <_Balloc>
 800b32e:	4680      	mov	r8, r0
 800b330:	b928      	cbnz	r0, 800b33e <__multadd+0x5a>
 800b332:	4602      	mov	r2, r0
 800b334:	4b0c      	ldr	r3, [pc, #48]	; (800b368 <__multadd+0x84>)
 800b336:	480d      	ldr	r0, [pc, #52]	; (800b36c <__multadd+0x88>)
 800b338:	21b5      	movs	r1, #181	; 0xb5
 800b33a:	f000 febf 	bl	800c0bc <__assert_func>
 800b33e:	6922      	ldr	r2, [r4, #16]
 800b340:	3202      	adds	r2, #2
 800b342:	f104 010c 	add.w	r1, r4, #12
 800b346:	0092      	lsls	r2, r2, #2
 800b348:	300c      	adds	r0, #12
 800b34a:	f7fc ffff 	bl	800834c <memcpy>
 800b34e:	4621      	mov	r1, r4
 800b350:	4638      	mov	r0, r7
 800b352:	f7ff ffa5 	bl	800b2a0 <_Bfree>
 800b356:	4644      	mov	r4, r8
 800b358:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b35c:	3501      	adds	r5, #1
 800b35e:	615e      	str	r6, [r3, #20]
 800b360:	6125      	str	r5, [r4, #16]
 800b362:	4620      	mov	r0, r4
 800b364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b368:	0800e4e0 	.word	0x0800e4e0
 800b36c:	0800e56c 	.word	0x0800e56c

0800b370 <__s2b>:
 800b370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b374:	460c      	mov	r4, r1
 800b376:	4615      	mov	r5, r2
 800b378:	461f      	mov	r7, r3
 800b37a:	2209      	movs	r2, #9
 800b37c:	3308      	adds	r3, #8
 800b37e:	4606      	mov	r6, r0
 800b380:	fb93 f3f2 	sdiv	r3, r3, r2
 800b384:	2100      	movs	r1, #0
 800b386:	2201      	movs	r2, #1
 800b388:	429a      	cmp	r2, r3
 800b38a:	db09      	blt.n	800b3a0 <__s2b+0x30>
 800b38c:	4630      	mov	r0, r6
 800b38e:	f7ff ff47 	bl	800b220 <_Balloc>
 800b392:	b940      	cbnz	r0, 800b3a6 <__s2b+0x36>
 800b394:	4602      	mov	r2, r0
 800b396:	4b19      	ldr	r3, [pc, #100]	; (800b3fc <__s2b+0x8c>)
 800b398:	4819      	ldr	r0, [pc, #100]	; (800b400 <__s2b+0x90>)
 800b39a:	21ce      	movs	r1, #206	; 0xce
 800b39c:	f000 fe8e 	bl	800c0bc <__assert_func>
 800b3a0:	0052      	lsls	r2, r2, #1
 800b3a2:	3101      	adds	r1, #1
 800b3a4:	e7f0      	b.n	800b388 <__s2b+0x18>
 800b3a6:	9b08      	ldr	r3, [sp, #32]
 800b3a8:	6143      	str	r3, [r0, #20]
 800b3aa:	2d09      	cmp	r5, #9
 800b3ac:	f04f 0301 	mov.w	r3, #1
 800b3b0:	6103      	str	r3, [r0, #16]
 800b3b2:	dd16      	ble.n	800b3e2 <__s2b+0x72>
 800b3b4:	f104 0909 	add.w	r9, r4, #9
 800b3b8:	46c8      	mov	r8, r9
 800b3ba:	442c      	add	r4, r5
 800b3bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b3c0:	4601      	mov	r1, r0
 800b3c2:	3b30      	subs	r3, #48	; 0x30
 800b3c4:	220a      	movs	r2, #10
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	f7ff ff8c 	bl	800b2e4 <__multadd>
 800b3cc:	45a0      	cmp	r8, r4
 800b3ce:	d1f5      	bne.n	800b3bc <__s2b+0x4c>
 800b3d0:	f1a5 0408 	sub.w	r4, r5, #8
 800b3d4:	444c      	add	r4, r9
 800b3d6:	1b2d      	subs	r5, r5, r4
 800b3d8:	1963      	adds	r3, r4, r5
 800b3da:	42bb      	cmp	r3, r7
 800b3dc:	db04      	blt.n	800b3e8 <__s2b+0x78>
 800b3de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3e2:	340a      	adds	r4, #10
 800b3e4:	2509      	movs	r5, #9
 800b3e6:	e7f6      	b.n	800b3d6 <__s2b+0x66>
 800b3e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b3ec:	4601      	mov	r1, r0
 800b3ee:	3b30      	subs	r3, #48	; 0x30
 800b3f0:	220a      	movs	r2, #10
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7ff ff76 	bl	800b2e4 <__multadd>
 800b3f8:	e7ee      	b.n	800b3d8 <__s2b+0x68>
 800b3fa:	bf00      	nop
 800b3fc:	0800e4e0 	.word	0x0800e4e0
 800b400:	0800e56c 	.word	0x0800e56c

0800b404 <__hi0bits>:
 800b404:	0c03      	lsrs	r3, r0, #16
 800b406:	041b      	lsls	r3, r3, #16
 800b408:	b9d3      	cbnz	r3, 800b440 <__hi0bits+0x3c>
 800b40a:	0400      	lsls	r0, r0, #16
 800b40c:	2310      	movs	r3, #16
 800b40e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b412:	bf04      	itt	eq
 800b414:	0200      	lsleq	r0, r0, #8
 800b416:	3308      	addeq	r3, #8
 800b418:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b41c:	bf04      	itt	eq
 800b41e:	0100      	lsleq	r0, r0, #4
 800b420:	3304      	addeq	r3, #4
 800b422:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b426:	bf04      	itt	eq
 800b428:	0080      	lsleq	r0, r0, #2
 800b42a:	3302      	addeq	r3, #2
 800b42c:	2800      	cmp	r0, #0
 800b42e:	db05      	blt.n	800b43c <__hi0bits+0x38>
 800b430:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b434:	f103 0301 	add.w	r3, r3, #1
 800b438:	bf08      	it	eq
 800b43a:	2320      	moveq	r3, #32
 800b43c:	4618      	mov	r0, r3
 800b43e:	4770      	bx	lr
 800b440:	2300      	movs	r3, #0
 800b442:	e7e4      	b.n	800b40e <__hi0bits+0xa>

0800b444 <__lo0bits>:
 800b444:	6803      	ldr	r3, [r0, #0]
 800b446:	f013 0207 	ands.w	r2, r3, #7
 800b44a:	4601      	mov	r1, r0
 800b44c:	d00b      	beq.n	800b466 <__lo0bits+0x22>
 800b44e:	07da      	lsls	r2, r3, #31
 800b450:	d423      	bmi.n	800b49a <__lo0bits+0x56>
 800b452:	0798      	lsls	r0, r3, #30
 800b454:	bf49      	itett	mi
 800b456:	085b      	lsrmi	r3, r3, #1
 800b458:	089b      	lsrpl	r3, r3, #2
 800b45a:	2001      	movmi	r0, #1
 800b45c:	600b      	strmi	r3, [r1, #0]
 800b45e:	bf5c      	itt	pl
 800b460:	600b      	strpl	r3, [r1, #0]
 800b462:	2002      	movpl	r0, #2
 800b464:	4770      	bx	lr
 800b466:	b298      	uxth	r0, r3
 800b468:	b9a8      	cbnz	r0, 800b496 <__lo0bits+0x52>
 800b46a:	0c1b      	lsrs	r3, r3, #16
 800b46c:	2010      	movs	r0, #16
 800b46e:	b2da      	uxtb	r2, r3
 800b470:	b90a      	cbnz	r2, 800b476 <__lo0bits+0x32>
 800b472:	3008      	adds	r0, #8
 800b474:	0a1b      	lsrs	r3, r3, #8
 800b476:	071a      	lsls	r2, r3, #28
 800b478:	bf04      	itt	eq
 800b47a:	091b      	lsreq	r3, r3, #4
 800b47c:	3004      	addeq	r0, #4
 800b47e:	079a      	lsls	r2, r3, #30
 800b480:	bf04      	itt	eq
 800b482:	089b      	lsreq	r3, r3, #2
 800b484:	3002      	addeq	r0, #2
 800b486:	07da      	lsls	r2, r3, #31
 800b488:	d403      	bmi.n	800b492 <__lo0bits+0x4e>
 800b48a:	085b      	lsrs	r3, r3, #1
 800b48c:	f100 0001 	add.w	r0, r0, #1
 800b490:	d005      	beq.n	800b49e <__lo0bits+0x5a>
 800b492:	600b      	str	r3, [r1, #0]
 800b494:	4770      	bx	lr
 800b496:	4610      	mov	r0, r2
 800b498:	e7e9      	b.n	800b46e <__lo0bits+0x2a>
 800b49a:	2000      	movs	r0, #0
 800b49c:	4770      	bx	lr
 800b49e:	2020      	movs	r0, #32
 800b4a0:	4770      	bx	lr
	...

0800b4a4 <__i2b>:
 800b4a4:	b510      	push	{r4, lr}
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	2101      	movs	r1, #1
 800b4aa:	f7ff feb9 	bl	800b220 <_Balloc>
 800b4ae:	4602      	mov	r2, r0
 800b4b0:	b928      	cbnz	r0, 800b4be <__i2b+0x1a>
 800b4b2:	4b05      	ldr	r3, [pc, #20]	; (800b4c8 <__i2b+0x24>)
 800b4b4:	4805      	ldr	r0, [pc, #20]	; (800b4cc <__i2b+0x28>)
 800b4b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b4ba:	f000 fdff 	bl	800c0bc <__assert_func>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	6144      	str	r4, [r0, #20]
 800b4c2:	6103      	str	r3, [r0, #16]
 800b4c4:	bd10      	pop	{r4, pc}
 800b4c6:	bf00      	nop
 800b4c8:	0800e4e0 	.word	0x0800e4e0
 800b4cc:	0800e56c 	.word	0x0800e56c

0800b4d0 <__multiply>:
 800b4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d4:	4691      	mov	r9, r2
 800b4d6:	690a      	ldr	r2, [r1, #16]
 800b4d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b4dc:	429a      	cmp	r2, r3
 800b4de:	bfb8      	it	lt
 800b4e0:	460b      	movlt	r3, r1
 800b4e2:	460c      	mov	r4, r1
 800b4e4:	bfbc      	itt	lt
 800b4e6:	464c      	movlt	r4, r9
 800b4e8:	4699      	movlt	r9, r3
 800b4ea:	6927      	ldr	r7, [r4, #16]
 800b4ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b4f0:	68a3      	ldr	r3, [r4, #8]
 800b4f2:	6861      	ldr	r1, [r4, #4]
 800b4f4:	eb07 060a 	add.w	r6, r7, sl
 800b4f8:	42b3      	cmp	r3, r6
 800b4fa:	b085      	sub	sp, #20
 800b4fc:	bfb8      	it	lt
 800b4fe:	3101      	addlt	r1, #1
 800b500:	f7ff fe8e 	bl	800b220 <_Balloc>
 800b504:	b930      	cbnz	r0, 800b514 <__multiply+0x44>
 800b506:	4602      	mov	r2, r0
 800b508:	4b44      	ldr	r3, [pc, #272]	; (800b61c <__multiply+0x14c>)
 800b50a:	4845      	ldr	r0, [pc, #276]	; (800b620 <__multiply+0x150>)
 800b50c:	f240 115d 	movw	r1, #349	; 0x15d
 800b510:	f000 fdd4 	bl	800c0bc <__assert_func>
 800b514:	f100 0514 	add.w	r5, r0, #20
 800b518:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b51c:	462b      	mov	r3, r5
 800b51e:	2200      	movs	r2, #0
 800b520:	4543      	cmp	r3, r8
 800b522:	d321      	bcc.n	800b568 <__multiply+0x98>
 800b524:	f104 0314 	add.w	r3, r4, #20
 800b528:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b52c:	f109 0314 	add.w	r3, r9, #20
 800b530:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b534:	9202      	str	r2, [sp, #8]
 800b536:	1b3a      	subs	r2, r7, r4
 800b538:	3a15      	subs	r2, #21
 800b53a:	f022 0203 	bic.w	r2, r2, #3
 800b53e:	3204      	adds	r2, #4
 800b540:	f104 0115 	add.w	r1, r4, #21
 800b544:	428f      	cmp	r7, r1
 800b546:	bf38      	it	cc
 800b548:	2204      	movcc	r2, #4
 800b54a:	9201      	str	r2, [sp, #4]
 800b54c:	9a02      	ldr	r2, [sp, #8]
 800b54e:	9303      	str	r3, [sp, #12]
 800b550:	429a      	cmp	r2, r3
 800b552:	d80c      	bhi.n	800b56e <__multiply+0x9e>
 800b554:	2e00      	cmp	r6, #0
 800b556:	dd03      	ble.n	800b560 <__multiply+0x90>
 800b558:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d05a      	beq.n	800b616 <__multiply+0x146>
 800b560:	6106      	str	r6, [r0, #16]
 800b562:	b005      	add	sp, #20
 800b564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b568:	f843 2b04 	str.w	r2, [r3], #4
 800b56c:	e7d8      	b.n	800b520 <__multiply+0x50>
 800b56e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b572:	f1ba 0f00 	cmp.w	sl, #0
 800b576:	d024      	beq.n	800b5c2 <__multiply+0xf2>
 800b578:	f104 0e14 	add.w	lr, r4, #20
 800b57c:	46a9      	mov	r9, r5
 800b57e:	f04f 0c00 	mov.w	ip, #0
 800b582:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b586:	f8d9 1000 	ldr.w	r1, [r9]
 800b58a:	fa1f fb82 	uxth.w	fp, r2
 800b58e:	b289      	uxth	r1, r1
 800b590:	fb0a 110b 	mla	r1, sl, fp, r1
 800b594:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b598:	f8d9 2000 	ldr.w	r2, [r9]
 800b59c:	4461      	add	r1, ip
 800b59e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b5a2:	fb0a c20b 	mla	r2, sl, fp, ip
 800b5a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b5aa:	b289      	uxth	r1, r1
 800b5ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b5b0:	4577      	cmp	r7, lr
 800b5b2:	f849 1b04 	str.w	r1, [r9], #4
 800b5b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b5ba:	d8e2      	bhi.n	800b582 <__multiply+0xb2>
 800b5bc:	9a01      	ldr	r2, [sp, #4]
 800b5be:	f845 c002 	str.w	ip, [r5, r2]
 800b5c2:	9a03      	ldr	r2, [sp, #12]
 800b5c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b5c8:	3304      	adds	r3, #4
 800b5ca:	f1b9 0f00 	cmp.w	r9, #0
 800b5ce:	d020      	beq.n	800b612 <__multiply+0x142>
 800b5d0:	6829      	ldr	r1, [r5, #0]
 800b5d2:	f104 0c14 	add.w	ip, r4, #20
 800b5d6:	46ae      	mov	lr, r5
 800b5d8:	f04f 0a00 	mov.w	sl, #0
 800b5dc:	f8bc b000 	ldrh.w	fp, [ip]
 800b5e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b5e4:	fb09 220b 	mla	r2, r9, fp, r2
 800b5e8:	4492      	add	sl, r2
 800b5ea:	b289      	uxth	r1, r1
 800b5ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b5f0:	f84e 1b04 	str.w	r1, [lr], #4
 800b5f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b5f8:	f8be 1000 	ldrh.w	r1, [lr]
 800b5fc:	0c12      	lsrs	r2, r2, #16
 800b5fe:	fb09 1102 	mla	r1, r9, r2, r1
 800b602:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b606:	4567      	cmp	r7, ip
 800b608:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b60c:	d8e6      	bhi.n	800b5dc <__multiply+0x10c>
 800b60e:	9a01      	ldr	r2, [sp, #4]
 800b610:	50a9      	str	r1, [r5, r2]
 800b612:	3504      	adds	r5, #4
 800b614:	e79a      	b.n	800b54c <__multiply+0x7c>
 800b616:	3e01      	subs	r6, #1
 800b618:	e79c      	b.n	800b554 <__multiply+0x84>
 800b61a:	bf00      	nop
 800b61c:	0800e4e0 	.word	0x0800e4e0
 800b620:	0800e56c 	.word	0x0800e56c

0800b624 <__pow5mult>:
 800b624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b628:	4615      	mov	r5, r2
 800b62a:	f012 0203 	ands.w	r2, r2, #3
 800b62e:	4606      	mov	r6, r0
 800b630:	460f      	mov	r7, r1
 800b632:	d007      	beq.n	800b644 <__pow5mult+0x20>
 800b634:	4c25      	ldr	r4, [pc, #148]	; (800b6cc <__pow5mult+0xa8>)
 800b636:	3a01      	subs	r2, #1
 800b638:	2300      	movs	r3, #0
 800b63a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b63e:	f7ff fe51 	bl	800b2e4 <__multadd>
 800b642:	4607      	mov	r7, r0
 800b644:	10ad      	asrs	r5, r5, #2
 800b646:	d03d      	beq.n	800b6c4 <__pow5mult+0xa0>
 800b648:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b64a:	b97c      	cbnz	r4, 800b66c <__pow5mult+0x48>
 800b64c:	2010      	movs	r0, #16
 800b64e:	f7ff fdcd 	bl	800b1ec <malloc>
 800b652:	4602      	mov	r2, r0
 800b654:	6270      	str	r0, [r6, #36]	; 0x24
 800b656:	b928      	cbnz	r0, 800b664 <__pow5mult+0x40>
 800b658:	4b1d      	ldr	r3, [pc, #116]	; (800b6d0 <__pow5mult+0xac>)
 800b65a:	481e      	ldr	r0, [pc, #120]	; (800b6d4 <__pow5mult+0xb0>)
 800b65c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b660:	f000 fd2c 	bl	800c0bc <__assert_func>
 800b664:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b668:	6004      	str	r4, [r0, #0]
 800b66a:	60c4      	str	r4, [r0, #12]
 800b66c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b670:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b674:	b94c      	cbnz	r4, 800b68a <__pow5mult+0x66>
 800b676:	f240 2171 	movw	r1, #625	; 0x271
 800b67a:	4630      	mov	r0, r6
 800b67c:	f7ff ff12 	bl	800b4a4 <__i2b>
 800b680:	2300      	movs	r3, #0
 800b682:	f8c8 0008 	str.w	r0, [r8, #8]
 800b686:	4604      	mov	r4, r0
 800b688:	6003      	str	r3, [r0, #0]
 800b68a:	f04f 0900 	mov.w	r9, #0
 800b68e:	07eb      	lsls	r3, r5, #31
 800b690:	d50a      	bpl.n	800b6a8 <__pow5mult+0x84>
 800b692:	4639      	mov	r1, r7
 800b694:	4622      	mov	r2, r4
 800b696:	4630      	mov	r0, r6
 800b698:	f7ff ff1a 	bl	800b4d0 <__multiply>
 800b69c:	4639      	mov	r1, r7
 800b69e:	4680      	mov	r8, r0
 800b6a0:	4630      	mov	r0, r6
 800b6a2:	f7ff fdfd 	bl	800b2a0 <_Bfree>
 800b6a6:	4647      	mov	r7, r8
 800b6a8:	106d      	asrs	r5, r5, #1
 800b6aa:	d00b      	beq.n	800b6c4 <__pow5mult+0xa0>
 800b6ac:	6820      	ldr	r0, [r4, #0]
 800b6ae:	b938      	cbnz	r0, 800b6c0 <__pow5mult+0x9c>
 800b6b0:	4622      	mov	r2, r4
 800b6b2:	4621      	mov	r1, r4
 800b6b4:	4630      	mov	r0, r6
 800b6b6:	f7ff ff0b 	bl	800b4d0 <__multiply>
 800b6ba:	6020      	str	r0, [r4, #0]
 800b6bc:	f8c0 9000 	str.w	r9, [r0]
 800b6c0:	4604      	mov	r4, r0
 800b6c2:	e7e4      	b.n	800b68e <__pow5mult+0x6a>
 800b6c4:	4638      	mov	r0, r7
 800b6c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6ca:	bf00      	nop
 800b6cc:	0800e6b8 	.word	0x0800e6b8
 800b6d0:	0800e46e 	.word	0x0800e46e
 800b6d4:	0800e56c 	.word	0x0800e56c

0800b6d8 <__lshift>:
 800b6d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6dc:	460c      	mov	r4, r1
 800b6de:	6849      	ldr	r1, [r1, #4]
 800b6e0:	6923      	ldr	r3, [r4, #16]
 800b6e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6e6:	68a3      	ldr	r3, [r4, #8]
 800b6e8:	4607      	mov	r7, r0
 800b6ea:	4691      	mov	r9, r2
 800b6ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6f0:	f108 0601 	add.w	r6, r8, #1
 800b6f4:	42b3      	cmp	r3, r6
 800b6f6:	db0b      	blt.n	800b710 <__lshift+0x38>
 800b6f8:	4638      	mov	r0, r7
 800b6fa:	f7ff fd91 	bl	800b220 <_Balloc>
 800b6fe:	4605      	mov	r5, r0
 800b700:	b948      	cbnz	r0, 800b716 <__lshift+0x3e>
 800b702:	4602      	mov	r2, r0
 800b704:	4b2a      	ldr	r3, [pc, #168]	; (800b7b0 <__lshift+0xd8>)
 800b706:	482b      	ldr	r0, [pc, #172]	; (800b7b4 <__lshift+0xdc>)
 800b708:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b70c:	f000 fcd6 	bl	800c0bc <__assert_func>
 800b710:	3101      	adds	r1, #1
 800b712:	005b      	lsls	r3, r3, #1
 800b714:	e7ee      	b.n	800b6f4 <__lshift+0x1c>
 800b716:	2300      	movs	r3, #0
 800b718:	f100 0114 	add.w	r1, r0, #20
 800b71c:	f100 0210 	add.w	r2, r0, #16
 800b720:	4618      	mov	r0, r3
 800b722:	4553      	cmp	r3, sl
 800b724:	db37      	blt.n	800b796 <__lshift+0xbe>
 800b726:	6920      	ldr	r0, [r4, #16]
 800b728:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b72c:	f104 0314 	add.w	r3, r4, #20
 800b730:	f019 091f 	ands.w	r9, r9, #31
 800b734:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b738:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b73c:	d02f      	beq.n	800b79e <__lshift+0xc6>
 800b73e:	f1c9 0e20 	rsb	lr, r9, #32
 800b742:	468a      	mov	sl, r1
 800b744:	f04f 0c00 	mov.w	ip, #0
 800b748:	681a      	ldr	r2, [r3, #0]
 800b74a:	fa02 f209 	lsl.w	r2, r2, r9
 800b74e:	ea42 020c 	orr.w	r2, r2, ip
 800b752:	f84a 2b04 	str.w	r2, [sl], #4
 800b756:	f853 2b04 	ldr.w	r2, [r3], #4
 800b75a:	4298      	cmp	r0, r3
 800b75c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b760:	d8f2      	bhi.n	800b748 <__lshift+0x70>
 800b762:	1b03      	subs	r3, r0, r4
 800b764:	3b15      	subs	r3, #21
 800b766:	f023 0303 	bic.w	r3, r3, #3
 800b76a:	3304      	adds	r3, #4
 800b76c:	f104 0215 	add.w	r2, r4, #21
 800b770:	4290      	cmp	r0, r2
 800b772:	bf38      	it	cc
 800b774:	2304      	movcc	r3, #4
 800b776:	f841 c003 	str.w	ip, [r1, r3]
 800b77a:	f1bc 0f00 	cmp.w	ip, #0
 800b77e:	d001      	beq.n	800b784 <__lshift+0xac>
 800b780:	f108 0602 	add.w	r6, r8, #2
 800b784:	3e01      	subs	r6, #1
 800b786:	4638      	mov	r0, r7
 800b788:	612e      	str	r6, [r5, #16]
 800b78a:	4621      	mov	r1, r4
 800b78c:	f7ff fd88 	bl	800b2a0 <_Bfree>
 800b790:	4628      	mov	r0, r5
 800b792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b796:	f842 0f04 	str.w	r0, [r2, #4]!
 800b79a:	3301      	adds	r3, #1
 800b79c:	e7c1      	b.n	800b722 <__lshift+0x4a>
 800b79e:	3904      	subs	r1, #4
 800b7a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b7a8:	4298      	cmp	r0, r3
 800b7aa:	d8f9      	bhi.n	800b7a0 <__lshift+0xc8>
 800b7ac:	e7ea      	b.n	800b784 <__lshift+0xac>
 800b7ae:	bf00      	nop
 800b7b0:	0800e4e0 	.word	0x0800e4e0
 800b7b4:	0800e56c 	.word	0x0800e56c

0800b7b8 <__mcmp>:
 800b7b8:	b530      	push	{r4, r5, lr}
 800b7ba:	6902      	ldr	r2, [r0, #16]
 800b7bc:	690c      	ldr	r4, [r1, #16]
 800b7be:	1b12      	subs	r2, r2, r4
 800b7c0:	d10e      	bne.n	800b7e0 <__mcmp+0x28>
 800b7c2:	f100 0314 	add.w	r3, r0, #20
 800b7c6:	3114      	adds	r1, #20
 800b7c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b7cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b7d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b7d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b7d8:	42a5      	cmp	r5, r4
 800b7da:	d003      	beq.n	800b7e4 <__mcmp+0x2c>
 800b7dc:	d305      	bcc.n	800b7ea <__mcmp+0x32>
 800b7de:	2201      	movs	r2, #1
 800b7e0:	4610      	mov	r0, r2
 800b7e2:	bd30      	pop	{r4, r5, pc}
 800b7e4:	4283      	cmp	r3, r0
 800b7e6:	d3f3      	bcc.n	800b7d0 <__mcmp+0x18>
 800b7e8:	e7fa      	b.n	800b7e0 <__mcmp+0x28>
 800b7ea:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ee:	e7f7      	b.n	800b7e0 <__mcmp+0x28>

0800b7f0 <__mdiff>:
 800b7f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f4:	460c      	mov	r4, r1
 800b7f6:	4606      	mov	r6, r0
 800b7f8:	4611      	mov	r1, r2
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	4690      	mov	r8, r2
 800b7fe:	f7ff ffdb 	bl	800b7b8 <__mcmp>
 800b802:	1e05      	subs	r5, r0, #0
 800b804:	d110      	bne.n	800b828 <__mdiff+0x38>
 800b806:	4629      	mov	r1, r5
 800b808:	4630      	mov	r0, r6
 800b80a:	f7ff fd09 	bl	800b220 <_Balloc>
 800b80e:	b930      	cbnz	r0, 800b81e <__mdiff+0x2e>
 800b810:	4b3a      	ldr	r3, [pc, #232]	; (800b8fc <__mdiff+0x10c>)
 800b812:	4602      	mov	r2, r0
 800b814:	f240 2132 	movw	r1, #562	; 0x232
 800b818:	4839      	ldr	r0, [pc, #228]	; (800b900 <__mdiff+0x110>)
 800b81a:	f000 fc4f 	bl	800c0bc <__assert_func>
 800b81e:	2301      	movs	r3, #1
 800b820:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b824:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b828:	bfa4      	itt	ge
 800b82a:	4643      	movge	r3, r8
 800b82c:	46a0      	movge	r8, r4
 800b82e:	4630      	mov	r0, r6
 800b830:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b834:	bfa6      	itte	ge
 800b836:	461c      	movge	r4, r3
 800b838:	2500      	movge	r5, #0
 800b83a:	2501      	movlt	r5, #1
 800b83c:	f7ff fcf0 	bl	800b220 <_Balloc>
 800b840:	b920      	cbnz	r0, 800b84c <__mdiff+0x5c>
 800b842:	4b2e      	ldr	r3, [pc, #184]	; (800b8fc <__mdiff+0x10c>)
 800b844:	4602      	mov	r2, r0
 800b846:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b84a:	e7e5      	b.n	800b818 <__mdiff+0x28>
 800b84c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b850:	6926      	ldr	r6, [r4, #16]
 800b852:	60c5      	str	r5, [r0, #12]
 800b854:	f104 0914 	add.w	r9, r4, #20
 800b858:	f108 0514 	add.w	r5, r8, #20
 800b85c:	f100 0e14 	add.w	lr, r0, #20
 800b860:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b864:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b868:	f108 0210 	add.w	r2, r8, #16
 800b86c:	46f2      	mov	sl, lr
 800b86e:	2100      	movs	r1, #0
 800b870:	f859 3b04 	ldr.w	r3, [r9], #4
 800b874:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b878:	fa1f f883 	uxth.w	r8, r3
 800b87c:	fa11 f18b 	uxtah	r1, r1, fp
 800b880:	0c1b      	lsrs	r3, r3, #16
 800b882:	eba1 0808 	sub.w	r8, r1, r8
 800b886:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b88a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b88e:	fa1f f888 	uxth.w	r8, r8
 800b892:	1419      	asrs	r1, r3, #16
 800b894:	454e      	cmp	r6, r9
 800b896:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b89a:	f84a 3b04 	str.w	r3, [sl], #4
 800b89e:	d8e7      	bhi.n	800b870 <__mdiff+0x80>
 800b8a0:	1b33      	subs	r3, r6, r4
 800b8a2:	3b15      	subs	r3, #21
 800b8a4:	f023 0303 	bic.w	r3, r3, #3
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	3415      	adds	r4, #21
 800b8ac:	42a6      	cmp	r6, r4
 800b8ae:	bf38      	it	cc
 800b8b0:	2304      	movcc	r3, #4
 800b8b2:	441d      	add	r5, r3
 800b8b4:	4473      	add	r3, lr
 800b8b6:	469e      	mov	lr, r3
 800b8b8:	462e      	mov	r6, r5
 800b8ba:	4566      	cmp	r6, ip
 800b8bc:	d30e      	bcc.n	800b8dc <__mdiff+0xec>
 800b8be:	f10c 0203 	add.w	r2, ip, #3
 800b8c2:	1b52      	subs	r2, r2, r5
 800b8c4:	f022 0203 	bic.w	r2, r2, #3
 800b8c8:	3d03      	subs	r5, #3
 800b8ca:	45ac      	cmp	ip, r5
 800b8cc:	bf38      	it	cc
 800b8ce:	2200      	movcc	r2, #0
 800b8d0:	441a      	add	r2, r3
 800b8d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b8d6:	b17b      	cbz	r3, 800b8f8 <__mdiff+0x108>
 800b8d8:	6107      	str	r7, [r0, #16]
 800b8da:	e7a3      	b.n	800b824 <__mdiff+0x34>
 800b8dc:	f856 8b04 	ldr.w	r8, [r6], #4
 800b8e0:	fa11 f288 	uxtah	r2, r1, r8
 800b8e4:	1414      	asrs	r4, r2, #16
 800b8e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b8ea:	b292      	uxth	r2, r2
 800b8ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b8f0:	f84e 2b04 	str.w	r2, [lr], #4
 800b8f4:	1421      	asrs	r1, r4, #16
 800b8f6:	e7e0      	b.n	800b8ba <__mdiff+0xca>
 800b8f8:	3f01      	subs	r7, #1
 800b8fa:	e7ea      	b.n	800b8d2 <__mdiff+0xe2>
 800b8fc:	0800e4e0 	.word	0x0800e4e0
 800b900:	0800e56c 	.word	0x0800e56c

0800b904 <__ulp>:
 800b904:	b082      	sub	sp, #8
 800b906:	ed8d 0b00 	vstr	d0, [sp]
 800b90a:	9b01      	ldr	r3, [sp, #4]
 800b90c:	4912      	ldr	r1, [pc, #72]	; (800b958 <__ulp+0x54>)
 800b90e:	4019      	ands	r1, r3
 800b910:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b914:	2900      	cmp	r1, #0
 800b916:	dd05      	ble.n	800b924 <__ulp+0x20>
 800b918:	2200      	movs	r2, #0
 800b91a:	460b      	mov	r3, r1
 800b91c:	ec43 2b10 	vmov	d0, r2, r3
 800b920:	b002      	add	sp, #8
 800b922:	4770      	bx	lr
 800b924:	4249      	negs	r1, r1
 800b926:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b92a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b92e:	f04f 0200 	mov.w	r2, #0
 800b932:	f04f 0300 	mov.w	r3, #0
 800b936:	da04      	bge.n	800b942 <__ulp+0x3e>
 800b938:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b93c:	fa41 f300 	asr.w	r3, r1, r0
 800b940:	e7ec      	b.n	800b91c <__ulp+0x18>
 800b942:	f1a0 0114 	sub.w	r1, r0, #20
 800b946:	291e      	cmp	r1, #30
 800b948:	bfda      	itte	le
 800b94a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b94e:	fa20 f101 	lsrle.w	r1, r0, r1
 800b952:	2101      	movgt	r1, #1
 800b954:	460a      	mov	r2, r1
 800b956:	e7e1      	b.n	800b91c <__ulp+0x18>
 800b958:	7ff00000 	.word	0x7ff00000

0800b95c <__b2d>:
 800b95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b95e:	6905      	ldr	r5, [r0, #16]
 800b960:	f100 0714 	add.w	r7, r0, #20
 800b964:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b968:	1f2e      	subs	r6, r5, #4
 800b96a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b96e:	4620      	mov	r0, r4
 800b970:	f7ff fd48 	bl	800b404 <__hi0bits>
 800b974:	f1c0 0320 	rsb	r3, r0, #32
 800b978:	280a      	cmp	r0, #10
 800b97a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b9f8 <__b2d+0x9c>
 800b97e:	600b      	str	r3, [r1, #0]
 800b980:	dc14      	bgt.n	800b9ac <__b2d+0x50>
 800b982:	f1c0 0e0b 	rsb	lr, r0, #11
 800b986:	fa24 f10e 	lsr.w	r1, r4, lr
 800b98a:	42b7      	cmp	r7, r6
 800b98c:	ea41 030c 	orr.w	r3, r1, ip
 800b990:	bf34      	ite	cc
 800b992:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b996:	2100      	movcs	r1, #0
 800b998:	3015      	adds	r0, #21
 800b99a:	fa04 f000 	lsl.w	r0, r4, r0
 800b99e:	fa21 f10e 	lsr.w	r1, r1, lr
 800b9a2:	ea40 0201 	orr.w	r2, r0, r1
 800b9a6:	ec43 2b10 	vmov	d0, r2, r3
 800b9aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9ac:	42b7      	cmp	r7, r6
 800b9ae:	bf3a      	itte	cc
 800b9b0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b9b4:	f1a5 0608 	subcc.w	r6, r5, #8
 800b9b8:	2100      	movcs	r1, #0
 800b9ba:	380b      	subs	r0, #11
 800b9bc:	d017      	beq.n	800b9ee <__b2d+0x92>
 800b9be:	f1c0 0c20 	rsb	ip, r0, #32
 800b9c2:	fa04 f500 	lsl.w	r5, r4, r0
 800b9c6:	42be      	cmp	r6, r7
 800b9c8:	fa21 f40c 	lsr.w	r4, r1, ip
 800b9cc:	ea45 0504 	orr.w	r5, r5, r4
 800b9d0:	bf8c      	ite	hi
 800b9d2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b9d6:	2400      	movls	r4, #0
 800b9d8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b9dc:	fa01 f000 	lsl.w	r0, r1, r0
 800b9e0:	fa24 f40c 	lsr.w	r4, r4, ip
 800b9e4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b9e8:	ea40 0204 	orr.w	r2, r0, r4
 800b9ec:	e7db      	b.n	800b9a6 <__b2d+0x4a>
 800b9ee:	ea44 030c 	orr.w	r3, r4, ip
 800b9f2:	460a      	mov	r2, r1
 800b9f4:	e7d7      	b.n	800b9a6 <__b2d+0x4a>
 800b9f6:	bf00      	nop
 800b9f8:	3ff00000 	.word	0x3ff00000

0800b9fc <__d2b>:
 800b9fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba00:	4689      	mov	r9, r1
 800ba02:	2101      	movs	r1, #1
 800ba04:	ec57 6b10 	vmov	r6, r7, d0
 800ba08:	4690      	mov	r8, r2
 800ba0a:	f7ff fc09 	bl	800b220 <_Balloc>
 800ba0e:	4604      	mov	r4, r0
 800ba10:	b930      	cbnz	r0, 800ba20 <__d2b+0x24>
 800ba12:	4602      	mov	r2, r0
 800ba14:	4b25      	ldr	r3, [pc, #148]	; (800baac <__d2b+0xb0>)
 800ba16:	4826      	ldr	r0, [pc, #152]	; (800bab0 <__d2b+0xb4>)
 800ba18:	f240 310a 	movw	r1, #778	; 0x30a
 800ba1c:	f000 fb4e 	bl	800c0bc <__assert_func>
 800ba20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ba24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba28:	bb35      	cbnz	r5, 800ba78 <__d2b+0x7c>
 800ba2a:	2e00      	cmp	r6, #0
 800ba2c:	9301      	str	r3, [sp, #4]
 800ba2e:	d028      	beq.n	800ba82 <__d2b+0x86>
 800ba30:	4668      	mov	r0, sp
 800ba32:	9600      	str	r6, [sp, #0]
 800ba34:	f7ff fd06 	bl	800b444 <__lo0bits>
 800ba38:	9900      	ldr	r1, [sp, #0]
 800ba3a:	b300      	cbz	r0, 800ba7e <__d2b+0x82>
 800ba3c:	9a01      	ldr	r2, [sp, #4]
 800ba3e:	f1c0 0320 	rsb	r3, r0, #32
 800ba42:	fa02 f303 	lsl.w	r3, r2, r3
 800ba46:	430b      	orrs	r3, r1
 800ba48:	40c2      	lsrs	r2, r0
 800ba4a:	6163      	str	r3, [r4, #20]
 800ba4c:	9201      	str	r2, [sp, #4]
 800ba4e:	9b01      	ldr	r3, [sp, #4]
 800ba50:	61a3      	str	r3, [r4, #24]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	bf14      	ite	ne
 800ba56:	2202      	movne	r2, #2
 800ba58:	2201      	moveq	r2, #1
 800ba5a:	6122      	str	r2, [r4, #16]
 800ba5c:	b1d5      	cbz	r5, 800ba94 <__d2b+0x98>
 800ba5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ba62:	4405      	add	r5, r0
 800ba64:	f8c9 5000 	str.w	r5, [r9]
 800ba68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ba6c:	f8c8 0000 	str.w	r0, [r8]
 800ba70:	4620      	mov	r0, r4
 800ba72:	b003      	add	sp, #12
 800ba74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba7c:	e7d5      	b.n	800ba2a <__d2b+0x2e>
 800ba7e:	6161      	str	r1, [r4, #20]
 800ba80:	e7e5      	b.n	800ba4e <__d2b+0x52>
 800ba82:	a801      	add	r0, sp, #4
 800ba84:	f7ff fcde 	bl	800b444 <__lo0bits>
 800ba88:	9b01      	ldr	r3, [sp, #4]
 800ba8a:	6163      	str	r3, [r4, #20]
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	6122      	str	r2, [r4, #16]
 800ba90:	3020      	adds	r0, #32
 800ba92:	e7e3      	b.n	800ba5c <__d2b+0x60>
 800ba94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ba98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ba9c:	f8c9 0000 	str.w	r0, [r9]
 800baa0:	6918      	ldr	r0, [r3, #16]
 800baa2:	f7ff fcaf 	bl	800b404 <__hi0bits>
 800baa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800baaa:	e7df      	b.n	800ba6c <__d2b+0x70>
 800baac:	0800e4e0 	.word	0x0800e4e0
 800bab0:	0800e56c 	.word	0x0800e56c

0800bab4 <__ratio>:
 800bab4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab8:	4688      	mov	r8, r1
 800baba:	4669      	mov	r1, sp
 800babc:	4681      	mov	r9, r0
 800babe:	f7ff ff4d 	bl	800b95c <__b2d>
 800bac2:	a901      	add	r1, sp, #4
 800bac4:	4640      	mov	r0, r8
 800bac6:	ec55 4b10 	vmov	r4, r5, d0
 800baca:	f7ff ff47 	bl	800b95c <__b2d>
 800bace:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bad2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bad6:	eba3 0c02 	sub.w	ip, r3, r2
 800bada:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bade:	1a9b      	subs	r3, r3, r2
 800bae0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bae4:	ec51 0b10 	vmov	r0, r1, d0
 800bae8:	2b00      	cmp	r3, #0
 800baea:	bfd6      	itet	le
 800baec:	460a      	movle	r2, r1
 800baee:	462a      	movgt	r2, r5
 800baf0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800baf4:	468b      	mov	fp, r1
 800baf6:	462f      	mov	r7, r5
 800baf8:	bfd4      	ite	le
 800bafa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bafe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bb02:	4620      	mov	r0, r4
 800bb04:	ee10 2a10 	vmov	r2, s0
 800bb08:	465b      	mov	r3, fp
 800bb0a:	4639      	mov	r1, r7
 800bb0c:	f7f4 fea6 	bl	800085c <__aeabi_ddiv>
 800bb10:	ec41 0b10 	vmov	d0, r0, r1
 800bb14:	b003      	add	sp, #12
 800bb16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bb1a <__copybits>:
 800bb1a:	3901      	subs	r1, #1
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	1149      	asrs	r1, r1, #5
 800bb20:	6914      	ldr	r4, [r2, #16]
 800bb22:	3101      	adds	r1, #1
 800bb24:	f102 0314 	add.w	r3, r2, #20
 800bb28:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bb2c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bb30:	1f05      	subs	r5, r0, #4
 800bb32:	42a3      	cmp	r3, r4
 800bb34:	d30c      	bcc.n	800bb50 <__copybits+0x36>
 800bb36:	1aa3      	subs	r3, r4, r2
 800bb38:	3b11      	subs	r3, #17
 800bb3a:	f023 0303 	bic.w	r3, r3, #3
 800bb3e:	3211      	adds	r2, #17
 800bb40:	42a2      	cmp	r2, r4
 800bb42:	bf88      	it	hi
 800bb44:	2300      	movhi	r3, #0
 800bb46:	4418      	add	r0, r3
 800bb48:	2300      	movs	r3, #0
 800bb4a:	4288      	cmp	r0, r1
 800bb4c:	d305      	bcc.n	800bb5a <__copybits+0x40>
 800bb4e:	bd70      	pop	{r4, r5, r6, pc}
 800bb50:	f853 6b04 	ldr.w	r6, [r3], #4
 800bb54:	f845 6f04 	str.w	r6, [r5, #4]!
 800bb58:	e7eb      	b.n	800bb32 <__copybits+0x18>
 800bb5a:	f840 3b04 	str.w	r3, [r0], #4
 800bb5e:	e7f4      	b.n	800bb4a <__copybits+0x30>

0800bb60 <__any_on>:
 800bb60:	f100 0214 	add.w	r2, r0, #20
 800bb64:	6900      	ldr	r0, [r0, #16]
 800bb66:	114b      	asrs	r3, r1, #5
 800bb68:	4298      	cmp	r0, r3
 800bb6a:	b510      	push	{r4, lr}
 800bb6c:	db11      	blt.n	800bb92 <__any_on+0x32>
 800bb6e:	dd0a      	ble.n	800bb86 <__any_on+0x26>
 800bb70:	f011 011f 	ands.w	r1, r1, #31
 800bb74:	d007      	beq.n	800bb86 <__any_on+0x26>
 800bb76:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bb7a:	fa24 f001 	lsr.w	r0, r4, r1
 800bb7e:	fa00 f101 	lsl.w	r1, r0, r1
 800bb82:	428c      	cmp	r4, r1
 800bb84:	d10b      	bne.n	800bb9e <__any_on+0x3e>
 800bb86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bb8a:	4293      	cmp	r3, r2
 800bb8c:	d803      	bhi.n	800bb96 <__any_on+0x36>
 800bb8e:	2000      	movs	r0, #0
 800bb90:	bd10      	pop	{r4, pc}
 800bb92:	4603      	mov	r3, r0
 800bb94:	e7f7      	b.n	800bb86 <__any_on+0x26>
 800bb96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bb9a:	2900      	cmp	r1, #0
 800bb9c:	d0f5      	beq.n	800bb8a <__any_on+0x2a>
 800bb9e:	2001      	movs	r0, #1
 800bba0:	e7f6      	b.n	800bb90 <__any_on+0x30>

0800bba2 <_calloc_r>:
 800bba2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bba4:	fba1 2402 	umull	r2, r4, r1, r2
 800bba8:	b94c      	cbnz	r4, 800bbbe <_calloc_r+0x1c>
 800bbaa:	4611      	mov	r1, r2
 800bbac:	9201      	str	r2, [sp, #4]
 800bbae:	f000 f87b 	bl	800bca8 <_malloc_r>
 800bbb2:	9a01      	ldr	r2, [sp, #4]
 800bbb4:	4605      	mov	r5, r0
 800bbb6:	b930      	cbnz	r0, 800bbc6 <_calloc_r+0x24>
 800bbb8:	4628      	mov	r0, r5
 800bbba:	b003      	add	sp, #12
 800bbbc:	bd30      	pop	{r4, r5, pc}
 800bbbe:	220c      	movs	r2, #12
 800bbc0:	6002      	str	r2, [r0, #0]
 800bbc2:	2500      	movs	r5, #0
 800bbc4:	e7f8      	b.n	800bbb8 <_calloc_r+0x16>
 800bbc6:	4621      	mov	r1, r4
 800bbc8:	f7fc fbce 	bl	8008368 <memset>
 800bbcc:	e7f4      	b.n	800bbb8 <_calloc_r+0x16>
	...

0800bbd0 <_free_r>:
 800bbd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bbd2:	2900      	cmp	r1, #0
 800bbd4:	d044      	beq.n	800bc60 <_free_r+0x90>
 800bbd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbda:	9001      	str	r0, [sp, #4]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	f1a1 0404 	sub.w	r4, r1, #4
 800bbe2:	bfb8      	it	lt
 800bbe4:	18e4      	addlt	r4, r4, r3
 800bbe6:	f000 fab3 	bl	800c150 <__malloc_lock>
 800bbea:	4a1e      	ldr	r2, [pc, #120]	; (800bc64 <_free_r+0x94>)
 800bbec:	9801      	ldr	r0, [sp, #4]
 800bbee:	6813      	ldr	r3, [r2, #0]
 800bbf0:	b933      	cbnz	r3, 800bc00 <_free_r+0x30>
 800bbf2:	6063      	str	r3, [r4, #4]
 800bbf4:	6014      	str	r4, [r2, #0]
 800bbf6:	b003      	add	sp, #12
 800bbf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bbfc:	f000 baae 	b.w	800c15c <__malloc_unlock>
 800bc00:	42a3      	cmp	r3, r4
 800bc02:	d908      	bls.n	800bc16 <_free_r+0x46>
 800bc04:	6825      	ldr	r5, [r4, #0]
 800bc06:	1961      	adds	r1, r4, r5
 800bc08:	428b      	cmp	r3, r1
 800bc0a:	bf01      	itttt	eq
 800bc0c:	6819      	ldreq	r1, [r3, #0]
 800bc0e:	685b      	ldreq	r3, [r3, #4]
 800bc10:	1949      	addeq	r1, r1, r5
 800bc12:	6021      	streq	r1, [r4, #0]
 800bc14:	e7ed      	b.n	800bbf2 <_free_r+0x22>
 800bc16:	461a      	mov	r2, r3
 800bc18:	685b      	ldr	r3, [r3, #4]
 800bc1a:	b10b      	cbz	r3, 800bc20 <_free_r+0x50>
 800bc1c:	42a3      	cmp	r3, r4
 800bc1e:	d9fa      	bls.n	800bc16 <_free_r+0x46>
 800bc20:	6811      	ldr	r1, [r2, #0]
 800bc22:	1855      	adds	r5, r2, r1
 800bc24:	42a5      	cmp	r5, r4
 800bc26:	d10b      	bne.n	800bc40 <_free_r+0x70>
 800bc28:	6824      	ldr	r4, [r4, #0]
 800bc2a:	4421      	add	r1, r4
 800bc2c:	1854      	adds	r4, r2, r1
 800bc2e:	42a3      	cmp	r3, r4
 800bc30:	6011      	str	r1, [r2, #0]
 800bc32:	d1e0      	bne.n	800bbf6 <_free_r+0x26>
 800bc34:	681c      	ldr	r4, [r3, #0]
 800bc36:	685b      	ldr	r3, [r3, #4]
 800bc38:	6053      	str	r3, [r2, #4]
 800bc3a:	4421      	add	r1, r4
 800bc3c:	6011      	str	r1, [r2, #0]
 800bc3e:	e7da      	b.n	800bbf6 <_free_r+0x26>
 800bc40:	d902      	bls.n	800bc48 <_free_r+0x78>
 800bc42:	230c      	movs	r3, #12
 800bc44:	6003      	str	r3, [r0, #0]
 800bc46:	e7d6      	b.n	800bbf6 <_free_r+0x26>
 800bc48:	6825      	ldr	r5, [r4, #0]
 800bc4a:	1961      	adds	r1, r4, r5
 800bc4c:	428b      	cmp	r3, r1
 800bc4e:	bf04      	itt	eq
 800bc50:	6819      	ldreq	r1, [r3, #0]
 800bc52:	685b      	ldreq	r3, [r3, #4]
 800bc54:	6063      	str	r3, [r4, #4]
 800bc56:	bf04      	itt	eq
 800bc58:	1949      	addeq	r1, r1, r5
 800bc5a:	6021      	streq	r1, [r4, #0]
 800bc5c:	6054      	str	r4, [r2, #4]
 800bc5e:	e7ca      	b.n	800bbf6 <_free_r+0x26>
 800bc60:	b003      	add	sp, #12
 800bc62:	bd30      	pop	{r4, r5, pc}
 800bc64:	20000ed0 	.word	0x20000ed0

0800bc68 <sbrk_aligned>:
 800bc68:	b570      	push	{r4, r5, r6, lr}
 800bc6a:	4e0e      	ldr	r6, [pc, #56]	; (800bca4 <sbrk_aligned+0x3c>)
 800bc6c:	460c      	mov	r4, r1
 800bc6e:	6831      	ldr	r1, [r6, #0]
 800bc70:	4605      	mov	r5, r0
 800bc72:	b911      	cbnz	r1, 800bc7a <sbrk_aligned+0x12>
 800bc74:	f000 f9f0 	bl	800c058 <_sbrk_r>
 800bc78:	6030      	str	r0, [r6, #0]
 800bc7a:	4621      	mov	r1, r4
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	f000 f9eb 	bl	800c058 <_sbrk_r>
 800bc82:	1c43      	adds	r3, r0, #1
 800bc84:	d00a      	beq.n	800bc9c <sbrk_aligned+0x34>
 800bc86:	1cc4      	adds	r4, r0, #3
 800bc88:	f024 0403 	bic.w	r4, r4, #3
 800bc8c:	42a0      	cmp	r0, r4
 800bc8e:	d007      	beq.n	800bca0 <sbrk_aligned+0x38>
 800bc90:	1a21      	subs	r1, r4, r0
 800bc92:	4628      	mov	r0, r5
 800bc94:	f000 f9e0 	bl	800c058 <_sbrk_r>
 800bc98:	3001      	adds	r0, #1
 800bc9a:	d101      	bne.n	800bca0 <sbrk_aligned+0x38>
 800bc9c:	f04f 34ff 	mov.w	r4, #4294967295
 800bca0:	4620      	mov	r0, r4
 800bca2:	bd70      	pop	{r4, r5, r6, pc}
 800bca4:	20000ed4 	.word	0x20000ed4

0800bca8 <_malloc_r>:
 800bca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcac:	1ccd      	adds	r5, r1, #3
 800bcae:	f025 0503 	bic.w	r5, r5, #3
 800bcb2:	3508      	adds	r5, #8
 800bcb4:	2d0c      	cmp	r5, #12
 800bcb6:	bf38      	it	cc
 800bcb8:	250c      	movcc	r5, #12
 800bcba:	2d00      	cmp	r5, #0
 800bcbc:	4607      	mov	r7, r0
 800bcbe:	db01      	blt.n	800bcc4 <_malloc_r+0x1c>
 800bcc0:	42a9      	cmp	r1, r5
 800bcc2:	d905      	bls.n	800bcd0 <_malloc_r+0x28>
 800bcc4:	230c      	movs	r3, #12
 800bcc6:	603b      	str	r3, [r7, #0]
 800bcc8:	2600      	movs	r6, #0
 800bcca:	4630      	mov	r0, r6
 800bccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcd0:	4e2e      	ldr	r6, [pc, #184]	; (800bd8c <_malloc_r+0xe4>)
 800bcd2:	f000 fa3d 	bl	800c150 <__malloc_lock>
 800bcd6:	6833      	ldr	r3, [r6, #0]
 800bcd8:	461c      	mov	r4, r3
 800bcda:	bb34      	cbnz	r4, 800bd2a <_malloc_r+0x82>
 800bcdc:	4629      	mov	r1, r5
 800bcde:	4638      	mov	r0, r7
 800bce0:	f7ff ffc2 	bl	800bc68 <sbrk_aligned>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	4604      	mov	r4, r0
 800bce8:	d14d      	bne.n	800bd86 <_malloc_r+0xde>
 800bcea:	6834      	ldr	r4, [r6, #0]
 800bcec:	4626      	mov	r6, r4
 800bcee:	2e00      	cmp	r6, #0
 800bcf0:	d140      	bne.n	800bd74 <_malloc_r+0xcc>
 800bcf2:	6823      	ldr	r3, [r4, #0]
 800bcf4:	4631      	mov	r1, r6
 800bcf6:	4638      	mov	r0, r7
 800bcf8:	eb04 0803 	add.w	r8, r4, r3
 800bcfc:	f000 f9ac 	bl	800c058 <_sbrk_r>
 800bd00:	4580      	cmp	r8, r0
 800bd02:	d13a      	bne.n	800bd7a <_malloc_r+0xd2>
 800bd04:	6821      	ldr	r1, [r4, #0]
 800bd06:	3503      	adds	r5, #3
 800bd08:	1a6d      	subs	r5, r5, r1
 800bd0a:	f025 0503 	bic.w	r5, r5, #3
 800bd0e:	3508      	adds	r5, #8
 800bd10:	2d0c      	cmp	r5, #12
 800bd12:	bf38      	it	cc
 800bd14:	250c      	movcc	r5, #12
 800bd16:	4629      	mov	r1, r5
 800bd18:	4638      	mov	r0, r7
 800bd1a:	f7ff ffa5 	bl	800bc68 <sbrk_aligned>
 800bd1e:	3001      	adds	r0, #1
 800bd20:	d02b      	beq.n	800bd7a <_malloc_r+0xd2>
 800bd22:	6823      	ldr	r3, [r4, #0]
 800bd24:	442b      	add	r3, r5
 800bd26:	6023      	str	r3, [r4, #0]
 800bd28:	e00e      	b.n	800bd48 <_malloc_r+0xa0>
 800bd2a:	6822      	ldr	r2, [r4, #0]
 800bd2c:	1b52      	subs	r2, r2, r5
 800bd2e:	d41e      	bmi.n	800bd6e <_malloc_r+0xc6>
 800bd30:	2a0b      	cmp	r2, #11
 800bd32:	d916      	bls.n	800bd62 <_malloc_r+0xba>
 800bd34:	1961      	adds	r1, r4, r5
 800bd36:	42a3      	cmp	r3, r4
 800bd38:	6025      	str	r5, [r4, #0]
 800bd3a:	bf18      	it	ne
 800bd3c:	6059      	strne	r1, [r3, #4]
 800bd3e:	6863      	ldr	r3, [r4, #4]
 800bd40:	bf08      	it	eq
 800bd42:	6031      	streq	r1, [r6, #0]
 800bd44:	5162      	str	r2, [r4, r5]
 800bd46:	604b      	str	r3, [r1, #4]
 800bd48:	4638      	mov	r0, r7
 800bd4a:	f104 060b 	add.w	r6, r4, #11
 800bd4e:	f000 fa05 	bl	800c15c <__malloc_unlock>
 800bd52:	f026 0607 	bic.w	r6, r6, #7
 800bd56:	1d23      	adds	r3, r4, #4
 800bd58:	1af2      	subs	r2, r6, r3
 800bd5a:	d0b6      	beq.n	800bcca <_malloc_r+0x22>
 800bd5c:	1b9b      	subs	r3, r3, r6
 800bd5e:	50a3      	str	r3, [r4, r2]
 800bd60:	e7b3      	b.n	800bcca <_malloc_r+0x22>
 800bd62:	6862      	ldr	r2, [r4, #4]
 800bd64:	42a3      	cmp	r3, r4
 800bd66:	bf0c      	ite	eq
 800bd68:	6032      	streq	r2, [r6, #0]
 800bd6a:	605a      	strne	r2, [r3, #4]
 800bd6c:	e7ec      	b.n	800bd48 <_malloc_r+0xa0>
 800bd6e:	4623      	mov	r3, r4
 800bd70:	6864      	ldr	r4, [r4, #4]
 800bd72:	e7b2      	b.n	800bcda <_malloc_r+0x32>
 800bd74:	4634      	mov	r4, r6
 800bd76:	6876      	ldr	r6, [r6, #4]
 800bd78:	e7b9      	b.n	800bcee <_malloc_r+0x46>
 800bd7a:	230c      	movs	r3, #12
 800bd7c:	603b      	str	r3, [r7, #0]
 800bd7e:	4638      	mov	r0, r7
 800bd80:	f000 f9ec 	bl	800c15c <__malloc_unlock>
 800bd84:	e7a1      	b.n	800bcca <_malloc_r+0x22>
 800bd86:	6025      	str	r5, [r4, #0]
 800bd88:	e7de      	b.n	800bd48 <_malloc_r+0xa0>
 800bd8a:	bf00      	nop
 800bd8c:	20000ed0 	.word	0x20000ed0

0800bd90 <__ssputs_r>:
 800bd90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd94:	688e      	ldr	r6, [r1, #8]
 800bd96:	429e      	cmp	r6, r3
 800bd98:	4682      	mov	sl, r0
 800bd9a:	460c      	mov	r4, r1
 800bd9c:	4690      	mov	r8, r2
 800bd9e:	461f      	mov	r7, r3
 800bda0:	d838      	bhi.n	800be14 <__ssputs_r+0x84>
 800bda2:	898a      	ldrh	r2, [r1, #12]
 800bda4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bda8:	d032      	beq.n	800be10 <__ssputs_r+0x80>
 800bdaa:	6825      	ldr	r5, [r4, #0]
 800bdac:	6909      	ldr	r1, [r1, #16]
 800bdae:	eba5 0901 	sub.w	r9, r5, r1
 800bdb2:	6965      	ldr	r5, [r4, #20]
 800bdb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bdb8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bdbc:	3301      	adds	r3, #1
 800bdbe:	444b      	add	r3, r9
 800bdc0:	106d      	asrs	r5, r5, #1
 800bdc2:	429d      	cmp	r5, r3
 800bdc4:	bf38      	it	cc
 800bdc6:	461d      	movcc	r5, r3
 800bdc8:	0553      	lsls	r3, r2, #21
 800bdca:	d531      	bpl.n	800be30 <__ssputs_r+0xa0>
 800bdcc:	4629      	mov	r1, r5
 800bdce:	f7ff ff6b 	bl	800bca8 <_malloc_r>
 800bdd2:	4606      	mov	r6, r0
 800bdd4:	b950      	cbnz	r0, 800bdec <__ssputs_r+0x5c>
 800bdd6:	230c      	movs	r3, #12
 800bdd8:	f8ca 3000 	str.w	r3, [sl]
 800bddc:	89a3      	ldrh	r3, [r4, #12]
 800bdde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bde2:	81a3      	strh	r3, [r4, #12]
 800bde4:	f04f 30ff 	mov.w	r0, #4294967295
 800bde8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdec:	6921      	ldr	r1, [r4, #16]
 800bdee:	464a      	mov	r2, r9
 800bdf0:	f7fc faac 	bl	800834c <memcpy>
 800bdf4:	89a3      	ldrh	r3, [r4, #12]
 800bdf6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bdfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdfe:	81a3      	strh	r3, [r4, #12]
 800be00:	6126      	str	r6, [r4, #16]
 800be02:	6165      	str	r5, [r4, #20]
 800be04:	444e      	add	r6, r9
 800be06:	eba5 0509 	sub.w	r5, r5, r9
 800be0a:	6026      	str	r6, [r4, #0]
 800be0c:	60a5      	str	r5, [r4, #8]
 800be0e:	463e      	mov	r6, r7
 800be10:	42be      	cmp	r6, r7
 800be12:	d900      	bls.n	800be16 <__ssputs_r+0x86>
 800be14:	463e      	mov	r6, r7
 800be16:	6820      	ldr	r0, [r4, #0]
 800be18:	4632      	mov	r2, r6
 800be1a:	4641      	mov	r1, r8
 800be1c:	f000 f97e 	bl	800c11c <memmove>
 800be20:	68a3      	ldr	r3, [r4, #8]
 800be22:	1b9b      	subs	r3, r3, r6
 800be24:	60a3      	str	r3, [r4, #8]
 800be26:	6823      	ldr	r3, [r4, #0]
 800be28:	4433      	add	r3, r6
 800be2a:	6023      	str	r3, [r4, #0]
 800be2c:	2000      	movs	r0, #0
 800be2e:	e7db      	b.n	800bde8 <__ssputs_r+0x58>
 800be30:	462a      	mov	r2, r5
 800be32:	f000 f999 	bl	800c168 <_realloc_r>
 800be36:	4606      	mov	r6, r0
 800be38:	2800      	cmp	r0, #0
 800be3a:	d1e1      	bne.n	800be00 <__ssputs_r+0x70>
 800be3c:	6921      	ldr	r1, [r4, #16]
 800be3e:	4650      	mov	r0, sl
 800be40:	f7ff fec6 	bl	800bbd0 <_free_r>
 800be44:	e7c7      	b.n	800bdd6 <__ssputs_r+0x46>
	...

0800be48 <_svfiprintf_r>:
 800be48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be4c:	4698      	mov	r8, r3
 800be4e:	898b      	ldrh	r3, [r1, #12]
 800be50:	061b      	lsls	r3, r3, #24
 800be52:	b09d      	sub	sp, #116	; 0x74
 800be54:	4607      	mov	r7, r0
 800be56:	460d      	mov	r5, r1
 800be58:	4614      	mov	r4, r2
 800be5a:	d50e      	bpl.n	800be7a <_svfiprintf_r+0x32>
 800be5c:	690b      	ldr	r3, [r1, #16]
 800be5e:	b963      	cbnz	r3, 800be7a <_svfiprintf_r+0x32>
 800be60:	2140      	movs	r1, #64	; 0x40
 800be62:	f7ff ff21 	bl	800bca8 <_malloc_r>
 800be66:	6028      	str	r0, [r5, #0]
 800be68:	6128      	str	r0, [r5, #16]
 800be6a:	b920      	cbnz	r0, 800be76 <_svfiprintf_r+0x2e>
 800be6c:	230c      	movs	r3, #12
 800be6e:	603b      	str	r3, [r7, #0]
 800be70:	f04f 30ff 	mov.w	r0, #4294967295
 800be74:	e0d1      	b.n	800c01a <_svfiprintf_r+0x1d2>
 800be76:	2340      	movs	r3, #64	; 0x40
 800be78:	616b      	str	r3, [r5, #20]
 800be7a:	2300      	movs	r3, #0
 800be7c:	9309      	str	r3, [sp, #36]	; 0x24
 800be7e:	2320      	movs	r3, #32
 800be80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be84:	f8cd 800c 	str.w	r8, [sp, #12]
 800be88:	2330      	movs	r3, #48	; 0x30
 800be8a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c034 <_svfiprintf_r+0x1ec>
 800be8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be92:	f04f 0901 	mov.w	r9, #1
 800be96:	4623      	mov	r3, r4
 800be98:	469a      	mov	sl, r3
 800be9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be9e:	b10a      	cbz	r2, 800bea4 <_svfiprintf_r+0x5c>
 800bea0:	2a25      	cmp	r2, #37	; 0x25
 800bea2:	d1f9      	bne.n	800be98 <_svfiprintf_r+0x50>
 800bea4:	ebba 0b04 	subs.w	fp, sl, r4
 800bea8:	d00b      	beq.n	800bec2 <_svfiprintf_r+0x7a>
 800beaa:	465b      	mov	r3, fp
 800beac:	4622      	mov	r2, r4
 800beae:	4629      	mov	r1, r5
 800beb0:	4638      	mov	r0, r7
 800beb2:	f7ff ff6d 	bl	800bd90 <__ssputs_r>
 800beb6:	3001      	adds	r0, #1
 800beb8:	f000 80aa 	beq.w	800c010 <_svfiprintf_r+0x1c8>
 800bebc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bebe:	445a      	add	r2, fp
 800bec0:	9209      	str	r2, [sp, #36]	; 0x24
 800bec2:	f89a 3000 	ldrb.w	r3, [sl]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	f000 80a2 	beq.w	800c010 <_svfiprintf_r+0x1c8>
 800becc:	2300      	movs	r3, #0
 800bece:	f04f 32ff 	mov.w	r2, #4294967295
 800bed2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bed6:	f10a 0a01 	add.w	sl, sl, #1
 800beda:	9304      	str	r3, [sp, #16]
 800bedc:	9307      	str	r3, [sp, #28]
 800bede:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bee2:	931a      	str	r3, [sp, #104]	; 0x68
 800bee4:	4654      	mov	r4, sl
 800bee6:	2205      	movs	r2, #5
 800bee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beec:	4851      	ldr	r0, [pc, #324]	; (800c034 <_svfiprintf_r+0x1ec>)
 800beee:	f7f4 f97f 	bl	80001f0 <memchr>
 800bef2:	9a04      	ldr	r2, [sp, #16]
 800bef4:	b9d8      	cbnz	r0, 800bf2e <_svfiprintf_r+0xe6>
 800bef6:	06d0      	lsls	r0, r2, #27
 800bef8:	bf44      	itt	mi
 800befa:	2320      	movmi	r3, #32
 800befc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf00:	0711      	lsls	r1, r2, #28
 800bf02:	bf44      	itt	mi
 800bf04:	232b      	movmi	r3, #43	; 0x2b
 800bf06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf0a:	f89a 3000 	ldrb.w	r3, [sl]
 800bf0e:	2b2a      	cmp	r3, #42	; 0x2a
 800bf10:	d015      	beq.n	800bf3e <_svfiprintf_r+0xf6>
 800bf12:	9a07      	ldr	r2, [sp, #28]
 800bf14:	4654      	mov	r4, sl
 800bf16:	2000      	movs	r0, #0
 800bf18:	f04f 0c0a 	mov.w	ip, #10
 800bf1c:	4621      	mov	r1, r4
 800bf1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf22:	3b30      	subs	r3, #48	; 0x30
 800bf24:	2b09      	cmp	r3, #9
 800bf26:	d94e      	bls.n	800bfc6 <_svfiprintf_r+0x17e>
 800bf28:	b1b0      	cbz	r0, 800bf58 <_svfiprintf_r+0x110>
 800bf2a:	9207      	str	r2, [sp, #28]
 800bf2c:	e014      	b.n	800bf58 <_svfiprintf_r+0x110>
 800bf2e:	eba0 0308 	sub.w	r3, r0, r8
 800bf32:	fa09 f303 	lsl.w	r3, r9, r3
 800bf36:	4313      	orrs	r3, r2
 800bf38:	9304      	str	r3, [sp, #16]
 800bf3a:	46a2      	mov	sl, r4
 800bf3c:	e7d2      	b.n	800bee4 <_svfiprintf_r+0x9c>
 800bf3e:	9b03      	ldr	r3, [sp, #12]
 800bf40:	1d19      	adds	r1, r3, #4
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	9103      	str	r1, [sp, #12]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	bfbb      	ittet	lt
 800bf4a:	425b      	neglt	r3, r3
 800bf4c:	f042 0202 	orrlt.w	r2, r2, #2
 800bf50:	9307      	strge	r3, [sp, #28]
 800bf52:	9307      	strlt	r3, [sp, #28]
 800bf54:	bfb8      	it	lt
 800bf56:	9204      	strlt	r2, [sp, #16]
 800bf58:	7823      	ldrb	r3, [r4, #0]
 800bf5a:	2b2e      	cmp	r3, #46	; 0x2e
 800bf5c:	d10c      	bne.n	800bf78 <_svfiprintf_r+0x130>
 800bf5e:	7863      	ldrb	r3, [r4, #1]
 800bf60:	2b2a      	cmp	r3, #42	; 0x2a
 800bf62:	d135      	bne.n	800bfd0 <_svfiprintf_r+0x188>
 800bf64:	9b03      	ldr	r3, [sp, #12]
 800bf66:	1d1a      	adds	r2, r3, #4
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	9203      	str	r2, [sp, #12]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	bfb8      	it	lt
 800bf70:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf74:	3402      	adds	r4, #2
 800bf76:	9305      	str	r3, [sp, #20]
 800bf78:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c044 <_svfiprintf_r+0x1fc>
 800bf7c:	7821      	ldrb	r1, [r4, #0]
 800bf7e:	2203      	movs	r2, #3
 800bf80:	4650      	mov	r0, sl
 800bf82:	f7f4 f935 	bl	80001f0 <memchr>
 800bf86:	b140      	cbz	r0, 800bf9a <_svfiprintf_r+0x152>
 800bf88:	2340      	movs	r3, #64	; 0x40
 800bf8a:	eba0 000a 	sub.w	r0, r0, sl
 800bf8e:	fa03 f000 	lsl.w	r0, r3, r0
 800bf92:	9b04      	ldr	r3, [sp, #16]
 800bf94:	4303      	orrs	r3, r0
 800bf96:	3401      	adds	r4, #1
 800bf98:	9304      	str	r3, [sp, #16]
 800bf9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf9e:	4826      	ldr	r0, [pc, #152]	; (800c038 <_svfiprintf_r+0x1f0>)
 800bfa0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfa4:	2206      	movs	r2, #6
 800bfa6:	f7f4 f923 	bl	80001f0 <memchr>
 800bfaa:	2800      	cmp	r0, #0
 800bfac:	d038      	beq.n	800c020 <_svfiprintf_r+0x1d8>
 800bfae:	4b23      	ldr	r3, [pc, #140]	; (800c03c <_svfiprintf_r+0x1f4>)
 800bfb0:	bb1b      	cbnz	r3, 800bffa <_svfiprintf_r+0x1b2>
 800bfb2:	9b03      	ldr	r3, [sp, #12]
 800bfb4:	3307      	adds	r3, #7
 800bfb6:	f023 0307 	bic.w	r3, r3, #7
 800bfba:	3308      	adds	r3, #8
 800bfbc:	9303      	str	r3, [sp, #12]
 800bfbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfc0:	4433      	add	r3, r6
 800bfc2:	9309      	str	r3, [sp, #36]	; 0x24
 800bfc4:	e767      	b.n	800be96 <_svfiprintf_r+0x4e>
 800bfc6:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfca:	460c      	mov	r4, r1
 800bfcc:	2001      	movs	r0, #1
 800bfce:	e7a5      	b.n	800bf1c <_svfiprintf_r+0xd4>
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	3401      	adds	r4, #1
 800bfd4:	9305      	str	r3, [sp, #20]
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	f04f 0c0a 	mov.w	ip, #10
 800bfdc:	4620      	mov	r0, r4
 800bfde:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfe2:	3a30      	subs	r2, #48	; 0x30
 800bfe4:	2a09      	cmp	r2, #9
 800bfe6:	d903      	bls.n	800bff0 <_svfiprintf_r+0x1a8>
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d0c5      	beq.n	800bf78 <_svfiprintf_r+0x130>
 800bfec:	9105      	str	r1, [sp, #20]
 800bfee:	e7c3      	b.n	800bf78 <_svfiprintf_r+0x130>
 800bff0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bff4:	4604      	mov	r4, r0
 800bff6:	2301      	movs	r3, #1
 800bff8:	e7f0      	b.n	800bfdc <_svfiprintf_r+0x194>
 800bffa:	ab03      	add	r3, sp, #12
 800bffc:	9300      	str	r3, [sp, #0]
 800bffe:	462a      	mov	r2, r5
 800c000:	4b0f      	ldr	r3, [pc, #60]	; (800c040 <_svfiprintf_r+0x1f8>)
 800c002:	a904      	add	r1, sp, #16
 800c004:	4638      	mov	r0, r7
 800c006:	f7fc fa57 	bl	80084b8 <_printf_float>
 800c00a:	1c42      	adds	r2, r0, #1
 800c00c:	4606      	mov	r6, r0
 800c00e:	d1d6      	bne.n	800bfbe <_svfiprintf_r+0x176>
 800c010:	89ab      	ldrh	r3, [r5, #12]
 800c012:	065b      	lsls	r3, r3, #25
 800c014:	f53f af2c 	bmi.w	800be70 <_svfiprintf_r+0x28>
 800c018:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c01a:	b01d      	add	sp, #116	; 0x74
 800c01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c020:	ab03      	add	r3, sp, #12
 800c022:	9300      	str	r3, [sp, #0]
 800c024:	462a      	mov	r2, r5
 800c026:	4b06      	ldr	r3, [pc, #24]	; (800c040 <_svfiprintf_r+0x1f8>)
 800c028:	a904      	add	r1, sp, #16
 800c02a:	4638      	mov	r0, r7
 800c02c:	f7fc fce8 	bl	8008a00 <_printf_i>
 800c030:	e7eb      	b.n	800c00a <_svfiprintf_r+0x1c2>
 800c032:	bf00      	nop
 800c034:	0800e6c4 	.word	0x0800e6c4
 800c038:	0800e6ce 	.word	0x0800e6ce
 800c03c:	080084b9 	.word	0x080084b9
 800c040:	0800bd91 	.word	0x0800bd91
 800c044:	0800e6ca 	.word	0x0800e6ca

0800c048 <nan>:
 800c048:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c050 <nan+0x8>
 800c04c:	4770      	bx	lr
 800c04e:	bf00      	nop
 800c050:	00000000 	.word	0x00000000
 800c054:	7ff80000 	.word	0x7ff80000

0800c058 <_sbrk_r>:
 800c058:	b538      	push	{r3, r4, r5, lr}
 800c05a:	4d06      	ldr	r5, [pc, #24]	; (800c074 <_sbrk_r+0x1c>)
 800c05c:	2300      	movs	r3, #0
 800c05e:	4604      	mov	r4, r0
 800c060:	4608      	mov	r0, r1
 800c062:	602b      	str	r3, [r5, #0]
 800c064:	f7f6 fde2 	bl	8002c2c <_sbrk>
 800c068:	1c43      	adds	r3, r0, #1
 800c06a:	d102      	bne.n	800c072 <_sbrk_r+0x1a>
 800c06c:	682b      	ldr	r3, [r5, #0]
 800c06e:	b103      	cbz	r3, 800c072 <_sbrk_r+0x1a>
 800c070:	6023      	str	r3, [r4, #0]
 800c072:	bd38      	pop	{r3, r4, r5, pc}
 800c074:	20000ed8 	.word	0x20000ed8

0800c078 <strncmp>:
 800c078:	b510      	push	{r4, lr}
 800c07a:	b17a      	cbz	r2, 800c09c <strncmp+0x24>
 800c07c:	4603      	mov	r3, r0
 800c07e:	3901      	subs	r1, #1
 800c080:	1884      	adds	r4, r0, r2
 800c082:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c086:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c08a:	4290      	cmp	r0, r2
 800c08c:	d101      	bne.n	800c092 <strncmp+0x1a>
 800c08e:	42a3      	cmp	r3, r4
 800c090:	d101      	bne.n	800c096 <strncmp+0x1e>
 800c092:	1a80      	subs	r0, r0, r2
 800c094:	bd10      	pop	{r4, pc}
 800c096:	2800      	cmp	r0, #0
 800c098:	d1f3      	bne.n	800c082 <strncmp+0xa>
 800c09a:	e7fa      	b.n	800c092 <strncmp+0x1a>
 800c09c:	4610      	mov	r0, r2
 800c09e:	e7f9      	b.n	800c094 <strncmp+0x1c>

0800c0a0 <__ascii_wctomb>:
 800c0a0:	b149      	cbz	r1, 800c0b6 <__ascii_wctomb+0x16>
 800c0a2:	2aff      	cmp	r2, #255	; 0xff
 800c0a4:	bf85      	ittet	hi
 800c0a6:	238a      	movhi	r3, #138	; 0x8a
 800c0a8:	6003      	strhi	r3, [r0, #0]
 800c0aa:	700a      	strbls	r2, [r1, #0]
 800c0ac:	f04f 30ff 	movhi.w	r0, #4294967295
 800c0b0:	bf98      	it	ls
 800c0b2:	2001      	movls	r0, #1
 800c0b4:	4770      	bx	lr
 800c0b6:	4608      	mov	r0, r1
 800c0b8:	4770      	bx	lr
	...

0800c0bc <__assert_func>:
 800c0bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c0be:	4614      	mov	r4, r2
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	4b09      	ldr	r3, [pc, #36]	; (800c0e8 <__assert_func+0x2c>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	4605      	mov	r5, r0
 800c0c8:	68d8      	ldr	r0, [r3, #12]
 800c0ca:	b14c      	cbz	r4, 800c0e0 <__assert_func+0x24>
 800c0cc:	4b07      	ldr	r3, [pc, #28]	; (800c0ec <__assert_func+0x30>)
 800c0ce:	9100      	str	r1, [sp, #0]
 800c0d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c0d4:	4906      	ldr	r1, [pc, #24]	; (800c0f0 <__assert_func+0x34>)
 800c0d6:	462b      	mov	r3, r5
 800c0d8:	f000 f80e 	bl	800c0f8 <fiprintf>
 800c0dc:	f000 fa8c 	bl	800c5f8 <abort>
 800c0e0:	4b04      	ldr	r3, [pc, #16]	; (800c0f4 <__assert_func+0x38>)
 800c0e2:	461c      	mov	r4, r3
 800c0e4:	e7f3      	b.n	800c0ce <__assert_func+0x12>
 800c0e6:	bf00      	nop
 800c0e8:	2000020c 	.word	0x2000020c
 800c0ec:	0800e6d5 	.word	0x0800e6d5
 800c0f0:	0800e6e2 	.word	0x0800e6e2
 800c0f4:	0800e710 	.word	0x0800e710

0800c0f8 <fiprintf>:
 800c0f8:	b40e      	push	{r1, r2, r3}
 800c0fa:	b503      	push	{r0, r1, lr}
 800c0fc:	4601      	mov	r1, r0
 800c0fe:	ab03      	add	r3, sp, #12
 800c100:	4805      	ldr	r0, [pc, #20]	; (800c118 <fiprintf+0x20>)
 800c102:	f853 2b04 	ldr.w	r2, [r3], #4
 800c106:	6800      	ldr	r0, [r0, #0]
 800c108:	9301      	str	r3, [sp, #4]
 800c10a:	f000 f885 	bl	800c218 <_vfiprintf_r>
 800c10e:	b002      	add	sp, #8
 800c110:	f85d eb04 	ldr.w	lr, [sp], #4
 800c114:	b003      	add	sp, #12
 800c116:	4770      	bx	lr
 800c118:	2000020c 	.word	0x2000020c

0800c11c <memmove>:
 800c11c:	4288      	cmp	r0, r1
 800c11e:	b510      	push	{r4, lr}
 800c120:	eb01 0402 	add.w	r4, r1, r2
 800c124:	d902      	bls.n	800c12c <memmove+0x10>
 800c126:	4284      	cmp	r4, r0
 800c128:	4623      	mov	r3, r4
 800c12a:	d807      	bhi.n	800c13c <memmove+0x20>
 800c12c:	1e43      	subs	r3, r0, #1
 800c12e:	42a1      	cmp	r1, r4
 800c130:	d008      	beq.n	800c144 <memmove+0x28>
 800c132:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c136:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c13a:	e7f8      	b.n	800c12e <memmove+0x12>
 800c13c:	4402      	add	r2, r0
 800c13e:	4601      	mov	r1, r0
 800c140:	428a      	cmp	r2, r1
 800c142:	d100      	bne.n	800c146 <memmove+0x2a>
 800c144:	bd10      	pop	{r4, pc}
 800c146:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c14a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c14e:	e7f7      	b.n	800c140 <memmove+0x24>

0800c150 <__malloc_lock>:
 800c150:	4801      	ldr	r0, [pc, #4]	; (800c158 <__malloc_lock+0x8>)
 800c152:	f000 bc11 	b.w	800c978 <__retarget_lock_acquire_recursive>
 800c156:	bf00      	nop
 800c158:	20000edc 	.word	0x20000edc

0800c15c <__malloc_unlock>:
 800c15c:	4801      	ldr	r0, [pc, #4]	; (800c164 <__malloc_unlock+0x8>)
 800c15e:	f000 bc0c 	b.w	800c97a <__retarget_lock_release_recursive>
 800c162:	bf00      	nop
 800c164:	20000edc 	.word	0x20000edc

0800c168 <_realloc_r>:
 800c168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c16c:	4680      	mov	r8, r0
 800c16e:	4614      	mov	r4, r2
 800c170:	460e      	mov	r6, r1
 800c172:	b921      	cbnz	r1, 800c17e <_realloc_r+0x16>
 800c174:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c178:	4611      	mov	r1, r2
 800c17a:	f7ff bd95 	b.w	800bca8 <_malloc_r>
 800c17e:	b92a      	cbnz	r2, 800c18c <_realloc_r+0x24>
 800c180:	f7ff fd26 	bl	800bbd0 <_free_r>
 800c184:	4625      	mov	r5, r4
 800c186:	4628      	mov	r0, r5
 800c188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c18c:	f000 fc5c 	bl	800ca48 <_malloc_usable_size_r>
 800c190:	4284      	cmp	r4, r0
 800c192:	4607      	mov	r7, r0
 800c194:	d802      	bhi.n	800c19c <_realloc_r+0x34>
 800c196:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c19a:	d812      	bhi.n	800c1c2 <_realloc_r+0x5a>
 800c19c:	4621      	mov	r1, r4
 800c19e:	4640      	mov	r0, r8
 800c1a0:	f7ff fd82 	bl	800bca8 <_malloc_r>
 800c1a4:	4605      	mov	r5, r0
 800c1a6:	2800      	cmp	r0, #0
 800c1a8:	d0ed      	beq.n	800c186 <_realloc_r+0x1e>
 800c1aa:	42bc      	cmp	r4, r7
 800c1ac:	4622      	mov	r2, r4
 800c1ae:	4631      	mov	r1, r6
 800c1b0:	bf28      	it	cs
 800c1b2:	463a      	movcs	r2, r7
 800c1b4:	f7fc f8ca 	bl	800834c <memcpy>
 800c1b8:	4631      	mov	r1, r6
 800c1ba:	4640      	mov	r0, r8
 800c1bc:	f7ff fd08 	bl	800bbd0 <_free_r>
 800c1c0:	e7e1      	b.n	800c186 <_realloc_r+0x1e>
 800c1c2:	4635      	mov	r5, r6
 800c1c4:	e7df      	b.n	800c186 <_realloc_r+0x1e>

0800c1c6 <__sfputc_r>:
 800c1c6:	6893      	ldr	r3, [r2, #8]
 800c1c8:	3b01      	subs	r3, #1
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	b410      	push	{r4}
 800c1ce:	6093      	str	r3, [r2, #8]
 800c1d0:	da08      	bge.n	800c1e4 <__sfputc_r+0x1e>
 800c1d2:	6994      	ldr	r4, [r2, #24]
 800c1d4:	42a3      	cmp	r3, r4
 800c1d6:	db01      	blt.n	800c1dc <__sfputc_r+0x16>
 800c1d8:	290a      	cmp	r1, #10
 800c1da:	d103      	bne.n	800c1e4 <__sfputc_r+0x1e>
 800c1dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1e0:	f000 b94a 	b.w	800c478 <__swbuf_r>
 800c1e4:	6813      	ldr	r3, [r2, #0]
 800c1e6:	1c58      	adds	r0, r3, #1
 800c1e8:	6010      	str	r0, [r2, #0]
 800c1ea:	7019      	strb	r1, [r3, #0]
 800c1ec:	4608      	mov	r0, r1
 800c1ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1f2:	4770      	bx	lr

0800c1f4 <__sfputs_r>:
 800c1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1f6:	4606      	mov	r6, r0
 800c1f8:	460f      	mov	r7, r1
 800c1fa:	4614      	mov	r4, r2
 800c1fc:	18d5      	adds	r5, r2, r3
 800c1fe:	42ac      	cmp	r4, r5
 800c200:	d101      	bne.n	800c206 <__sfputs_r+0x12>
 800c202:	2000      	movs	r0, #0
 800c204:	e007      	b.n	800c216 <__sfputs_r+0x22>
 800c206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c20a:	463a      	mov	r2, r7
 800c20c:	4630      	mov	r0, r6
 800c20e:	f7ff ffda 	bl	800c1c6 <__sfputc_r>
 800c212:	1c43      	adds	r3, r0, #1
 800c214:	d1f3      	bne.n	800c1fe <__sfputs_r+0xa>
 800c216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c218 <_vfiprintf_r>:
 800c218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c21c:	460d      	mov	r5, r1
 800c21e:	b09d      	sub	sp, #116	; 0x74
 800c220:	4614      	mov	r4, r2
 800c222:	4698      	mov	r8, r3
 800c224:	4606      	mov	r6, r0
 800c226:	b118      	cbz	r0, 800c230 <_vfiprintf_r+0x18>
 800c228:	6983      	ldr	r3, [r0, #24]
 800c22a:	b90b      	cbnz	r3, 800c230 <_vfiprintf_r+0x18>
 800c22c:	f000 fb06 	bl	800c83c <__sinit>
 800c230:	4b89      	ldr	r3, [pc, #548]	; (800c458 <_vfiprintf_r+0x240>)
 800c232:	429d      	cmp	r5, r3
 800c234:	d11b      	bne.n	800c26e <_vfiprintf_r+0x56>
 800c236:	6875      	ldr	r5, [r6, #4]
 800c238:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c23a:	07d9      	lsls	r1, r3, #31
 800c23c:	d405      	bmi.n	800c24a <_vfiprintf_r+0x32>
 800c23e:	89ab      	ldrh	r3, [r5, #12]
 800c240:	059a      	lsls	r2, r3, #22
 800c242:	d402      	bmi.n	800c24a <_vfiprintf_r+0x32>
 800c244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c246:	f000 fb97 	bl	800c978 <__retarget_lock_acquire_recursive>
 800c24a:	89ab      	ldrh	r3, [r5, #12]
 800c24c:	071b      	lsls	r3, r3, #28
 800c24e:	d501      	bpl.n	800c254 <_vfiprintf_r+0x3c>
 800c250:	692b      	ldr	r3, [r5, #16]
 800c252:	b9eb      	cbnz	r3, 800c290 <_vfiprintf_r+0x78>
 800c254:	4629      	mov	r1, r5
 800c256:	4630      	mov	r0, r6
 800c258:	f000 f960 	bl	800c51c <__swsetup_r>
 800c25c:	b1c0      	cbz	r0, 800c290 <_vfiprintf_r+0x78>
 800c25e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c260:	07dc      	lsls	r4, r3, #31
 800c262:	d50e      	bpl.n	800c282 <_vfiprintf_r+0x6a>
 800c264:	f04f 30ff 	mov.w	r0, #4294967295
 800c268:	b01d      	add	sp, #116	; 0x74
 800c26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c26e:	4b7b      	ldr	r3, [pc, #492]	; (800c45c <_vfiprintf_r+0x244>)
 800c270:	429d      	cmp	r5, r3
 800c272:	d101      	bne.n	800c278 <_vfiprintf_r+0x60>
 800c274:	68b5      	ldr	r5, [r6, #8]
 800c276:	e7df      	b.n	800c238 <_vfiprintf_r+0x20>
 800c278:	4b79      	ldr	r3, [pc, #484]	; (800c460 <_vfiprintf_r+0x248>)
 800c27a:	429d      	cmp	r5, r3
 800c27c:	bf08      	it	eq
 800c27e:	68f5      	ldreq	r5, [r6, #12]
 800c280:	e7da      	b.n	800c238 <_vfiprintf_r+0x20>
 800c282:	89ab      	ldrh	r3, [r5, #12]
 800c284:	0598      	lsls	r0, r3, #22
 800c286:	d4ed      	bmi.n	800c264 <_vfiprintf_r+0x4c>
 800c288:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c28a:	f000 fb76 	bl	800c97a <__retarget_lock_release_recursive>
 800c28e:	e7e9      	b.n	800c264 <_vfiprintf_r+0x4c>
 800c290:	2300      	movs	r3, #0
 800c292:	9309      	str	r3, [sp, #36]	; 0x24
 800c294:	2320      	movs	r3, #32
 800c296:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c29a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c29e:	2330      	movs	r3, #48	; 0x30
 800c2a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c464 <_vfiprintf_r+0x24c>
 800c2a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c2a8:	f04f 0901 	mov.w	r9, #1
 800c2ac:	4623      	mov	r3, r4
 800c2ae:	469a      	mov	sl, r3
 800c2b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2b4:	b10a      	cbz	r2, 800c2ba <_vfiprintf_r+0xa2>
 800c2b6:	2a25      	cmp	r2, #37	; 0x25
 800c2b8:	d1f9      	bne.n	800c2ae <_vfiprintf_r+0x96>
 800c2ba:	ebba 0b04 	subs.w	fp, sl, r4
 800c2be:	d00b      	beq.n	800c2d8 <_vfiprintf_r+0xc0>
 800c2c0:	465b      	mov	r3, fp
 800c2c2:	4622      	mov	r2, r4
 800c2c4:	4629      	mov	r1, r5
 800c2c6:	4630      	mov	r0, r6
 800c2c8:	f7ff ff94 	bl	800c1f4 <__sfputs_r>
 800c2cc:	3001      	adds	r0, #1
 800c2ce:	f000 80aa 	beq.w	800c426 <_vfiprintf_r+0x20e>
 800c2d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2d4:	445a      	add	r2, fp
 800c2d6:	9209      	str	r2, [sp, #36]	; 0x24
 800c2d8:	f89a 3000 	ldrb.w	r3, [sl]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	f000 80a2 	beq.w	800c426 <_vfiprintf_r+0x20e>
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	f04f 32ff 	mov.w	r2, #4294967295
 800c2e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2ec:	f10a 0a01 	add.w	sl, sl, #1
 800c2f0:	9304      	str	r3, [sp, #16]
 800c2f2:	9307      	str	r3, [sp, #28]
 800c2f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c2f8:	931a      	str	r3, [sp, #104]	; 0x68
 800c2fa:	4654      	mov	r4, sl
 800c2fc:	2205      	movs	r2, #5
 800c2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c302:	4858      	ldr	r0, [pc, #352]	; (800c464 <_vfiprintf_r+0x24c>)
 800c304:	f7f3 ff74 	bl	80001f0 <memchr>
 800c308:	9a04      	ldr	r2, [sp, #16]
 800c30a:	b9d8      	cbnz	r0, 800c344 <_vfiprintf_r+0x12c>
 800c30c:	06d1      	lsls	r1, r2, #27
 800c30e:	bf44      	itt	mi
 800c310:	2320      	movmi	r3, #32
 800c312:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c316:	0713      	lsls	r3, r2, #28
 800c318:	bf44      	itt	mi
 800c31a:	232b      	movmi	r3, #43	; 0x2b
 800c31c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c320:	f89a 3000 	ldrb.w	r3, [sl]
 800c324:	2b2a      	cmp	r3, #42	; 0x2a
 800c326:	d015      	beq.n	800c354 <_vfiprintf_r+0x13c>
 800c328:	9a07      	ldr	r2, [sp, #28]
 800c32a:	4654      	mov	r4, sl
 800c32c:	2000      	movs	r0, #0
 800c32e:	f04f 0c0a 	mov.w	ip, #10
 800c332:	4621      	mov	r1, r4
 800c334:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c338:	3b30      	subs	r3, #48	; 0x30
 800c33a:	2b09      	cmp	r3, #9
 800c33c:	d94e      	bls.n	800c3dc <_vfiprintf_r+0x1c4>
 800c33e:	b1b0      	cbz	r0, 800c36e <_vfiprintf_r+0x156>
 800c340:	9207      	str	r2, [sp, #28]
 800c342:	e014      	b.n	800c36e <_vfiprintf_r+0x156>
 800c344:	eba0 0308 	sub.w	r3, r0, r8
 800c348:	fa09 f303 	lsl.w	r3, r9, r3
 800c34c:	4313      	orrs	r3, r2
 800c34e:	9304      	str	r3, [sp, #16]
 800c350:	46a2      	mov	sl, r4
 800c352:	e7d2      	b.n	800c2fa <_vfiprintf_r+0xe2>
 800c354:	9b03      	ldr	r3, [sp, #12]
 800c356:	1d19      	adds	r1, r3, #4
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	9103      	str	r1, [sp, #12]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	bfbb      	ittet	lt
 800c360:	425b      	neglt	r3, r3
 800c362:	f042 0202 	orrlt.w	r2, r2, #2
 800c366:	9307      	strge	r3, [sp, #28]
 800c368:	9307      	strlt	r3, [sp, #28]
 800c36a:	bfb8      	it	lt
 800c36c:	9204      	strlt	r2, [sp, #16]
 800c36e:	7823      	ldrb	r3, [r4, #0]
 800c370:	2b2e      	cmp	r3, #46	; 0x2e
 800c372:	d10c      	bne.n	800c38e <_vfiprintf_r+0x176>
 800c374:	7863      	ldrb	r3, [r4, #1]
 800c376:	2b2a      	cmp	r3, #42	; 0x2a
 800c378:	d135      	bne.n	800c3e6 <_vfiprintf_r+0x1ce>
 800c37a:	9b03      	ldr	r3, [sp, #12]
 800c37c:	1d1a      	adds	r2, r3, #4
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	9203      	str	r2, [sp, #12]
 800c382:	2b00      	cmp	r3, #0
 800c384:	bfb8      	it	lt
 800c386:	f04f 33ff 	movlt.w	r3, #4294967295
 800c38a:	3402      	adds	r4, #2
 800c38c:	9305      	str	r3, [sp, #20]
 800c38e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c474 <_vfiprintf_r+0x25c>
 800c392:	7821      	ldrb	r1, [r4, #0]
 800c394:	2203      	movs	r2, #3
 800c396:	4650      	mov	r0, sl
 800c398:	f7f3 ff2a 	bl	80001f0 <memchr>
 800c39c:	b140      	cbz	r0, 800c3b0 <_vfiprintf_r+0x198>
 800c39e:	2340      	movs	r3, #64	; 0x40
 800c3a0:	eba0 000a 	sub.w	r0, r0, sl
 800c3a4:	fa03 f000 	lsl.w	r0, r3, r0
 800c3a8:	9b04      	ldr	r3, [sp, #16]
 800c3aa:	4303      	orrs	r3, r0
 800c3ac:	3401      	adds	r4, #1
 800c3ae:	9304      	str	r3, [sp, #16]
 800c3b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3b4:	482c      	ldr	r0, [pc, #176]	; (800c468 <_vfiprintf_r+0x250>)
 800c3b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c3ba:	2206      	movs	r2, #6
 800c3bc:	f7f3 ff18 	bl	80001f0 <memchr>
 800c3c0:	2800      	cmp	r0, #0
 800c3c2:	d03f      	beq.n	800c444 <_vfiprintf_r+0x22c>
 800c3c4:	4b29      	ldr	r3, [pc, #164]	; (800c46c <_vfiprintf_r+0x254>)
 800c3c6:	bb1b      	cbnz	r3, 800c410 <_vfiprintf_r+0x1f8>
 800c3c8:	9b03      	ldr	r3, [sp, #12]
 800c3ca:	3307      	adds	r3, #7
 800c3cc:	f023 0307 	bic.w	r3, r3, #7
 800c3d0:	3308      	adds	r3, #8
 800c3d2:	9303      	str	r3, [sp, #12]
 800c3d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3d6:	443b      	add	r3, r7
 800c3d8:	9309      	str	r3, [sp, #36]	; 0x24
 800c3da:	e767      	b.n	800c2ac <_vfiprintf_r+0x94>
 800c3dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3e0:	460c      	mov	r4, r1
 800c3e2:	2001      	movs	r0, #1
 800c3e4:	e7a5      	b.n	800c332 <_vfiprintf_r+0x11a>
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	3401      	adds	r4, #1
 800c3ea:	9305      	str	r3, [sp, #20]
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	f04f 0c0a 	mov.w	ip, #10
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3f8:	3a30      	subs	r2, #48	; 0x30
 800c3fa:	2a09      	cmp	r2, #9
 800c3fc:	d903      	bls.n	800c406 <_vfiprintf_r+0x1ee>
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d0c5      	beq.n	800c38e <_vfiprintf_r+0x176>
 800c402:	9105      	str	r1, [sp, #20]
 800c404:	e7c3      	b.n	800c38e <_vfiprintf_r+0x176>
 800c406:	fb0c 2101 	mla	r1, ip, r1, r2
 800c40a:	4604      	mov	r4, r0
 800c40c:	2301      	movs	r3, #1
 800c40e:	e7f0      	b.n	800c3f2 <_vfiprintf_r+0x1da>
 800c410:	ab03      	add	r3, sp, #12
 800c412:	9300      	str	r3, [sp, #0]
 800c414:	462a      	mov	r2, r5
 800c416:	4b16      	ldr	r3, [pc, #88]	; (800c470 <_vfiprintf_r+0x258>)
 800c418:	a904      	add	r1, sp, #16
 800c41a:	4630      	mov	r0, r6
 800c41c:	f7fc f84c 	bl	80084b8 <_printf_float>
 800c420:	4607      	mov	r7, r0
 800c422:	1c78      	adds	r0, r7, #1
 800c424:	d1d6      	bne.n	800c3d4 <_vfiprintf_r+0x1bc>
 800c426:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c428:	07d9      	lsls	r1, r3, #31
 800c42a:	d405      	bmi.n	800c438 <_vfiprintf_r+0x220>
 800c42c:	89ab      	ldrh	r3, [r5, #12]
 800c42e:	059a      	lsls	r2, r3, #22
 800c430:	d402      	bmi.n	800c438 <_vfiprintf_r+0x220>
 800c432:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c434:	f000 faa1 	bl	800c97a <__retarget_lock_release_recursive>
 800c438:	89ab      	ldrh	r3, [r5, #12]
 800c43a:	065b      	lsls	r3, r3, #25
 800c43c:	f53f af12 	bmi.w	800c264 <_vfiprintf_r+0x4c>
 800c440:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c442:	e711      	b.n	800c268 <_vfiprintf_r+0x50>
 800c444:	ab03      	add	r3, sp, #12
 800c446:	9300      	str	r3, [sp, #0]
 800c448:	462a      	mov	r2, r5
 800c44a:	4b09      	ldr	r3, [pc, #36]	; (800c470 <_vfiprintf_r+0x258>)
 800c44c:	a904      	add	r1, sp, #16
 800c44e:	4630      	mov	r0, r6
 800c450:	f7fc fad6 	bl	8008a00 <_printf_i>
 800c454:	e7e4      	b.n	800c420 <_vfiprintf_r+0x208>
 800c456:	bf00      	nop
 800c458:	0800e734 	.word	0x0800e734
 800c45c:	0800e754 	.word	0x0800e754
 800c460:	0800e714 	.word	0x0800e714
 800c464:	0800e6c4 	.word	0x0800e6c4
 800c468:	0800e6ce 	.word	0x0800e6ce
 800c46c:	080084b9 	.word	0x080084b9
 800c470:	0800c1f5 	.word	0x0800c1f5
 800c474:	0800e6ca 	.word	0x0800e6ca

0800c478 <__swbuf_r>:
 800c478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c47a:	460e      	mov	r6, r1
 800c47c:	4614      	mov	r4, r2
 800c47e:	4605      	mov	r5, r0
 800c480:	b118      	cbz	r0, 800c48a <__swbuf_r+0x12>
 800c482:	6983      	ldr	r3, [r0, #24]
 800c484:	b90b      	cbnz	r3, 800c48a <__swbuf_r+0x12>
 800c486:	f000 f9d9 	bl	800c83c <__sinit>
 800c48a:	4b21      	ldr	r3, [pc, #132]	; (800c510 <__swbuf_r+0x98>)
 800c48c:	429c      	cmp	r4, r3
 800c48e:	d12b      	bne.n	800c4e8 <__swbuf_r+0x70>
 800c490:	686c      	ldr	r4, [r5, #4]
 800c492:	69a3      	ldr	r3, [r4, #24]
 800c494:	60a3      	str	r3, [r4, #8]
 800c496:	89a3      	ldrh	r3, [r4, #12]
 800c498:	071a      	lsls	r2, r3, #28
 800c49a:	d52f      	bpl.n	800c4fc <__swbuf_r+0x84>
 800c49c:	6923      	ldr	r3, [r4, #16]
 800c49e:	b36b      	cbz	r3, 800c4fc <__swbuf_r+0x84>
 800c4a0:	6923      	ldr	r3, [r4, #16]
 800c4a2:	6820      	ldr	r0, [r4, #0]
 800c4a4:	1ac0      	subs	r0, r0, r3
 800c4a6:	6963      	ldr	r3, [r4, #20]
 800c4a8:	b2f6      	uxtb	r6, r6
 800c4aa:	4283      	cmp	r3, r0
 800c4ac:	4637      	mov	r7, r6
 800c4ae:	dc04      	bgt.n	800c4ba <__swbuf_r+0x42>
 800c4b0:	4621      	mov	r1, r4
 800c4b2:	4628      	mov	r0, r5
 800c4b4:	f000 f92e 	bl	800c714 <_fflush_r>
 800c4b8:	bb30      	cbnz	r0, 800c508 <__swbuf_r+0x90>
 800c4ba:	68a3      	ldr	r3, [r4, #8]
 800c4bc:	3b01      	subs	r3, #1
 800c4be:	60a3      	str	r3, [r4, #8]
 800c4c0:	6823      	ldr	r3, [r4, #0]
 800c4c2:	1c5a      	adds	r2, r3, #1
 800c4c4:	6022      	str	r2, [r4, #0]
 800c4c6:	701e      	strb	r6, [r3, #0]
 800c4c8:	6963      	ldr	r3, [r4, #20]
 800c4ca:	3001      	adds	r0, #1
 800c4cc:	4283      	cmp	r3, r0
 800c4ce:	d004      	beq.n	800c4da <__swbuf_r+0x62>
 800c4d0:	89a3      	ldrh	r3, [r4, #12]
 800c4d2:	07db      	lsls	r3, r3, #31
 800c4d4:	d506      	bpl.n	800c4e4 <__swbuf_r+0x6c>
 800c4d6:	2e0a      	cmp	r6, #10
 800c4d8:	d104      	bne.n	800c4e4 <__swbuf_r+0x6c>
 800c4da:	4621      	mov	r1, r4
 800c4dc:	4628      	mov	r0, r5
 800c4de:	f000 f919 	bl	800c714 <_fflush_r>
 800c4e2:	b988      	cbnz	r0, 800c508 <__swbuf_r+0x90>
 800c4e4:	4638      	mov	r0, r7
 800c4e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4e8:	4b0a      	ldr	r3, [pc, #40]	; (800c514 <__swbuf_r+0x9c>)
 800c4ea:	429c      	cmp	r4, r3
 800c4ec:	d101      	bne.n	800c4f2 <__swbuf_r+0x7a>
 800c4ee:	68ac      	ldr	r4, [r5, #8]
 800c4f0:	e7cf      	b.n	800c492 <__swbuf_r+0x1a>
 800c4f2:	4b09      	ldr	r3, [pc, #36]	; (800c518 <__swbuf_r+0xa0>)
 800c4f4:	429c      	cmp	r4, r3
 800c4f6:	bf08      	it	eq
 800c4f8:	68ec      	ldreq	r4, [r5, #12]
 800c4fa:	e7ca      	b.n	800c492 <__swbuf_r+0x1a>
 800c4fc:	4621      	mov	r1, r4
 800c4fe:	4628      	mov	r0, r5
 800c500:	f000 f80c 	bl	800c51c <__swsetup_r>
 800c504:	2800      	cmp	r0, #0
 800c506:	d0cb      	beq.n	800c4a0 <__swbuf_r+0x28>
 800c508:	f04f 37ff 	mov.w	r7, #4294967295
 800c50c:	e7ea      	b.n	800c4e4 <__swbuf_r+0x6c>
 800c50e:	bf00      	nop
 800c510:	0800e734 	.word	0x0800e734
 800c514:	0800e754 	.word	0x0800e754
 800c518:	0800e714 	.word	0x0800e714

0800c51c <__swsetup_r>:
 800c51c:	4b32      	ldr	r3, [pc, #200]	; (800c5e8 <__swsetup_r+0xcc>)
 800c51e:	b570      	push	{r4, r5, r6, lr}
 800c520:	681d      	ldr	r5, [r3, #0]
 800c522:	4606      	mov	r6, r0
 800c524:	460c      	mov	r4, r1
 800c526:	b125      	cbz	r5, 800c532 <__swsetup_r+0x16>
 800c528:	69ab      	ldr	r3, [r5, #24]
 800c52a:	b913      	cbnz	r3, 800c532 <__swsetup_r+0x16>
 800c52c:	4628      	mov	r0, r5
 800c52e:	f000 f985 	bl	800c83c <__sinit>
 800c532:	4b2e      	ldr	r3, [pc, #184]	; (800c5ec <__swsetup_r+0xd0>)
 800c534:	429c      	cmp	r4, r3
 800c536:	d10f      	bne.n	800c558 <__swsetup_r+0x3c>
 800c538:	686c      	ldr	r4, [r5, #4]
 800c53a:	89a3      	ldrh	r3, [r4, #12]
 800c53c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c540:	0719      	lsls	r1, r3, #28
 800c542:	d42c      	bmi.n	800c59e <__swsetup_r+0x82>
 800c544:	06dd      	lsls	r5, r3, #27
 800c546:	d411      	bmi.n	800c56c <__swsetup_r+0x50>
 800c548:	2309      	movs	r3, #9
 800c54a:	6033      	str	r3, [r6, #0]
 800c54c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c550:	81a3      	strh	r3, [r4, #12]
 800c552:	f04f 30ff 	mov.w	r0, #4294967295
 800c556:	e03e      	b.n	800c5d6 <__swsetup_r+0xba>
 800c558:	4b25      	ldr	r3, [pc, #148]	; (800c5f0 <__swsetup_r+0xd4>)
 800c55a:	429c      	cmp	r4, r3
 800c55c:	d101      	bne.n	800c562 <__swsetup_r+0x46>
 800c55e:	68ac      	ldr	r4, [r5, #8]
 800c560:	e7eb      	b.n	800c53a <__swsetup_r+0x1e>
 800c562:	4b24      	ldr	r3, [pc, #144]	; (800c5f4 <__swsetup_r+0xd8>)
 800c564:	429c      	cmp	r4, r3
 800c566:	bf08      	it	eq
 800c568:	68ec      	ldreq	r4, [r5, #12]
 800c56a:	e7e6      	b.n	800c53a <__swsetup_r+0x1e>
 800c56c:	0758      	lsls	r0, r3, #29
 800c56e:	d512      	bpl.n	800c596 <__swsetup_r+0x7a>
 800c570:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c572:	b141      	cbz	r1, 800c586 <__swsetup_r+0x6a>
 800c574:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c578:	4299      	cmp	r1, r3
 800c57a:	d002      	beq.n	800c582 <__swsetup_r+0x66>
 800c57c:	4630      	mov	r0, r6
 800c57e:	f7ff fb27 	bl	800bbd0 <_free_r>
 800c582:	2300      	movs	r3, #0
 800c584:	6363      	str	r3, [r4, #52]	; 0x34
 800c586:	89a3      	ldrh	r3, [r4, #12]
 800c588:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c58c:	81a3      	strh	r3, [r4, #12]
 800c58e:	2300      	movs	r3, #0
 800c590:	6063      	str	r3, [r4, #4]
 800c592:	6923      	ldr	r3, [r4, #16]
 800c594:	6023      	str	r3, [r4, #0]
 800c596:	89a3      	ldrh	r3, [r4, #12]
 800c598:	f043 0308 	orr.w	r3, r3, #8
 800c59c:	81a3      	strh	r3, [r4, #12]
 800c59e:	6923      	ldr	r3, [r4, #16]
 800c5a0:	b94b      	cbnz	r3, 800c5b6 <__swsetup_r+0x9a>
 800c5a2:	89a3      	ldrh	r3, [r4, #12]
 800c5a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c5a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5ac:	d003      	beq.n	800c5b6 <__swsetup_r+0x9a>
 800c5ae:	4621      	mov	r1, r4
 800c5b0:	4630      	mov	r0, r6
 800c5b2:	f000 fa09 	bl	800c9c8 <__smakebuf_r>
 800c5b6:	89a0      	ldrh	r0, [r4, #12]
 800c5b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5bc:	f010 0301 	ands.w	r3, r0, #1
 800c5c0:	d00a      	beq.n	800c5d8 <__swsetup_r+0xbc>
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	60a3      	str	r3, [r4, #8]
 800c5c6:	6963      	ldr	r3, [r4, #20]
 800c5c8:	425b      	negs	r3, r3
 800c5ca:	61a3      	str	r3, [r4, #24]
 800c5cc:	6923      	ldr	r3, [r4, #16]
 800c5ce:	b943      	cbnz	r3, 800c5e2 <__swsetup_r+0xc6>
 800c5d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c5d4:	d1ba      	bne.n	800c54c <__swsetup_r+0x30>
 800c5d6:	bd70      	pop	{r4, r5, r6, pc}
 800c5d8:	0781      	lsls	r1, r0, #30
 800c5da:	bf58      	it	pl
 800c5dc:	6963      	ldrpl	r3, [r4, #20]
 800c5de:	60a3      	str	r3, [r4, #8]
 800c5e0:	e7f4      	b.n	800c5cc <__swsetup_r+0xb0>
 800c5e2:	2000      	movs	r0, #0
 800c5e4:	e7f7      	b.n	800c5d6 <__swsetup_r+0xba>
 800c5e6:	bf00      	nop
 800c5e8:	2000020c 	.word	0x2000020c
 800c5ec:	0800e734 	.word	0x0800e734
 800c5f0:	0800e754 	.word	0x0800e754
 800c5f4:	0800e714 	.word	0x0800e714

0800c5f8 <abort>:
 800c5f8:	b508      	push	{r3, lr}
 800c5fa:	2006      	movs	r0, #6
 800c5fc:	f000 fa54 	bl	800caa8 <raise>
 800c600:	2001      	movs	r0, #1
 800c602:	f7f6 fa9b 	bl	8002b3c <_exit>
	...

0800c608 <__sflush_r>:
 800c608:	898a      	ldrh	r2, [r1, #12]
 800c60a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c60e:	4605      	mov	r5, r0
 800c610:	0710      	lsls	r0, r2, #28
 800c612:	460c      	mov	r4, r1
 800c614:	d458      	bmi.n	800c6c8 <__sflush_r+0xc0>
 800c616:	684b      	ldr	r3, [r1, #4]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	dc05      	bgt.n	800c628 <__sflush_r+0x20>
 800c61c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c61e:	2b00      	cmp	r3, #0
 800c620:	dc02      	bgt.n	800c628 <__sflush_r+0x20>
 800c622:	2000      	movs	r0, #0
 800c624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c628:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c62a:	2e00      	cmp	r6, #0
 800c62c:	d0f9      	beq.n	800c622 <__sflush_r+0x1a>
 800c62e:	2300      	movs	r3, #0
 800c630:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c634:	682f      	ldr	r7, [r5, #0]
 800c636:	602b      	str	r3, [r5, #0]
 800c638:	d032      	beq.n	800c6a0 <__sflush_r+0x98>
 800c63a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c63c:	89a3      	ldrh	r3, [r4, #12]
 800c63e:	075a      	lsls	r2, r3, #29
 800c640:	d505      	bpl.n	800c64e <__sflush_r+0x46>
 800c642:	6863      	ldr	r3, [r4, #4]
 800c644:	1ac0      	subs	r0, r0, r3
 800c646:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c648:	b10b      	cbz	r3, 800c64e <__sflush_r+0x46>
 800c64a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c64c:	1ac0      	subs	r0, r0, r3
 800c64e:	2300      	movs	r3, #0
 800c650:	4602      	mov	r2, r0
 800c652:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c654:	6a21      	ldr	r1, [r4, #32]
 800c656:	4628      	mov	r0, r5
 800c658:	47b0      	blx	r6
 800c65a:	1c43      	adds	r3, r0, #1
 800c65c:	89a3      	ldrh	r3, [r4, #12]
 800c65e:	d106      	bne.n	800c66e <__sflush_r+0x66>
 800c660:	6829      	ldr	r1, [r5, #0]
 800c662:	291d      	cmp	r1, #29
 800c664:	d82c      	bhi.n	800c6c0 <__sflush_r+0xb8>
 800c666:	4a2a      	ldr	r2, [pc, #168]	; (800c710 <__sflush_r+0x108>)
 800c668:	40ca      	lsrs	r2, r1
 800c66a:	07d6      	lsls	r6, r2, #31
 800c66c:	d528      	bpl.n	800c6c0 <__sflush_r+0xb8>
 800c66e:	2200      	movs	r2, #0
 800c670:	6062      	str	r2, [r4, #4]
 800c672:	04d9      	lsls	r1, r3, #19
 800c674:	6922      	ldr	r2, [r4, #16]
 800c676:	6022      	str	r2, [r4, #0]
 800c678:	d504      	bpl.n	800c684 <__sflush_r+0x7c>
 800c67a:	1c42      	adds	r2, r0, #1
 800c67c:	d101      	bne.n	800c682 <__sflush_r+0x7a>
 800c67e:	682b      	ldr	r3, [r5, #0]
 800c680:	b903      	cbnz	r3, 800c684 <__sflush_r+0x7c>
 800c682:	6560      	str	r0, [r4, #84]	; 0x54
 800c684:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c686:	602f      	str	r7, [r5, #0]
 800c688:	2900      	cmp	r1, #0
 800c68a:	d0ca      	beq.n	800c622 <__sflush_r+0x1a>
 800c68c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c690:	4299      	cmp	r1, r3
 800c692:	d002      	beq.n	800c69a <__sflush_r+0x92>
 800c694:	4628      	mov	r0, r5
 800c696:	f7ff fa9b 	bl	800bbd0 <_free_r>
 800c69a:	2000      	movs	r0, #0
 800c69c:	6360      	str	r0, [r4, #52]	; 0x34
 800c69e:	e7c1      	b.n	800c624 <__sflush_r+0x1c>
 800c6a0:	6a21      	ldr	r1, [r4, #32]
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	47b0      	blx	r6
 800c6a8:	1c41      	adds	r1, r0, #1
 800c6aa:	d1c7      	bne.n	800c63c <__sflush_r+0x34>
 800c6ac:	682b      	ldr	r3, [r5, #0]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d0c4      	beq.n	800c63c <__sflush_r+0x34>
 800c6b2:	2b1d      	cmp	r3, #29
 800c6b4:	d001      	beq.n	800c6ba <__sflush_r+0xb2>
 800c6b6:	2b16      	cmp	r3, #22
 800c6b8:	d101      	bne.n	800c6be <__sflush_r+0xb6>
 800c6ba:	602f      	str	r7, [r5, #0]
 800c6bc:	e7b1      	b.n	800c622 <__sflush_r+0x1a>
 800c6be:	89a3      	ldrh	r3, [r4, #12]
 800c6c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6c4:	81a3      	strh	r3, [r4, #12]
 800c6c6:	e7ad      	b.n	800c624 <__sflush_r+0x1c>
 800c6c8:	690f      	ldr	r7, [r1, #16]
 800c6ca:	2f00      	cmp	r7, #0
 800c6cc:	d0a9      	beq.n	800c622 <__sflush_r+0x1a>
 800c6ce:	0793      	lsls	r3, r2, #30
 800c6d0:	680e      	ldr	r6, [r1, #0]
 800c6d2:	bf08      	it	eq
 800c6d4:	694b      	ldreq	r3, [r1, #20]
 800c6d6:	600f      	str	r7, [r1, #0]
 800c6d8:	bf18      	it	ne
 800c6da:	2300      	movne	r3, #0
 800c6dc:	eba6 0807 	sub.w	r8, r6, r7
 800c6e0:	608b      	str	r3, [r1, #8]
 800c6e2:	f1b8 0f00 	cmp.w	r8, #0
 800c6e6:	dd9c      	ble.n	800c622 <__sflush_r+0x1a>
 800c6e8:	6a21      	ldr	r1, [r4, #32]
 800c6ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c6ec:	4643      	mov	r3, r8
 800c6ee:	463a      	mov	r2, r7
 800c6f0:	4628      	mov	r0, r5
 800c6f2:	47b0      	blx	r6
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	dc06      	bgt.n	800c706 <__sflush_r+0xfe>
 800c6f8:	89a3      	ldrh	r3, [r4, #12]
 800c6fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6fe:	81a3      	strh	r3, [r4, #12]
 800c700:	f04f 30ff 	mov.w	r0, #4294967295
 800c704:	e78e      	b.n	800c624 <__sflush_r+0x1c>
 800c706:	4407      	add	r7, r0
 800c708:	eba8 0800 	sub.w	r8, r8, r0
 800c70c:	e7e9      	b.n	800c6e2 <__sflush_r+0xda>
 800c70e:	bf00      	nop
 800c710:	20400001 	.word	0x20400001

0800c714 <_fflush_r>:
 800c714:	b538      	push	{r3, r4, r5, lr}
 800c716:	690b      	ldr	r3, [r1, #16]
 800c718:	4605      	mov	r5, r0
 800c71a:	460c      	mov	r4, r1
 800c71c:	b913      	cbnz	r3, 800c724 <_fflush_r+0x10>
 800c71e:	2500      	movs	r5, #0
 800c720:	4628      	mov	r0, r5
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	b118      	cbz	r0, 800c72e <_fflush_r+0x1a>
 800c726:	6983      	ldr	r3, [r0, #24]
 800c728:	b90b      	cbnz	r3, 800c72e <_fflush_r+0x1a>
 800c72a:	f000 f887 	bl	800c83c <__sinit>
 800c72e:	4b14      	ldr	r3, [pc, #80]	; (800c780 <_fflush_r+0x6c>)
 800c730:	429c      	cmp	r4, r3
 800c732:	d11b      	bne.n	800c76c <_fflush_r+0x58>
 800c734:	686c      	ldr	r4, [r5, #4]
 800c736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d0ef      	beq.n	800c71e <_fflush_r+0xa>
 800c73e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c740:	07d0      	lsls	r0, r2, #31
 800c742:	d404      	bmi.n	800c74e <_fflush_r+0x3a>
 800c744:	0599      	lsls	r1, r3, #22
 800c746:	d402      	bmi.n	800c74e <_fflush_r+0x3a>
 800c748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c74a:	f000 f915 	bl	800c978 <__retarget_lock_acquire_recursive>
 800c74e:	4628      	mov	r0, r5
 800c750:	4621      	mov	r1, r4
 800c752:	f7ff ff59 	bl	800c608 <__sflush_r>
 800c756:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c758:	07da      	lsls	r2, r3, #31
 800c75a:	4605      	mov	r5, r0
 800c75c:	d4e0      	bmi.n	800c720 <_fflush_r+0xc>
 800c75e:	89a3      	ldrh	r3, [r4, #12]
 800c760:	059b      	lsls	r3, r3, #22
 800c762:	d4dd      	bmi.n	800c720 <_fflush_r+0xc>
 800c764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c766:	f000 f908 	bl	800c97a <__retarget_lock_release_recursive>
 800c76a:	e7d9      	b.n	800c720 <_fflush_r+0xc>
 800c76c:	4b05      	ldr	r3, [pc, #20]	; (800c784 <_fflush_r+0x70>)
 800c76e:	429c      	cmp	r4, r3
 800c770:	d101      	bne.n	800c776 <_fflush_r+0x62>
 800c772:	68ac      	ldr	r4, [r5, #8]
 800c774:	e7df      	b.n	800c736 <_fflush_r+0x22>
 800c776:	4b04      	ldr	r3, [pc, #16]	; (800c788 <_fflush_r+0x74>)
 800c778:	429c      	cmp	r4, r3
 800c77a:	bf08      	it	eq
 800c77c:	68ec      	ldreq	r4, [r5, #12]
 800c77e:	e7da      	b.n	800c736 <_fflush_r+0x22>
 800c780:	0800e734 	.word	0x0800e734
 800c784:	0800e754 	.word	0x0800e754
 800c788:	0800e714 	.word	0x0800e714

0800c78c <std>:
 800c78c:	2300      	movs	r3, #0
 800c78e:	b510      	push	{r4, lr}
 800c790:	4604      	mov	r4, r0
 800c792:	e9c0 3300 	strd	r3, r3, [r0]
 800c796:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c79a:	6083      	str	r3, [r0, #8]
 800c79c:	8181      	strh	r1, [r0, #12]
 800c79e:	6643      	str	r3, [r0, #100]	; 0x64
 800c7a0:	81c2      	strh	r2, [r0, #14]
 800c7a2:	6183      	str	r3, [r0, #24]
 800c7a4:	4619      	mov	r1, r3
 800c7a6:	2208      	movs	r2, #8
 800c7a8:	305c      	adds	r0, #92	; 0x5c
 800c7aa:	f7fb fddd 	bl	8008368 <memset>
 800c7ae:	4b05      	ldr	r3, [pc, #20]	; (800c7c4 <std+0x38>)
 800c7b0:	6263      	str	r3, [r4, #36]	; 0x24
 800c7b2:	4b05      	ldr	r3, [pc, #20]	; (800c7c8 <std+0x3c>)
 800c7b4:	62a3      	str	r3, [r4, #40]	; 0x28
 800c7b6:	4b05      	ldr	r3, [pc, #20]	; (800c7cc <std+0x40>)
 800c7b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c7ba:	4b05      	ldr	r3, [pc, #20]	; (800c7d0 <std+0x44>)
 800c7bc:	6224      	str	r4, [r4, #32]
 800c7be:	6323      	str	r3, [r4, #48]	; 0x30
 800c7c0:	bd10      	pop	{r4, pc}
 800c7c2:	bf00      	nop
 800c7c4:	0800cae1 	.word	0x0800cae1
 800c7c8:	0800cb03 	.word	0x0800cb03
 800c7cc:	0800cb3b 	.word	0x0800cb3b
 800c7d0:	0800cb5f 	.word	0x0800cb5f

0800c7d4 <_cleanup_r>:
 800c7d4:	4901      	ldr	r1, [pc, #4]	; (800c7dc <_cleanup_r+0x8>)
 800c7d6:	f000 b8af 	b.w	800c938 <_fwalk_reent>
 800c7da:	bf00      	nop
 800c7dc:	0800c715 	.word	0x0800c715

0800c7e0 <__sfmoreglue>:
 800c7e0:	b570      	push	{r4, r5, r6, lr}
 800c7e2:	2268      	movs	r2, #104	; 0x68
 800c7e4:	1e4d      	subs	r5, r1, #1
 800c7e6:	4355      	muls	r5, r2
 800c7e8:	460e      	mov	r6, r1
 800c7ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c7ee:	f7ff fa5b 	bl	800bca8 <_malloc_r>
 800c7f2:	4604      	mov	r4, r0
 800c7f4:	b140      	cbz	r0, 800c808 <__sfmoreglue+0x28>
 800c7f6:	2100      	movs	r1, #0
 800c7f8:	e9c0 1600 	strd	r1, r6, [r0]
 800c7fc:	300c      	adds	r0, #12
 800c7fe:	60a0      	str	r0, [r4, #8]
 800c800:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c804:	f7fb fdb0 	bl	8008368 <memset>
 800c808:	4620      	mov	r0, r4
 800c80a:	bd70      	pop	{r4, r5, r6, pc}

0800c80c <__sfp_lock_acquire>:
 800c80c:	4801      	ldr	r0, [pc, #4]	; (800c814 <__sfp_lock_acquire+0x8>)
 800c80e:	f000 b8b3 	b.w	800c978 <__retarget_lock_acquire_recursive>
 800c812:	bf00      	nop
 800c814:	20000edd 	.word	0x20000edd

0800c818 <__sfp_lock_release>:
 800c818:	4801      	ldr	r0, [pc, #4]	; (800c820 <__sfp_lock_release+0x8>)
 800c81a:	f000 b8ae 	b.w	800c97a <__retarget_lock_release_recursive>
 800c81e:	bf00      	nop
 800c820:	20000edd 	.word	0x20000edd

0800c824 <__sinit_lock_acquire>:
 800c824:	4801      	ldr	r0, [pc, #4]	; (800c82c <__sinit_lock_acquire+0x8>)
 800c826:	f000 b8a7 	b.w	800c978 <__retarget_lock_acquire_recursive>
 800c82a:	bf00      	nop
 800c82c:	20000ede 	.word	0x20000ede

0800c830 <__sinit_lock_release>:
 800c830:	4801      	ldr	r0, [pc, #4]	; (800c838 <__sinit_lock_release+0x8>)
 800c832:	f000 b8a2 	b.w	800c97a <__retarget_lock_release_recursive>
 800c836:	bf00      	nop
 800c838:	20000ede 	.word	0x20000ede

0800c83c <__sinit>:
 800c83c:	b510      	push	{r4, lr}
 800c83e:	4604      	mov	r4, r0
 800c840:	f7ff fff0 	bl	800c824 <__sinit_lock_acquire>
 800c844:	69a3      	ldr	r3, [r4, #24]
 800c846:	b11b      	cbz	r3, 800c850 <__sinit+0x14>
 800c848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c84c:	f7ff bff0 	b.w	800c830 <__sinit_lock_release>
 800c850:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c854:	6523      	str	r3, [r4, #80]	; 0x50
 800c856:	4b13      	ldr	r3, [pc, #76]	; (800c8a4 <__sinit+0x68>)
 800c858:	4a13      	ldr	r2, [pc, #76]	; (800c8a8 <__sinit+0x6c>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c85e:	42a3      	cmp	r3, r4
 800c860:	bf04      	itt	eq
 800c862:	2301      	moveq	r3, #1
 800c864:	61a3      	streq	r3, [r4, #24]
 800c866:	4620      	mov	r0, r4
 800c868:	f000 f820 	bl	800c8ac <__sfp>
 800c86c:	6060      	str	r0, [r4, #4]
 800c86e:	4620      	mov	r0, r4
 800c870:	f000 f81c 	bl	800c8ac <__sfp>
 800c874:	60a0      	str	r0, [r4, #8]
 800c876:	4620      	mov	r0, r4
 800c878:	f000 f818 	bl	800c8ac <__sfp>
 800c87c:	2200      	movs	r2, #0
 800c87e:	60e0      	str	r0, [r4, #12]
 800c880:	2104      	movs	r1, #4
 800c882:	6860      	ldr	r0, [r4, #4]
 800c884:	f7ff ff82 	bl	800c78c <std>
 800c888:	68a0      	ldr	r0, [r4, #8]
 800c88a:	2201      	movs	r2, #1
 800c88c:	2109      	movs	r1, #9
 800c88e:	f7ff ff7d 	bl	800c78c <std>
 800c892:	68e0      	ldr	r0, [r4, #12]
 800c894:	2202      	movs	r2, #2
 800c896:	2112      	movs	r1, #18
 800c898:	f7ff ff78 	bl	800c78c <std>
 800c89c:	2301      	movs	r3, #1
 800c89e:	61a3      	str	r3, [r4, #24]
 800c8a0:	e7d2      	b.n	800c848 <__sinit+0xc>
 800c8a2:	bf00      	nop
 800c8a4:	0800e2d0 	.word	0x0800e2d0
 800c8a8:	0800c7d5 	.word	0x0800c7d5

0800c8ac <__sfp>:
 800c8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ae:	4607      	mov	r7, r0
 800c8b0:	f7ff ffac 	bl	800c80c <__sfp_lock_acquire>
 800c8b4:	4b1e      	ldr	r3, [pc, #120]	; (800c930 <__sfp+0x84>)
 800c8b6:	681e      	ldr	r6, [r3, #0]
 800c8b8:	69b3      	ldr	r3, [r6, #24]
 800c8ba:	b913      	cbnz	r3, 800c8c2 <__sfp+0x16>
 800c8bc:	4630      	mov	r0, r6
 800c8be:	f7ff ffbd 	bl	800c83c <__sinit>
 800c8c2:	3648      	adds	r6, #72	; 0x48
 800c8c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c8c8:	3b01      	subs	r3, #1
 800c8ca:	d503      	bpl.n	800c8d4 <__sfp+0x28>
 800c8cc:	6833      	ldr	r3, [r6, #0]
 800c8ce:	b30b      	cbz	r3, 800c914 <__sfp+0x68>
 800c8d0:	6836      	ldr	r6, [r6, #0]
 800c8d2:	e7f7      	b.n	800c8c4 <__sfp+0x18>
 800c8d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c8d8:	b9d5      	cbnz	r5, 800c910 <__sfp+0x64>
 800c8da:	4b16      	ldr	r3, [pc, #88]	; (800c934 <__sfp+0x88>)
 800c8dc:	60e3      	str	r3, [r4, #12]
 800c8de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c8e2:	6665      	str	r5, [r4, #100]	; 0x64
 800c8e4:	f000 f847 	bl	800c976 <__retarget_lock_init_recursive>
 800c8e8:	f7ff ff96 	bl	800c818 <__sfp_lock_release>
 800c8ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c8f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c8f4:	6025      	str	r5, [r4, #0]
 800c8f6:	61a5      	str	r5, [r4, #24]
 800c8f8:	2208      	movs	r2, #8
 800c8fa:	4629      	mov	r1, r5
 800c8fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c900:	f7fb fd32 	bl	8008368 <memset>
 800c904:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c908:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c90c:	4620      	mov	r0, r4
 800c90e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c910:	3468      	adds	r4, #104	; 0x68
 800c912:	e7d9      	b.n	800c8c8 <__sfp+0x1c>
 800c914:	2104      	movs	r1, #4
 800c916:	4638      	mov	r0, r7
 800c918:	f7ff ff62 	bl	800c7e0 <__sfmoreglue>
 800c91c:	4604      	mov	r4, r0
 800c91e:	6030      	str	r0, [r6, #0]
 800c920:	2800      	cmp	r0, #0
 800c922:	d1d5      	bne.n	800c8d0 <__sfp+0x24>
 800c924:	f7ff ff78 	bl	800c818 <__sfp_lock_release>
 800c928:	230c      	movs	r3, #12
 800c92a:	603b      	str	r3, [r7, #0]
 800c92c:	e7ee      	b.n	800c90c <__sfp+0x60>
 800c92e:	bf00      	nop
 800c930:	0800e2d0 	.word	0x0800e2d0
 800c934:	ffff0001 	.word	0xffff0001

0800c938 <_fwalk_reent>:
 800c938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c93c:	4606      	mov	r6, r0
 800c93e:	4688      	mov	r8, r1
 800c940:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c944:	2700      	movs	r7, #0
 800c946:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c94a:	f1b9 0901 	subs.w	r9, r9, #1
 800c94e:	d505      	bpl.n	800c95c <_fwalk_reent+0x24>
 800c950:	6824      	ldr	r4, [r4, #0]
 800c952:	2c00      	cmp	r4, #0
 800c954:	d1f7      	bne.n	800c946 <_fwalk_reent+0xe>
 800c956:	4638      	mov	r0, r7
 800c958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c95c:	89ab      	ldrh	r3, [r5, #12]
 800c95e:	2b01      	cmp	r3, #1
 800c960:	d907      	bls.n	800c972 <_fwalk_reent+0x3a>
 800c962:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c966:	3301      	adds	r3, #1
 800c968:	d003      	beq.n	800c972 <_fwalk_reent+0x3a>
 800c96a:	4629      	mov	r1, r5
 800c96c:	4630      	mov	r0, r6
 800c96e:	47c0      	blx	r8
 800c970:	4307      	orrs	r7, r0
 800c972:	3568      	adds	r5, #104	; 0x68
 800c974:	e7e9      	b.n	800c94a <_fwalk_reent+0x12>

0800c976 <__retarget_lock_init_recursive>:
 800c976:	4770      	bx	lr

0800c978 <__retarget_lock_acquire_recursive>:
 800c978:	4770      	bx	lr

0800c97a <__retarget_lock_release_recursive>:
 800c97a:	4770      	bx	lr

0800c97c <__swhatbuf_r>:
 800c97c:	b570      	push	{r4, r5, r6, lr}
 800c97e:	460e      	mov	r6, r1
 800c980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c984:	2900      	cmp	r1, #0
 800c986:	b096      	sub	sp, #88	; 0x58
 800c988:	4614      	mov	r4, r2
 800c98a:	461d      	mov	r5, r3
 800c98c:	da08      	bge.n	800c9a0 <__swhatbuf_r+0x24>
 800c98e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c992:	2200      	movs	r2, #0
 800c994:	602a      	str	r2, [r5, #0]
 800c996:	061a      	lsls	r2, r3, #24
 800c998:	d410      	bmi.n	800c9bc <__swhatbuf_r+0x40>
 800c99a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c99e:	e00e      	b.n	800c9be <__swhatbuf_r+0x42>
 800c9a0:	466a      	mov	r2, sp
 800c9a2:	f000 f903 	bl	800cbac <_fstat_r>
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	dbf1      	blt.n	800c98e <__swhatbuf_r+0x12>
 800c9aa:	9a01      	ldr	r2, [sp, #4]
 800c9ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c9b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c9b4:	425a      	negs	r2, r3
 800c9b6:	415a      	adcs	r2, r3
 800c9b8:	602a      	str	r2, [r5, #0]
 800c9ba:	e7ee      	b.n	800c99a <__swhatbuf_r+0x1e>
 800c9bc:	2340      	movs	r3, #64	; 0x40
 800c9be:	2000      	movs	r0, #0
 800c9c0:	6023      	str	r3, [r4, #0]
 800c9c2:	b016      	add	sp, #88	; 0x58
 800c9c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c9c8 <__smakebuf_r>:
 800c9c8:	898b      	ldrh	r3, [r1, #12]
 800c9ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c9cc:	079d      	lsls	r5, r3, #30
 800c9ce:	4606      	mov	r6, r0
 800c9d0:	460c      	mov	r4, r1
 800c9d2:	d507      	bpl.n	800c9e4 <__smakebuf_r+0x1c>
 800c9d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c9d8:	6023      	str	r3, [r4, #0]
 800c9da:	6123      	str	r3, [r4, #16]
 800c9dc:	2301      	movs	r3, #1
 800c9de:	6163      	str	r3, [r4, #20]
 800c9e0:	b002      	add	sp, #8
 800c9e2:	bd70      	pop	{r4, r5, r6, pc}
 800c9e4:	ab01      	add	r3, sp, #4
 800c9e6:	466a      	mov	r2, sp
 800c9e8:	f7ff ffc8 	bl	800c97c <__swhatbuf_r>
 800c9ec:	9900      	ldr	r1, [sp, #0]
 800c9ee:	4605      	mov	r5, r0
 800c9f0:	4630      	mov	r0, r6
 800c9f2:	f7ff f959 	bl	800bca8 <_malloc_r>
 800c9f6:	b948      	cbnz	r0, 800ca0c <__smakebuf_r+0x44>
 800c9f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9fc:	059a      	lsls	r2, r3, #22
 800c9fe:	d4ef      	bmi.n	800c9e0 <__smakebuf_r+0x18>
 800ca00:	f023 0303 	bic.w	r3, r3, #3
 800ca04:	f043 0302 	orr.w	r3, r3, #2
 800ca08:	81a3      	strh	r3, [r4, #12]
 800ca0a:	e7e3      	b.n	800c9d4 <__smakebuf_r+0xc>
 800ca0c:	4b0d      	ldr	r3, [pc, #52]	; (800ca44 <__smakebuf_r+0x7c>)
 800ca0e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ca10:	89a3      	ldrh	r3, [r4, #12]
 800ca12:	6020      	str	r0, [r4, #0]
 800ca14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca18:	81a3      	strh	r3, [r4, #12]
 800ca1a:	9b00      	ldr	r3, [sp, #0]
 800ca1c:	6163      	str	r3, [r4, #20]
 800ca1e:	9b01      	ldr	r3, [sp, #4]
 800ca20:	6120      	str	r0, [r4, #16]
 800ca22:	b15b      	cbz	r3, 800ca3c <__smakebuf_r+0x74>
 800ca24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca28:	4630      	mov	r0, r6
 800ca2a:	f000 f8d1 	bl	800cbd0 <_isatty_r>
 800ca2e:	b128      	cbz	r0, 800ca3c <__smakebuf_r+0x74>
 800ca30:	89a3      	ldrh	r3, [r4, #12]
 800ca32:	f023 0303 	bic.w	r3, r3, #3
 800ca36:	f043 0301 	orr.w	r3, r3, #1
 800ca3a:	81a3      	strh	r3, [r4, #12]
 800ca3c:	89a0      	ldrh	r0, [r4, #12]
 800ca3e:	4305      	orrs	r5, r0
 800ca40:	81a5      	strh	r5, [r4, #12]
 800ca42:	e7cd      	b.n	800c9e0 <__smakebuf_r+0x18>
 800ca44:	0800c7d5 	.word	0x0800c7d5

0800ca48 <_malloc_usable_size_r>:
 800ca48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca4c:	1f18      	subs	r0, r3, #4
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	bfbc      	itt	lt
 800ca52:	580b      	ldrlt	r3, [r1, r0]
 800ca54:	18c0      	addlt	r0, r0, r3
 800ca56:	4770      	bx	lr

0800ca58 <_raise_r>:
 800ca58:	291f      	cmp	r1, #31
 800ca5a:	b538      	push	{r3, r4, r5, lr}
 800ca5c:	4604      	mov	r4, r0
 800ca5e:	460d      	mov	r5, r1
 800ca60:	d904      	bls.n	800ca6c <_raise_r+0x14>
 800ca62:	2316      	movs	r3, #22
 800ca64:	6003      	str	r3, [r0, #0]
 800ca66:	f04f 30ff 	mov.w	r0, #4294967295
 800ca6a:	bd38      	pop	{r3, r4, r5, pc}
 800ca6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ca6e:	b112      	cbz	r2, 800ca76 <_raise_r+0x1e>
 800ca70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ca74:	b94b      	cbnz	r3, 800ca8a <_raise_r+0x32>
 800ca76:	4620      	mov	r0, r4
 800ca78:	f000 f830 	bl	800cadc <_getpid_r>
 800ca7c:	462a      	mov	r2, r5
 800ca7e:	4601      	mov	r1, r0
 800ca80:	4620      	mov	r0, r4
 800ca82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca86:	f000 b817 	b.w	800cab8 <_kill_r>
 800ca8a:	2b01      	cmp	r3, #1
 800ca8c:	d00a      	beq.n	800caa4 <_raise_r+0x4c>
 800ca8e:	1c59      	adds	r1, r3, #1
 800ca90:	d103      	bne.n	800ca9a <_raise_r+0x42>
 800ca92:	2316      	movs	r3, #22
 800ca94:	6003      	str	r3, [r0, #0]
 800ca96:	2001      	movs	r0, #1
 800ca98:	e7e7      	b.n	800ca6a <_raise_r+0x12>
 800ca9a:	2400      	movs	r4, #0
 800ca9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800caa0:	4628      	mov	r0, r5
 800caa2:	4798      	blx	r3
 800caa4:	2000      	movs	r0, #0
 800caa6:	e7e0      	b.n	800ca6a <_raise_r+0x12>

0800caa8 <raise>:
 800caa8:	4b02      	ldr	r3, [pc, #8]	; (800cab4 <raise+0xc>)
 800caaa:	4601      	mov	r1, r0
 800caac:	6818      	ldr	r0, [r3, #0]
 800caae:	f7ff bfd3 	b.w	800ca58 <_raise_r>
 800cab2:	bf00      	nop
 800cab4:	2000020c 	.word	0x2000020c

0800cab8 <_kill_r>:
 800cab8:	b538      	push	{r3, r4, r5, lr}
 800caba:	4d07      	ldr	r5, [pc, #28]	; (800cad8 <_kill_r+0x20>)
 800cabc:	2300      	movs	r3, #0
 800cabe:	4604      	mov	r4, r0
 800cac0:	4608      	mov	r0, r1
 800cac2:	4611      	mov	r1, r2
 800cac4:	602b      	str	r3, [r5, #0]
 800cac6:	f7f6 f829 	bl	8002b1c <_kill>
 800caca:	1c43      	adds	r3, r0, #1
 800cacc:	d102      	bne.n	800cad4 <_kill_r+0x1c>
 800cace:	682b      	ldr	r3, [r5, #0]
 800cad0:	b103      	cbz	r3, 800cad4 <_kill_r+0x1c>
 800cad2:	6023      	str	r3, [r4, #0]
 800cad4:	bd38      	pop	{r3, r4, r5, pc}
 800cad6:	bf00      	nop
 800cad8:	20000ed8 	.word	0x20000ed8

0800cadc <_getpid_r>:
 800cadc:	f7f6 b816 	b.w	8002b0c <_getpid>

0800cae0 <__sread>:
 800cae0:	b510      	push	{r4, lr}
 800cae2:	460c      	mov	r4, r1
 800cae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cae8:	f000 f894 	bl	800cc14 <_read_r>
 800caec:	2800      	cmp	r0, #0
 800caee:	bfab      	itete	ge
 800caf0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800caf2:	89a3      	ldrhlt	r3, [r4, #12]
 800caf4:	181b      	addge	r3, r3, r0
 800caf6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cafa:	bfac      	ite	ge
 800cafc:	6563      	strge	r3, [r4, #84]	; 0x54
 800cafe:	81a3      	strhlt	r3, [r4, #12]
 800cb00:	bd10      	pop	{r4, pc}

0800cb02 <__swrite>:
 800cb02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb06:	461f      	mov	r7, r3
 800cb08:	898b      	ldrh	r3, [r1, #12]
 800cb0a:	05db      	lsls	r3, r3, #23
 800cb0c:	4605      	mov	r5, r0
 800cb0e:	460c      	mov	r4, r1
 800cb10:	4616      	mov	r6, r2
 800cb12:	d505      	bpl.n	800cb20 <__swrite+0x1e>
 800cb14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb18:	2302      	movs	r3, #2
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	f000 f868 	bl	800cbf0 <_lseek_r>
 800cb20:	89a3      	ldrh	r3, [r4, #12]
 800cb22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cb2a:	81a3      	strh	r3, [r4, #12]
 800cb2c:	4632      	mov	r2, r6
 800cb2e:	463b      	mov	r3, r7
 800cb30:	4628      	mov	r0, r5
 800cb32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb36:	f000 b817 	b.w	800cb68 <_write_r>

0800cb3a <__sseek>:
 800cb3a:	b510      	push	{r4, lr}
 800cb3c:	460c      	mov	r4, r1
 800cb3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb42:	f000 f855 	bl	800cbf0 <_lseek_r>
 800cb46:	1c43      	adds	r3, r0, #1
 800cb48:	89a3      	ldrh	r3, [r4, #12]
 800cb4a:	bf15      	itete	ne
 800cb4c:	6560      	strne	r0, [r4, #84]	; 0x54
 800cb4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cb52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cb56:	81a3      	strheq	r3, [r4, #12]
 800cb58:	bf18      	it	ne
 800cb5a:	81a3      	strhne	r3, [r4, #12]
 800cb5c:	bd10      	pop	{r4, pc}

0800cb5e <__sclose>:
 800cb5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb62:	f000 b813 	b.w	800cb8c <_close_r>
	...

0800cb68 <_write_r>:
 800cb68:	b538      	push	{r3, r4, r5, lr}
 800cb6a:	4d07      	ldr	r5, [pc, #28]	; (800cb88 <_write_r+0x20>)
 800cb6c:	4604      	mov	r4, r0
 800cb6e:	4608      	mov	r0, r1
 800cb70:	4611      	mov	r1, r2
 800cb72:	2200      	movs	r2, #0
 800cb74:	602a      	str	r2, [r5, #0]
 800cb76:	461a      	mov	r2, r3
 800cb78:	f7f6 f807 	bl	8002b8a <_write>
 800cb7c:	1c43      	adds	r3, r0, #1
 800cb7e:	d102      	bne.n	800cb86 <_write_r+0x1e>
 800cb80:	682b      	ldr	r3, [r5, #0]
 800cb82:	b103      	cbz	r3, 800cb86 <_write_r+0x1e>
 800cb84:	6023      	str	r3, [r4, #0]
 800cb86:	bd38      	pop	{r3, r4, r5, pc}
 800cb88:	20000ed8 	.word	0x20000ed8

0800cb8c <_close_r>:
 800cb8c:	b538      	push	{r3, r4, r5, lr}
 800cb8e:	4d06      	ldr	r5, [pc, #24]	; (800cba8 <_close_r+0x1c>)
 800cb90:	2300      	movs	r3, #0
 800cb92:	4604      	mov	r4, r0
 800cb94:	4608      	mov	r0, r1
 800cb96:	602b      	str	r3, [r5, #0]
 800cb98:	f7f6 f813 	bl	8002bc2 <_close>
 800cb9c:	1c43      	adds	r3, r0, #1
 800cb9e:	d102      	bne.n	800cba6 <_close_r+0x1a>
 800cba0:	682b      	ldr	r3, [r5, #0]
 800cba2:	b103      	cbz	r3, 800cba6 <_close_r+0x1a>
 800cba4:	6023      	str	r3, [r4, #0]
 800cba6:	bd38      	pop	{r3, r4, r5, pc}
 800cba8:	20000ed8 	.word	0x20000ed8

0800cbac <_fstat_r>:
 800cbac:	b538      	push	{r3, r4, r5, lr}
 800cbae:	4d07      	ldr	r5, [pc, #28]	; (800cbcc <_fstat_r+0x20>)
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	4604      	mov	r4, r0
 800cbb4:	4608      	mov	r0, r1
 800cbb6:	4611      	mov	r1, r2
 800cbb8:	602b      	str	r3, [r5, #0]
 800cbba:	f7f6 f80e 	bl	8002bda <_fstat>
 800cbbe:	1c43      	adds	r3, r0, #1
 800cbc0:	d102      	bne.n	800cbc8 <_fstat_r+0x1c>
 800cbc2:	682b      	ldr	r3, [r5, #0]
 800cbc4:	b103      	cbz	r3, 800cbc8 <_fstat_r+0x1c>
 800cbc6:	6023      	str	r3, [r4, #0]
 800cbc8:	bd38      	pop	{r3, r4, r5, pc}
 800cbca:	bf00      	nop
 800cbcc:	20000ed8 	.word	0x20000ed8

0800cbd0 <_isatty_r>:
 800cbd0:	b538      	push	{r3, r4, r5, lr}
 800cbd2:	4d06      	ldr	r5, [pc, #24]	; (800cbec <_isatty_r+0x1c>)
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	4604      	mov	r4, r0
 800cbd8:	4608      	mov	r0, r1
 800cbda:	602b      	str	r3, [r5, #0]
 800cbdc:	f7f6 f80d 	bl	8002bfa <_isatty>
 800cbe0:	1c43      	adds	r3, r0, #1
 800cbe2:	d102      	bne.n	800cbea <_isatty_r+0x1a>
 800cbe4:	682b      	ldr	r3, [r5, #0]
 800cbe6:	b103      	cbz	r3, 800cbea <_isatty_r+0x1a>
 800cbe8:	6023      	str	r3, [r4, #0]
 800cbea:	bd38      	pop	{r3, r4, r5, pc}
 800cbec:	20000ed8 	.word	0x20000ed8

0800cbf0 <_lseek_r>:
 800cbf0:	b538      	push	{r3, r4, r5, lr}
 800cbf2:	4d07      	ldr	r5, [pc, #28]	; (800cc10 <_lseek_r+0x20>)
 800cbf4:	4604      	mov	r4, r0
 800cbf6:	4608      	mov	r0, r1
 800cbf8:	4611      	mov	r1, r2
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	602a      	str	r2, [r5, #0]
 800cbfe:	461a      	mov	r2, r3
 800cc00:	f7f6 f806 	bl	8002c10 <_lseek>
 800cc04:	1c43      	adds	r3, r0, #1
 800cc06:	d102      	bne.n	800cc0e <_lseek_r+0x1e>
 800cc08:	682b      	ldr	r3, [r5, #0]
 800cc0a:	b103      	cbz	r3, 800cc0e <_lseek_r+0x1e>
 800cc0c:	6023      	str	r3, [r4, #0]
 800cc0e:	bd38      	pop	{r3, r4, r5, pc}
 800cc10:	20000ed8 	.word	0x20000ed8

0800cc14 <_read_r>:
 800cc14:	b538      	push	{r3, r4, r5, lr}
 800cc16:	4d07      	ldr	r5, [pc, #28]	; (800cc34 <_read_r+0x20>)
 800cc18:	4604      	mov	r4, r0
 800cc1a:	4608      	mov	r0, r1
 800cc1c:	4611      	mov	r1, r2
 800cc1e:	2200      	movs	r2, #0
 800cc20:	602a      	str	r2, [r5, #0]
 800cc22:	461a      	mov	r2, r3
 800cc24:	f7f5 ff94 	bl	8002b50 <_read>
 800cc28:	1c43      	adds	r3, r0, #1
 800cc2a:	d102      	bne.n	800cc32 <_read_r+0x1e>
 800cc2c:	682b      	ldr	r3, [r5, #0]
 800cc2e:	b103      	cbz	r3, 800cc32 <_read_r+0x1e>
 800cc30:	6023      	str	r3, [r4, #0]
 800cc32:	bd38      	pop	{r3, r4, r5, pc}
 800cc34:	20000ed8 	.word	0x20000ed8

0800cc38 <atan>:
 800cc38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc3c:	ec55 4b10 	vmov	r4, r5, d0
 800cc40:	4bc3      	ldr	r3, [pc, #780]	; (800cf50 <atan+0x318>)
 800cc42:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cc46:	429e      	cmp	r6, r3
 800cc48:	46ab      	mov	fp, r5
 800cc4a:	dd18      	ble.n	800cc7e <atan+0x46>
 800cc4c:	4bc1      	ldr	r3, [pc, #772]	; (800cf54 <atan+0x31c>)
 800cc4e:	429e      	cmp	r6, r3
 800cc50:	dc01      	bgt.n	800cc56 <atan+0x1e>
 800cc52:	d109      	bne.n	800cc68 <atan+0x30>
 800cc54:	b144      	cbz	r4, 800cc68 <atan+0x30>
 800cc56:	4622      	mov	r2, r4
 800cc58:	462b      	mov	r3, r5
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	4629      	mov	r1, r5
 800cc5e:	f7f3 fb1d 	bl	800029c <__adddf3>
 800cc62:	4604      	mov	r4, r0
 800cc64:	460d      	mov	r5, r1
 800cc66:	e006      	b.n	800cc76 <atan+0x3e>
 800cc68:	f1bb 0f00 	cmp.w	fp, #0
 800cc6c:	f300 8131 	bgt.w	800ced2 <atan+0x29a>
 800cc70:	a59b      	add	r5, pc, #620	; (adr r5, 800cee0 <atan+0x2a8>)
 800cc72:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cc76:	ec45 4b10 	vmov	d0, r4, r5
 800cc7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc7e:	4bb6      	ldr	r3, [pc, #728]	; (800cf58 <atan+0x320>)
 800cc80:	429e      	cmp	r6, r3
 800cc82:	dc14      	bgt.n	800ccae <atan+0x76>
 800cc84:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cc88:	429e      	cmp	r6, r3
 800cc8a:	dc0d      	bgt.n	800cca8 <atan+0x70>
 800cc8c:	a396      	add	r3, pc, #600	; (adr r3, 800cee8 <atan+0x2b0>)
 800cc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc92:	ee10 0a10 	vmov	r0, s0
 800cc96:	4629      	mov	r1, r5
 800cc98:	f7f3 fb00 	bl	800029c <__adddf3>
 800cc9c:	4baf      	ldr	r3, [pc, #700]	; (800cf5c <atan+0x324>)
 800cc9e:	2200      	movs	r2, #0
 800cca0:	f7f3 ff42 	bl	8000b28 <__aeabi_dcmpgt>
 800cca4:	2800      	cmp	r0, #0
 800cca6:	d1e6      	bne.n	800cc76 <atan+0x3e>
 800cca8:	f04f 3aff 	mov.w	sl, #4294967295
 800ccac:	e02b      	b.n	800cd06 <atan+0xce>
 800ccae:	f000 f9b7 	bl	800d020 <fabs>
 800ccb2:	4bab      	ldr	r3, [pc, #684]	; (800cf60 <atan+0x328>)
 800ccb4:	429e      	cmp	r6, r3
 800ccb6:	ec55 4b10 	vmov	r4, r5, d0
 800ccba:	f300 80bf 	bgt.w	800ce3c <atan+0x204>
 800ccbe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800ccc2:	429e      	cmp	r6, r3
 800ccc4:	f300 80a0 	bgt.w	800ce08 <atan+0x1d0>
 800ccc8:	ee10 2a10 	vmov	r2, s0
 800cccc:	ee10 0a10 	vmov	r0, s0
 800ccd0:	462b      	mov	r3, r5
 800ccd2:	4629      	mov	r1, r5
 800ccd4:	f7f3 fae2 	bl	800029c <__adddf3>
 800ccd8:	4ba0      	ldr	r3, [pc, #640]	; (800cf5c <atan+0x324>)
 800ccda:	2200      	movs	r2, #0
 800ccdc:	f7f3 fadc 	bl	8000298 <__aeabi_dsub>
 800cce0:	2200      	movs	r2, #0
 800cce2:	4606      	mov	r6, r0
 800cce4:	460f      	mov	r7, r1
 800cce6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ccea:	4620      	mov	r0, r4
 800ccec:	4629      	mov	r1, r5
 800ccee:	f7f3 fad5 	bl	800029c <__adddf3>
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	4630      	mov	r0, r6
 800ccf8:	4639      	mov	r1, r7
 800ccfa:	f7f3 fdaf 	bl	800085c <__aeabi_ddiv>
 800ccfe:	f04f 0a00 	mov.w	sl, #0
 800cd02:	4604      	mov	r4, r0
 800cd04:	460d      	mov	r5, r1
 800cd06:	4622      	mov	r2, r4
 800cd08:	462b      	mov	r3, r5
 800cd0a:	4620      	mov	r0, r4
 800cd0c:	4629      	mov	r1, r5
 800cd0e:	f7f3 fc7b 	bl	8000608 <__aeabi_dmul>
 800cd12:	4602      	mov	r2, r0
 800cd14:	460b      	mov	r3, r1
 800cd16:	4680      	mov	r8, r0
 800cd18:	4689      	mov	r9, r1
 800cd1a:	f7f3 fc75 	bl	8000608 <__aeabi_dmul>
 800cd1e:	a374      	add	r3, pc, #464	; (adr r3, 800cef0 <atan+0x2b8>)
 800cd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd24:	4606      	mov	r6, r0
 800cd26:	460f      	mov	r7, r1
 800cd28:	f7f3 fc6e 	bl	8000608 <__aeabi_dmul>
 800cd2c:	a372      	add	r3, pc, #456	; (adr r3, 800cef8 <atan+0x2c0>)
 800cd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd32:	f7f3 fab3 	bl	800029c <__adddf3>
 800cd36:	4632      	mov	r2, r6
 800cd38:	463b      	mov	r3, r7
 800cd3a:	f7f3 fc65 	bl	8000608 <__aeabi_dmul>
 800cd3e:	a370      	add	r3, pc, #448	; (adr r3, 800cf00 <atan+0x2c8>)
 800cd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd44:	f7f3 faaa 	bl	800029c <__adddf3>
 800cd48:	4632      	mov	r2, r6
 800cd4a:	463b      	mov	r3, r7
 800cd4c:	f7f3 fc5c 	bl	8000608 <__aeabi_dmul>
 800cd50:	a36d      	add	r3, pc, #436	; (adr r3, 800cf08 <atan+0x2d0>)
 800cd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd56:	f7f3 faa1 	bl	800029c <__adddf3>
 800cd5a:	4632      	mov	r2, r6
 800cd5c:	463b      	mov	r3, r7
 800cd5e:	f7f3 fc53 	bl	8000608 <__aeabi_dmul>
 800cd62:	a36b      	add	r3, pc, #428	; (adr r3, 800cf10 <atan+0x2d8>)
 800cd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd68:	f7f3 fa98 	bl	800029c <__adddf3>
 800cd6c:	4632      	mov	r2, r6
 800cd6e:	463b      	mov	r3, r7
 800cd70:	f7f3 fc4a 	bl	8000608 <__aeabi_dmul>
 800cd74:	a368      	add	r3, pc, #416	; (adr r3, 800cf18 <atan+0x2e0>)
 800cd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd7a:	f7f3 fa8f 	bl	800029c <__adddf3>
 800cd7e:	4642      	mov	r2, r8
 800cd80:	464b      	mov	r3, r9
 800cd82:	f7f3 fc41 	bl	8000608 <__aeabi_dmul>
 800cd86:	a366      	add	r3, pc, #408	; (adr r3, 800cf20 <atan+0x2e8>)
 800cd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8c:	4680      	mov	r8, r0
 800cd8e:	4689      	mov	r9, r1
 800cd90:	4630      	mov	r0, r6
 800cd92:	4639      	mov	r1, r7
 800cd94:	f7f3 fc38 	bl	8000608 <__aeabi_dmul>
 800cd98:	a363      	add	r3, pc, #396	; (adr r3, 800cf28 <atan+0x2f0>)
 800cd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9e:	f7f3 fa7b 	bl	8000298 <__aeabi_dsub>
 800cda2:	4632      	mov	r2, r6
 800cda4:	463b      	mov	r3, r7
 800cda6:	f7f3 fc2f 	bl	8000608 <__aeabi_dmul>
 800cdaa:	a361      	add	r3, pc, #388	; (adr r3, 800cf30 <atan+0x2f8>)
 800cdac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb0:	f7f3 fa72 	bl	8000298 <__aeabi_dsub>
 800cdb4:	4632      	mov	r2, r6
 800cdb6:	463b      	mov	r3, r7
 800cdb8:	f7f3 fc26 	bl	8000608 <__aeabi_dmul>
 800cdbc:	a35e      	add	r3, pc, #376	; (adr r3, 800cf38 <atan+0x300>)
 800cdbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc2:	f7f3 fa69 	bl	8000298 <__aeabi_dsub>
 800cdc6:	4632      	mov	r2, r6
 800cdc8:	463b      	mov	r3, r7
 800cdca:	f7f3 fc1d 	bl	8000608 <__aeabi_dmul>
 800cdce:	a35c      	add	r3, pc, #368	; (adr r3, 800cf40 <atan+0x308>)
 800cdd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd4:	f7f3 fa60 	bl	8000298 <__aeabi_dsub>
 800cdd8:	4632      	mov	r2, r6
 800cdda:	463b      	mov	r3, r7
 800cddc:	f7f3 fc14 	bl	8000608 <__aeabi_dmul>
 800cde0:	4602      	mov	r2, r0
 800cde2:	460b      	mov	r3, r1
 800cde4:	4640      	mov	r0, r8
 800cde6:	4649      	mov	r1, r9
 800cde8:	f7f3 fa58 	bl	800029c <__adddf3>
 800cdec:	4622      	mov	r2, r4
 800cdee:	462b      	mov	r3, r5
 800cdf0:	f7f3 fc0a 	bl	8000608 <__aeabi_dmul>
 800cdf4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	d14b      	bne.n	800ce96 <atan+0x25e>
 800cdfe:	4620      	mov	r0, r4
 800ce00:	4629      	mov	r1, r5
 800ce02:	f7f3 fa49 	bl	8000298 <__aeabi_dsub>
 800ce06:	e72c      	b.n	800cc62 <atan+0x2a>
 800ce08:	ee10 0a10 	vmov	r0, s0
 800ce0c:	4b53      	ldr	r3, [pc, #332]	; (800cf5c <atan+0x324>)
 800ce0e:	2200      	movs	r2, #0
 800ce10:	4629      	mov	r1, r5
 800ce12:	f7f3 fa41 	bl	8000298 <__aeabi_dsub>
 800ce16:	4b51      	ldr	r3, [pc, #324]	; (800cf5c <atan+0x324>)
 800ce18:	4606      	mov	r6, r0
 800ce1a:	460f      	mov	r7, r1
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	4620      	mov	r0, r4
 800ce20:	4629      	mov	r1, r5
 800ce22:	f7f3 fa3b 	bl	800029c <__adddf3>
 800ce26:	4602      	mov	r2, r0
 800ce28:	460b      	mov	r3, r1
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	4639      	mov	r1, r7
 800ce2e:	f7f3 fd15 	bl	800085c <__aeabi_ddiv>
 800ce32:	f04f 0a01 	mov.w	sl, #1
 800ce36:	4604      	mov	r4, r0
 800ce38:	460d      	mov	r5, r1
 800ce3a:	e764      	b.n	800cd06 <atan+0xce>
 800ce3c:	4b49      	ldr	r3, [pc, #292]	; (800cf64 <atan+0x32c>)
 800ce3e:	429e      	cmp	r6, r3
 800ce40:	da1d      	bge.n	800ce7e <atan+0x246>
 800ce42:	ee10 0a10 	vmov	r0, s0
 800ce46:	4b48      	ldr	r3, [pc, #288]	; (800cf68 <atan+0x330>)
 800ce48:	2200      	movs	r2, #0
 800ce4a:	4629      	mov	r1, r5
 800ce4c:	f7f3 fa24 	bl	8000298 <__aeabi_dsub>
 800ce50:	4b45      	ldr	r3, [pc, #276]	; (800cf68 <atan+0x330>)
 800ce52:	4606      	mov	r6, r0
 800ce54:	460f      	mov	r7, r1
 800ce56:	2200      	movs	r2, #0
 800ce58:	4620      	mov	r0, r4
 800ce5a:	4629      	mov	r1, r5
 800ce5c:	f7f3 fbd4 	bl	8000608 <__aeabi_dmul>
 800ce60:	4b3e      	ldr	r3, [pc, #248]	; (800cf5c <atan+0x324>)
 800ce62:	2200      	movs	r2, #0
 800ce64:	f7f3 fa1a 	bl	800029c <__adddf3>
 800ce68:	4602      	mov	r2, r0
 800ce6a:	460b      	mov	r3, r1
 800ce6c:	4630      	mov	r0, r6
 800ce6e:	4639      	mov	r1, r7
 800ce70:	f7f3 fcf4 	bl	800085c <__aeabi_ddiv>
 800ce74:	f04f 0a02 	mov.w	sl, #2
 800ce78:	4604      	mov	r4, r0
 800ce7a:	460d      	mov	r5, r1
 800ce7c:	e743      	b.n	800cd06 <atan+0xce>
 800ce7e:	462b      	mov	r3, r5
 800ce80:	ee10 2a10 	vmov	r2, s0
 800ce84:	4939      	ldr	r1, [pc, #228]	; (800cf6c <atan+0x334>)
 800ce86:	2000      	movs	r0, #0
 800ce88:	f7f3 fce8 	bl	800085c <__aeabi_ddiv>
 800ce8c:	f04f 0a03 	mov.w	sl, #3
 800ce90:	4604      	mov	r4, r0
 800ce92:	460d      	mov	r5, r1
 800ce94:	e737      	b.n	800cd06 <atan+0xce>
 800ce96:	4b36      	ldr	r3, [pc, #216]	; (800cf70 <atan+0x338>)
 800ce98:	4e36      	ldr	r6, [pc, #216]	; (800cf74 <atan+0x33c>)
 800ce9a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ce9e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800cea2:	e9da 2300 	ldrd	r2, r3, [sl]
 800cea6:	f7f3 f9f7 	bl	8000298 <__aeabi_dsub>
 800ceaa:	4622      	mov	r2, r4
 800ceac:	462b      	mov	r3, r5
 800ceae:	f7f3 f9f3 	bl	8000298 <__aeabi_dsub>
 800ceb2:	4602      	mov	r2, r0
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ceba:	f7f3 f9ed 	bl	8000298 <__aeabi_dsub>
 800cebe:	f1bb 0f00 	cmp.w	fp, #0
 800cec2:	4604      	mov	r4, r0
 800cec4:	460d      	mov	r5, r1
 800cec6:	f6bf aed6 	bge.w	800cc76 <atan+0x3e>
 800ceca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cece:	461d      	mov	r5, r3
 800ced0:	e6d1      	b.n	800cc76 <atan+0x3e>
 800ced2:	a51d      	add	r5, pc, #116	; (adr r5, 800cf48 <atan+0x310>)
 800ced4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ced8:	e6cd      	b.n	800cc76 <atan+0x3e>
 800ceda:	bf00      	nop
 800cedc:	f3af 8000 	nop.w
 800cee0:	54442d18 	.word	0x54442d18
 800cee4:	bff921fb 	.word	0xbff921fb
 800cee8:	8800759c 	.word	0x8800759c
 800ceec:	7e37e43c 	.word	0x7e37e43c
 800cef0:	e322da11 	.word	0xe322da11
 800cef4:	3f90ad3a 	.word	0x3f90ad3a
 800cef8:	24760deb 	.word	0x24760deb
 800cefc:	3fa97b4b 	.word	0x3fa97b4b
 800cf00:	a0d03d51 	.word	0xa0d03d51
 800cf04:	3fb10d66 	.word	0x3fb10d66
 800cf08:	c54c206e 	.word	0xc54c206e
 800cf0c:	3fb745cd 	.word	0x3fb745cd
 800cf10:	920083ff 	.word	0x920083ff
 800cf14:	3fc24924 	.word	0x3fc24924
 800cf18:	5555550d 	.word	0x5555550d
 800cf1c:	3fd55555 	.word	0x3fd55555
 800cf20:	2c6a6c2f 	.word	0x2c6a6c2f
 800cf24:	bfa2b444 	.word	0xbfa2b444
 800cf28:	52defd9a 	.word	0x52defd9a
 800cf2c:	3fadde2d 	.word	0x3fadde2d
 800cf30:	af749a6d 	.word	0xaf749a6d
 800cf34:	3fb3b0f2 	.word	0x3fb3b0f2
 800cf38:	fe231671 	.word	0xfe231671
 800cf3c:	3fbc71c6 	.word	0x3fbc71c6
 800cf40:	9998ebc4 	.word	0x9998ebc4
 800cf44:	3fc99999 	.word	0x3fc99999
 800cf48:	54442d18 	.word	0x54442d18
 800cf4c:	3ff921fb 	.word	0x3ff921fb
 800cf50:	440fffff 	.word	0x440fffff
 800cf54:	7ff00000 	.word	0x7ff00000
 800cf58:	3fdbffff 	.word	0x3fdbffff
 800cf5c:	3ff00000 	.word	0x3ff00000
 800cf60:	3ff2ffff 	.word	0x3ff2ffff
 800cf64:	40038000 	.word	0x40038000
 800cf68:	3ff80000 	.word	0x3ff80000
 800cf6c:	bff00000 	.word	0xbff00000
 800cf70:	0800e798 	.word	0x0800e798
 800cf74:	0800e778 	.word	0x0800e778

0800cf78 <cos>:
 800cf78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf7a:	ec53 2b10 	vmov	r2, r3, d0
 800cf7e:	4826      	ldr	r0, [pc, #152]	; (800d018 <cos+0xa0>)
 800cf80:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cf84:	4281      	cmp	r1, r0
 800cf86:	dc06      	bgt.n	800cf96 <cos+0x1e>
 800cf88:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800d010 <cos+0x98>
 800cf8c:	b005      	add	sp, #20
 800cf8e:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf92:	f000 bb95 	b.w	800d6c0 <__kernel_cos>
 800cf96:	4821      	ldr	r0, [pc, #132]	; (800d01c <cos+0xa4>)
 800cf98:	4281      	cmp	r1, r0
 800cf9a:	dd09      	ble.n	800cfb0 <cos+0x38>
 800cf9c:	ee10 0a10 	vmov	r0, s0
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	f7f3 f979 	bl	8000298 <__aeabi_dsub>
 800cfa6:	ec41 0b10 	vmov	d0, r0, r1
 800cfaa:	b005      	add	sp, #20
 800cfac:	f85d fb04 	ldr.w	pc, [sp], #4
 800cfb0:	4668      	mov	r0, sp
 800cfb2:	f000 f8c5 	bl	800d140 <__ieee754_rem_pio2>
 800cfb6:	f000 0003 	and.w	r0, r0, #3
 800cfba:	2801      	cmp	r0, #1
 800cfbc:	d00b      	beq.n	800cfd6 <cos+0x5e>
 800cfbe:	2802      	cmp	r0, #2
 800cfc0:	d016      	beq.n	800cff0 <cos+0x78>
 800cfc2:	b9e0      	cbnz	r0, 800cffe <cos+0x86>
 800cfc4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cfc8:	ed9d 0b00 	vldr	d0, [sp]
 800cfcc:	f000 fb78 	bl	800d6c0 <__kernel_cos>
 800cfd0:	ec51 0b10 	vmov	r0, r1, d0
 800cfd4:	e7e7      	b.n	800cfa6 <cos+0x2e>
 800cfd6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cfda:	ed9d 0b00 	vldr	d0, [sp]
 800cfde:	f000 ff87 	bl	800def0 <__kernel_sin>
 800cfe2:	ec53 2b10 	vmov	r2, r3, d0
 800cfe6:	ee10 0a10 	vmov	r0, s0
 800cfea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cfee:	e7da      	b.n	800cfa6 <cos+0x2e>
 800cff0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cff4:	ed9d 0b00 	vldr	d0, [sp]
 800cff8:	f000 fb62 	bl	800d6c0 <__kernel_cos>
 800cffc:	e7f1      	b.n	800cfe2 <cos+0x6a>
 800cffe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d002:	ed9d 0b00 	vldr	d0, [sp]
 800d006:	2001      	movs	r0, #1
 800d008:	f000 ff72 	bl	800def0 <__kernel_sin>
 800d00c:	e7e0      	b.n	800cfd0 <cos+0x58>
 800d00e:	bf00      	nop
	...
 800d018:	3fe921fb 	.word	0x3fe921fb
 800d01c:	7fefffff 	.word	0x7fefffff

0800d020 <fabs>:
 800d020:	ec51 0b10 	vmov	r0, r1, d0
 800d024:	ee10 2a10 	vmov	r2, s0
 800d028:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d02c:	ec43 2b10 	vmov	d0, r2, r3
 800d030:	4770      	bx	lr
 800d032:	0000      	movs	r0, r0
 800d034:	0000      	movs	r0, r0
	...

0800d038 <sin>:
 800d038:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d03a:	ec53 2b10 	vmov	r2, r3, d0
 800d03e:	4828      	ldr	r0, [pc, #160]	; (800d0e0 <sin+0xa8>)
 800d040:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d044:	4281      	cmp	r1, r0
 800d046:	dc07      	bgt.n	800d058 <sin+0x20>
 800d048:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800d0d8 <sin+0xa0>
 800d04c:	2000      	movs	r0, #0
 800d04e:	b005      	add	sp, #20
 800d050:	f85d eb04 	ldr.w	lr, [sp], #4
 800d054:	f000 bf4c 	b.w	800def0 <__kernel_sin>
 800d058:	4822      	ldr	r0, [pc, #136]	; (800d0e4 <sin+0xac>)
 800d05a:	4281      	cmp	r1, r0
 800d05c:	dd09      	ble.n	800d072 <sin+0x3a>
 800d05e:	ee10 0a10 	vmov	r0, s0
 800d062:	4619      	mov	r1, r3
 800d064:	f7f3 f918 	bl	8000298 <__aeabi_dsub>
 800d068:	ec41 0b10 	vmov	d0, r0, r1
 800d06c:	b005      	add	sp, #20
 800d06e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d072:	4668      	mov	r0, sp
 800d074:	f000 f864 	bl	800d140 <__ieee754_rem_pio2>
 800d078:	f000 0003 	and.w	r0, r0, #3
 800d07c:	2801      	cmp	r0, #1
 800d07e:	d00c      	beq.n	800d09a <sin+0x62>
 800d080:	2802      	cmp	r0, #2
 800d082:	d011      	beq.n	800d0a8 <sin+0x70>
 800d084:	b9f0      	cbnz	r0, 800d0c4 <sin+0x8c>
 800d086:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d08a:	ed9d 0b00 	vldr	d0, [sp]
 800d08e:	2001      	movs	r0, #1
 800d090:	f000 ff2e 	bl	800def0 <__kernel_sin>
 800d094:	ec51 0b10 	vmov	r0, r1, d0
 800d098:	e7e6      	b.n	800d068 <sin+0x30>
 800d09a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d09e:	ed9d 0b00 	vldr	d0, [sp]
 800d0a2:	f000 fb0d 	bl	800d6c0 <__kernel_cos>
 800d0a6:	e7f5      	b.n	800d094 <sin+0x5c>
 800d0a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d0ac:	ed9d 0b00 	vldr	d0, [sp]
 800d0b0:	2001      	movs	r0, #1
 800d0b2:	f000 ff1d 	bl	800def0 <__kernel_sin>
 800d0b6:	ec53 2b10 	vmov	r2, r3, d0
 800d0ba:	ee10 0a10 	vmov	r0, s0
 800d0be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d0c2:	e7d1      	b.n	800d068 <sin+0x30>
 800d0c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d0c8:	ed9d 0b00 	vldr	d0, [sp]
 800d0cc:	f000 faf8 	bl	800d6c0 <__kernel_cos>
 800d0d0:	e7f1      	b.n	800d0b6 <sin+0x7e>
 800d0d2:	bf00      	nop
 800d0d4:	f3af 8000 	nop.w
	...
 800d0e0:	3fe921fb 	.word	0x3fe921fb
 800d0e4:	7fefffff 	.word	0x7fefffff

0800d0e8 <sqrt>:
 800d0e8:	b538      	push	{r3, r4, r5, lr}
 800d0ea:	ed2d 8b02 	vpush	{d8}
 800d0ee:	ec55 4b10 	vmov	r4, r5, d0
 800d0f2:	f000 fa31 	bl	800d558 <__ieee754_sqrt>
 800d0f6:	4622      	mov	r2, r4
 800d0f8:	462b      	mov	r3, r5
 800d0fa:	4620      	mov	r0, r4
 800d0fc:	4629      	mov	r1, r5
 800d0fe:	eeb0 8a40 	vmov.f32	s16, s0
 800d102:	eef0 8a60 	vmov.f32	s17, s1
 800d106:	f7f3 fd19 	bl	8000b3c <__aeabi_dcmpun>
 800d10a:	b990      	cbnz	r0, 800d132 <sqrt+0x4a>
 800d10c:	2200      	movs	r2, #0
 800d10e:	2300      	movs	r3, #0
 800d110:	4620      	mov	r0, r4
 800d112:	4629      	mov	r1, r5
 800d114:	f7f3 fcea 	bl	8000aec <__aeabi_dcmplt>
 800d118:	b158      	cbz	r0, 800d132 <sqrt+0x4a>
 800d11a:	f7fb f8ed 	bl	80082f8 <__errno>
 800d11e:	2321      	movs	r3, #33	; 0x21
 800d120:	6003      	str	r3, [r0, #0]
 800d122:	2200      	movs	r2, #0
 800d124:	2300      	movs	r3, #0
 800d126:	4610      	mov	r0, r2
 800d128:	4619      	mov	r1, r3
 800d12a:	f7f3 fb97 	bl	800085c <__aeabi_ddiv>
 800d12e:	ec41 0b18 	vmov	d8, r0, r1
 800d132:	eeb0 0a48 	vmov.f32	s0, s16
 800d136:	eef0 0a68 	vmov.f32	s1, s17
 800d13a:	ecbd 8b02 	vpop	{d8}
 800d13e:	bd38      	pop	{r3, r4, r5, pc}

0800d140 <__ieee754_rem_pio2>:
 800d140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d144:	ed2d 8b02 	vpush	{d8}
 800d148:	ec55 4b10 	vmov	r4, r5, d0
 800d14c:	4bca      	ldr	r3, [pc, #808]	; (800d478 <__ieee754_rem_pio2+0x338>)
 800d14e:	b08b      	sub	sp, #44	; 0x2c
 800d150:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d154:	4598      	cmp	r8, r3
 800d156:	4682      	mov	sl, r0
 800d158:	9502      	str	r5, [sp, #8]
 800d15a:	dc08      	bgt.n	800d16e <__ieee754_rem_pio2+0x2e>
 800d15c:	2200      	movs	r2, #0
 800d15e:	2300      	movs	r3, #0
 800d160:	ed80 0b00 	vstr	d0, [r0]
 800d164:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d168:	f04f 0b00 	mov.w	fp, #0
 800d16c:	e028      	b.n	800d1c0 <__ieee754_rem_pio2+0x80>
 800d16e:	4bc3      	ldr	r3, [pc, #780]	; (800d47c <__ieee754_rem_pio2+0x33c>)
 800d170:	4598      	cmp	r8, r3
 800d172:	dc78      	bgt.n	800d266 <__ieee754_rem_pio2+0x126>
 800d174:	9b02      	ldr	r3, [sp, #8]
 800d176:	4ec2      	ldr	r6, [pc, #776]	; (800d480 <__ieee754_rem_pio2+0x340>)
 800d178:	2b00      	cmp	r3, #0
 800d17a:	ee10 0a10 	vmov	r0, s0
 800d17e:	a3b0      	add	r3, pc, #704	; (adr r3, 800d440 <__ieee754_rem_pio2+0x300>)
 800d180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d184:	4629      	mov	r1, r5
 800d186:	dd39      	ble.n	800d1fc <__ieee754_rem_pio2+0xbc>
 800d188:	f7f3 f886 	bl	8000298 <__aeabi_dsub>
 800d18c:	45b0      	cmp	r8, r6
 800d18e:	4604      	mov	r4, r0
 800d190:	460d      	mov	r5, r1
 800d192:	d01b      	beq.n	800d1cc <__ieee754_rem_pio2+0x8c>
 800d194:	a3ac      	add	r3, pc, #688	; (adr r3, 800d448 <__ieee754_rem_pio2+0x308>)
 800d196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19a:	f7f3 f87d 	bl	8000298 <__aeabi_dsub>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	e9ca 2300 	strd	r2, r3, [sl]
 800d1a6:	4620      	mov	r0, r4
 800d1a8:	4629      	mov	r1, r5
 800d1aa:	f7f3 f875 	bl	8000298 <__aeabi_dsub>
 800d1ae:	a3a6      	add	r3, pc, #664	; (adr r3, 800d448 <__ieee754_rem_pio2+0x308>)
 800d1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b4:	f7f3 f870 	bl	8000298 <__aeabi_dsub>
 800d1b8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d1bc:	f04f 0b01 	mov.w	fp, #1
 800d1c0:	4658      	mov	r0, fp
 800d1c2:	b00b      	add	sp, #44	; 0x2c
 800d1c4:	ecbd 8b02 	vpop	{d8}
 800d1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1cc:	a3a0      	add	r3, pc, #640	; (adr r3, 800d450 <__ieee754_rem_pio2+0x310>)
 800d1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d2:	f7f3 f861 	bl	8000298 <__aeabi_dsub>
 800d1d6:	a3a0      	add	r3, pc, #640	; (adr r3, 800d458 <__ieee754_rem_pio2+0x318>)
 800d1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1dc:	4604      	mov	r4, r0
 800d1de:	460d      	mov	r5, r1
 800d1e0:	f7f3 f85a 	bl	8000298 <__aeabi_dsub>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	460b      	mov	r3, r1
 800d1e8:	e9ca 2300 	strd	r2, r3, [sl]
 800d1ec:	4620      	mov	r0, r4
 800d1ee:	4629      	mov	r1, r5
 800d1f0:	f7f3 f852 	bl	8000298 <__aeabi_dsub>
 800d1f4:	a398      	add	r3, pc, #608	; (adr r3, 800d458 <__ieee754_rem_pio2+0x318>)
 800d1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fa:	e7db      	b.n	800d1b4 <__ieee754_rem_pio2+0x74>
 800d1fc:	f7f3 f84e 	bl	800029c <__adddf3>
 800d200:	45b0      	cmp	r8, r6
 800d202:	4604      	mov	r4, r0
 800d204:	460d      	mov	r5, r1
 800d206:	d016      	beq.n	800d236 <__ieee754_rem_pio2+0xf6>
 800d208:	a38f      	add	r3, pc, #572	; (adr r3, 800d448 <__ieee754_rem_pio2+0x308>)
 800d20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20e:	f7f3 f845 	bl	800029c <__adddf3>
 800d212:	4602      	mov	r2, r0
 800d214:	460b      	mov	r3, r1
 800d216:	e9ca 2300 	strd	r2, r3, [sl]
 800d21a:	4620      	mov	r0, r4
 800d21c:	4629      	mov	r1, r5
 800d21e:	f7f3 f83b 	bl	8000298 <__aeabi_dsub>
 800d222:	a389      	add	r3, pc, #548	; (adr r3, 800d448 <__ieee754_rem_pio2+0x308>)
 800d224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d228:	f7f3 f838 	bl	800029c <__adddf3>
 800d22c:	f04f 3bff 	mov.w	fp, #4294967295
 800d230:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d234:	e7c4      	b.n	800d1c0 <__ieee754_rem_pio2+0x80>
 800d236:	a386      	add	r3, pc, #536	; (adr r3, 800d450 <__ieee754_rem_pio2+0x310>)
 800d238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d23c:	f7f3 f82e 	bl	800029c <__adddf3>
 800d240:	a385      	add	r3, pc, #532	; (adr r3, 800d458 <__ieee754_rem_pio2+0x318>)
 800d242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d246:	4604      	mov	r4, r0
 800d248:	460d      	mov	r5, r1
 800d24a:	f7f3 f827 	bl	800029c <__adddf3>
 800d24e:	4602      	mov	r2, r0
 800d250:	460b      	mov	r3, r1
 800d252:	e9ca 2300 	strd	r2, r3, [sl]
 800d256:	4620      	mov	r0, r4
 800d258:	4629      	mov	r1, r5
 800d25a:	f7f3 f81d 	bl	8000298 <__aeabi_dsub>
 800d25e:	a37e      	add	r3, pc, #504	; (adr r3, 800d458 <__ieee754_rem_pio2+0x318>)
 800d260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d264:	e7e0      	b.n	800d228 <__ieee754_rem_pio2+0xe8>
 800d266:	4b87      	ldr	r3, [pc, #540]	; (800d484 <__ieee754_rem_pio2+0x344>)
 800d268:	4598      	cmp	r8, r3
 800d26a:	f300 80d9 	bgt.w	800d420 <__ieee754_rem_pio2+0x2e0>
 800d26e:	f7ff fed7 	bl	800d020 <fabs>
 800d272:	ec55 4b10 	vmov	r4, r5, d0
 800d276:	ee10 0a10 	vmov	r0, s0
 800d27a:	a379      	add	r3, pc, #484	; (adr r3, 800d460 <__ieee754_rem_pio2+0x320>)
 800d27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d280:	4629      	mov	r1, r5
 800d282:	f7f3 f9c1 	bl	8000608 <__aeabi_dmul>
 800d286:	4b80      	ldr	r3, [pc, #512]	; (800d488 <__ieee754_rem_pio2+0x348>)
 800d288:	2200      	movs	r2, #0
 800d28a:	f7f3 f807 	bl	800029c <__adddf3>
 800d28e:	f7f3 fc6b 	bl	8000b68 <__aeabi_d2iz>
 800d292:	4683      	mov	fp, r0
 800d294:	f7f3 f94e 	bl	8000534 <__aeabi_i2d>
 800d298:	4602      	mov	r2, r0
 800d29a:	460b      	mov	r3, r1
 800d29c:	ec43 2b18 	vmov	d8, r2, r3
 800d2a0:	a367      	add	r3, pc, #412	; (adr r3, 800d440 <__ieee754_rem_pio2+0x300>)
 800d2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a6:	f7f3 f9af 	bl	8000608 <__aeabi_dmul>
 800d2aa:	4602      	mov	r2, r0
 800d2ac:	460b      	mov	r3, r1
 800d2ae:	4620      	mov	r0, r4
 800d2b0:	4629      	mov	r1, r5
 800d2b2:	f7f2 fff1 	bl	8000298 <__aeabi_dsub>
 800d2b6:	a364      	add	r3, pc, #400	; (adr r3, 800d448 <__ieee754_rem_pio2+0x308>)
 800d2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2bc:	4606      	mov	r6, r0
 800d2be:	460f      	mov	r7, r1
 800d2c0:	ec51 0b18 	vmov	r0, r1, d8
 800d2c4:	f7f3 f9a0 	bl	8000608 <__aeabi_dmul>
 800d2c8:	f1bb 0f1f 	cmp.w	fp, #31
 800d2cc:	4604      	mov	r4, r0
 800d2ce:	460d      	mov	r5, r1
 800d2d0:	dc0d      	bgt.n	800d2ee <__ieee754_rem_pio2+0x1ae>
 800d2d2:	4b6e      	ldr	r3, [pc, #440]	; (800d48c <__ieee754_rem_pio2+0x34c>)
 800d2d4:	f10b 32ff 	add.w	r2, fp, #4294967295
 800d2d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2dc:	4543      	cmp	r3, r8
 800d2de:	d006      	beq.n	800d2ee <__ieee754_rem_pio2+0x1ae>
 800d2e0:	4622      	mov	r2, r4
 800d2e2:	462b      	mov	r3, r5
 800d2e4:	4630      	mov	r0, r6
 800d2e6:	4639      	mov	r1, r7
 800d2e8:	f7f2 ffd6 	bl	8000298 <__aeabi_dsub>
 800d2ec:	e00f      	b.n	800d30e <__ieee754_rem_pio2+0x1ce>
 800d2ee:	462b      	mov	r3, r5
 800d2f0:	4622      	mov	r2, r4
 800d2f2:	4630      	mov	r0, r6
 800d2f4:	4639      	mov	r1, r7
 800d2f6:	f7f2 ffcf 	bl	8000298 <__aeabi_dsub>
 800d2fa:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d2fe:	9303      	str	r3, [sp, #12]
 800d300:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d304:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800d308:	f1b8 0f10 	cmp.w	r8, #16
 800d30c:	dc02      	bgt.n	800d314 <__ieee754_rem_pio2+0x1d4>
 800d30e:	e9ca 0100 	strd	r0, r1, [sl]
 800d312:	e039      	b.n	800d388 <__ieee754_rem_pio2+0x248>
 800d314:	a34e      	add	r3, pc, #312	; (adr r3, 800d450 <__ieee754_rem_pio2+0x310>)
 800d316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d31a:	ec51 0b18 	vmov	r0, r1, d8
 800d31e:	f7f3 f973 	bl	8000608 <__aeabi_dmul>
 800d322:	4604      	mov	r4, r0
 800d324:	460d      	mov	r5, r1
 800d326:	4602      	mov	r2, r0
 800d328:	460b      	mov	r3, r1
 800d32a:	4630      	mov	r0, r6
 800d32c:	4639      	mov	r1, r7
 800d32e:	f7f2 ffb3 	bl	8000298 <__aeabi_dsub>
 800d332:	4602      	mov	r2, r0
 800d334:	460b      	mov	r3, r1
 800d336:	4680      	mov	r8, r0
 800d338:	4689      	mov	r9, r1
 800d33a:	4630      	mov	r0, r6
 800d33c:	4639      	mov	r1, r7
 800d33e:	f7f2 ffab 	bl	8000298 <__aeabi_dsub>
 800d342:	4622      	mov	r2, r4
 800d344:	462b      	mov	r3, r5
 800d346:	f7f2 ffa7 	bl	8000298 <__aeabi_dsub>
 800d34a:	a343      	add	r3, pc, #268	; (adr r3, 800d458 <__ieee754_rem_pio2+0x318>)
 800d34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d350:	4604      	mov	r4, r0
 800d352:	460d      	mov	r5, r1
 800d354:	ec51 0b18 	vmov	r0, r1, d8
 800d358:	f7f3 f956 	bl	8000608 <__aeabi_dmul>
 800d35c:	4622      	mov	r2, r4
 800d35e:	462b      	mov	r3, r5
 800d360:	f7f2 ff9a 	bl	8000298 <__aeabi_dsub>
 800d364:	4602      	mov	r2, r0
 800d366:	460b      	mov	r3, r1
 800d368:	4604      	mov	r4, r0
 800d36a:	460d      	mov	r5, r1
 800d36c:	4640      	mov	r0, r8
 800d36e:	4649      	mov	r1, r9
 800d370:	f7f2 ff92 	bl	8000298 <__aeabi_dsub>
 800d374:	9a03      	ldr	r2, [sp, #12]
 800d376:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d37a:	1ad3      	subs	r3, r2, r3
 800d37c:	2b31      	cmp	r3, #49	; 0x31
 800d37e:	dc24      	bgt.n	800d3ca <__ieee754_rem_pio2+0x28a>
 800d380:	e9ca 0100 	strd	r0, r1, [sl]
 800d384:	4646      	mov	r6, r8
 800d386:	464f      	mov	r7, r9
 800d388:	e9da 8900 	ldrd	r8, r9, [sl]
 800d38c:	4630      	mov	r0, r6
 800d38e:	4642      	mov	r2, r8
 800d390:	464b      	mov	r3, r9
 800d392:	4639      	mov	r1, r7
 800d394:	f7f2 ff80 	bl	8000298 <__aeabi_dsub>
 800d398:	462b      	mov	r3, r5
 800d39a:	4622      	mov	r2, r4
 800d39c:	f7f2 ff7c 	bl	8000298 <__aeabi_dsub>
 800d3a0:	9b02      	ldr	r3, [sp, #8]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d3a8:	f6bf af0a 	bge.w	800d1c0 <__ieee754_rem_pio2+0x80>
 800d3ac:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d3b0:	f8ca 3004 	str.w	r3, [sl, #4]
 800d3b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d3b8:	f8ca 8000 	str.w	r8, [sl]
 800d3bc:	f8ca 0008 	str.w	r0, [sl, #8]
 800d3c0:	f8ca 300c 	str.w	r3, [sl, #12]
 800d3c4:	f1cb 0b00 	rsb	fp, fp, #0
 800d3c8:	e6fa      	b.n	800d1c0 <__ieee754_rem_pio2+0x80>
 800d3ca:	a327      	add	r3, pc, #156	; (adr r3, 800d468 <__ieee754_rem_pio2+0x328>)
 800d3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d0:	ec51 0b18 	vmov	r0, r1, d8
 800d3d4:	f7f3 f918 	bl	8000608 <__aeabi_dmul>
 800d3d8:	4604      	mov	r4, r0
 800d3da:	460d      	mov	r5, r1
 800d3dc:	4602      	mov	r2, r0
 800d3de:	460b      	mov	r3, r1
 800d3e0:	4640      	mov	r0, r8
 800d3e2:	4649      	mov	r1, r9
 800d3e4:	f7f2 ff58 	bl	8000298 <__aeabi_dsub>
 800d3e8:	4602      	mov	r2, r0
 800d3ea:	460b      	mov	r3, r1
 800d3ec:	4606      	mov	r6, r0
 800d3ee:	460f      	mov	r7, r1
 800d3f0:	4640      	mov	r0, r8
 800d3f2:	4649      	mov	r1, r9
 800d3f4:	f7f2 ff50 	bl	8000298 <__aeabi_dsub>
 800d3f8:	4622      	mov	r2, r4
 800d3fa:	462b      	mov	r3, r5
 800d3fc:	f7f2 ff4c 	bl	8000298 <__aeabi_dsub>
 800d400:	a31b      	add	r3, pc, #108	; (adr r3, 800d470 <__ieee754_rem_pio2+0x330>)
 800d402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d406:	4604      	mov	r4, r0
 800d408:	460d      	mov	r5, r1
 800d40a:	ec51 0b18 	vmov	r0, r1, d8
 800d40e:	f7f3 f8fb 	bl	8000608 <__aeabi_dmul>
 800d412:	4622      	mov	r2, r4
 800d414:	462b      	mov	r3, r5
 800d416:	f7f2 ff3f 	bl	8000298 <__aeabi_dsub>
 800d41a:	4604      	mov	r4, r0
 800d41c:	460d      	mov	r5, r1
 800d41e:	e75f      	b.n	800d2e0 <__ieee754_rem_pio2+0x1a0>
 800d420:	4b1b      	ldr	r3, [pc, #108]	; (800d490 <__ieee754_rem_pio2+0x350>)
 800d422:	4598      	cmp	r8, r3
 800d424:	dd36      	ble.n	800d494 <__ieee754_rem_pio2+0x354>
 800d426:	ee10 2a10 	vmov	r2, s0
 800d42a:	462b      	mov	r3, r5
 800d42c:	4620      	mov	r0, r4
 800d42e:	4629      	mov	r1, r5
 800d430:	f7f2 ff32 	bl	8000298 <__aeabi_dsub>
 800d434:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d438:	e9ca 0100 	strd	r0, r1, [sl]
 800d43c:	e694      	b.n	800d168 <__ieee754_rem_pio2+0x28>
 800d43e:	bf00      	nop
 800d440:	54400000 	.word	0x54400000
 800d444:	3ff921fb 	.word	0x3ff921fb
 800d448:	1a626331 	.word	0x1a626331
 800d44c:	3dd0b461 	.word	0x3dd0b461
 800d450:	1a600000 	.word	0x1a600000
 800d454:	3dd0b461 	.word	0x3dd0b461
 800d458:	2e037073 	.word	0x2e037073
 800d45c:	3ba3198a 	.word	0x3ba3198a
 800d460:	6dc9c883 	.word	0x6dc9c883
 800d464:	3fe45f30 	.word	0x3fe45f30
 800d468:	2e000000 	.word	0x2e000000
 800d46c:	3ba3198a 	.word	0x3ba3198a
 800d470:	252049c1 	.word	0x252049c1
 800d474:	397b839a 	.word	0x397b839a
 800d478:	3fe921fb 	.word	0x3fe921fb
 800d47c:	4002d97b 	.word	0x4002d97b
 800d480:	3ff921fb 	.word	0x3ff921fb
 800d484:	413921fb 	.word	0x413921fb
 800d488:	3fe00000 	.word	0x3fe00000
 800d48c:	0800e7b8 	.word	0x0800e7b8
 800d490:	7fefffff 	.word	0x7fefffff
 800d494:	ea4f 5428 	mov.w	r4, r8, asr #20
 800d498:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800d49c:	ee10 0a10 	vmov	r0, s0
 800d4a0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800d4a4:	ee10 6a10 	vmov	r6, s0
 800d4a8:	460f      	mov	r7, r1
 800d4aa:	f7f3 fb5d 	bl	8000b68 <__aeabi_d2iz>
 800d4ae:	f7f3 f841 	bl	8000534 <__aeabi_i2d>
 800d4b2:	4602      	mov	r2, r0
 800d4b4:	460b      	mov	r3, r1
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	4639      	mov	r1, r7
 800d4ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d4be:	f7f2 feeb 	bl	8000298 <__aeabi_dsub>
 800d4c2:	4b23      	ldr	r3, [pc, #140]	; (800d550 <__ieee754_rem_pio2+0x410>)
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	f7f3 f89f 	bl	8000608 <__aeabi_dmul>
 800d4ca:	460f      	mov	r7, r1
 800d4cc:	4606      	mov	r6, r0
 800d4ce:	f7f3 fb4b 	bl	8000b68 <__aeabi_d2iz>
 800d4d2:	f7f3 f82f 	bl	8000534 <__aeabi_i2d>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	460b      	mov	r3, r1
 800d4da:	4630      	mov	r0, r6
 800d4dc:	4639      	mov	r1, r7
 800d4de:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d4e2:	f7f2 fed9 	bl	8000298 <__aeabi_dsub>
 800d4e6:	4b1a      	ldr	r3, [pc, #104]	; (800d550 <__ieee754_rem_pio2+0x410>)
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	f7f3 f88d 	bl	8000608 <__aeabi_dmul>
 800d4ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d4f2:	ad04      	add	r5, sp, #16
 800d4f4:	f04f 0803 	mov.w	r8, #3
 800d4f8:	46a9      	mov	r9, r5
 800d4fa:	2600      	movs	r6, #0
 800d4fc:	2700      	movs	r7, #0
 800d4fe:	4632      	mov	r2, r6
 800d500:	463b      	mov	r3, r7
 800d502:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800d506:	46c3      	mov	fp, r8
 800d508:	3d08      	subs	r5, #8
 800d50a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d50e:	f7f3 fae3 	bl	8000ad8 <__aeabi_dcmpeq>
 800d512:	2800      	cmp	r0, #0
 800d514:	d1f3      	bne.n	800d4fe <__ieee754_rem_pio2+0x3be>
 800d516:	4b0f      	ldr	r3, [pc, #60]	; (800d554 <__ieee754_rem_pio2+0x414>)
 800d518:	9301      	str	r3, [sp, #4]
 800d51a:	2302      	movs	r3, #2
 800d51c:	9300      	str	r3, [sp, #0]
 800d51e:	4622      	mov	r2, r4
 800d520:	465b      	mov	r3, fp
 800d522:	4651      	mov	r1, sl
 800d524:	4648      	mov	r0, r9
 800d526:	f000 f993 	bl	800d850 <__kernel_rem_pio2>
 800d52a:	9b02      	ldr	r3, [sp, #8]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	4683      	mov	fp, r0
 800d530:	f6bf ae46 	bge.w	800d1c0 <__ieee754_rem_pio2+0x80>
 800d534:	e9da 2100 	ldrd	r2, r1, [sl]
 800d538:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d53c:	e9ca 2300 	strd	r2, r3, [sl]
 800d540:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d544:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d548:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d54c:	e73a      	b.n	800d3c4 <__ieee754_rem_pio2+0x284>
 800d54e:	bf00      	nop
 800d550:	41700000 	.word	0x41700000
 800d554:	0800e838 	.word	0x0800e838

0800d558 <__ieee754_sqrt>:
 800d558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d55c:	ec55 4b10 	vmov	r4, r5, d0
 800d560:	4e55      	ldr	r6, [pc, #340]	; (800d6b8 <__ieee754_sqrt+0x160>)
 800d562:	43ae      	bics	r6, r5
 800d564:	ee10 0a10 	vmov	r0, s0
 800d568:	ee10 3a10 	vmov	r3, s0
 800d56c:	462a      	mov	r2, r5
 800d56e:	4629      	mov	r1, r5
 800d570:	d110      	bne.n	800d594 <__ieee754_sqrt+0x3c>
 800d572:	ee10 2a10 	vmov	r2, s0
 800d576:	462b      	mov	r3, r5
 800d578:	f7f3 f846 	bl	8000608 <__aeabi_dmul>
 800d57c:	4602      	mov	r2, r0
 800d57e:	460b      	mov	r3, r1
 800d580:	4620      	mov	r0, r4
 800d582:	4629      	mov	r1, r5
 800d584:	f7f2 fe8a 	bl	800029c <__adddf3>
 800d588:	4604      	mov	r4, r0
 800d58a:	460d      	mov	r5, r1
 800d58c:	ec45 4b10 	vmov	d0, r4, r5
 800d590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d594:	2d00      	cmp	r5, #0
 800d596:	dc10      	bgt.n	800d5ba <__ieee754_sqrt+0x62>
 800d598:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d59c:	4330      	orrs	r0, r6
 800d59e:	d0f5      	beq.n	800d58c <__ieee754_sqrt+0x34>
 800d5a0:	b15d      	cbz	r5, 800d5ba <__ieee754_sqrt+0x62>
 800d5a2:	ee10 2a10 	vmov	r2, s0
 800d5a6:	462b      	mov	r3, r5
 800d5a8:	ee10 0a10 	vmov	r0, s0
 800d5ac:	f7f2 fe74 	bl	8000298 <__aeabi_dsub>
 800d5b0:	4602      	mov	r2, r0
 800d5b2:	460b      	mov	r3, r1
 800d5b4:	f7f3 f952 	bl	800085c <__aeabi_ddiv>
 800d5b8:	e7e6      	b.n	800d588 <__ieee754_sqrt+0x30>
 800d5ba:	1512      	asrs	r2, r2, #20
 800d5bc:	d074      	beq.n	800d6a8 <__ieee754_sqrt+0x150>
 800d5be:	07d4      	lsls	r4, r2, #31
 800d5c0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d5c4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800d5c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d5cc:	bf5e      	ittt	pl
 800d5ce:	0fda      	lsrpl	r2, r3, #31
 800d5d0:	005b      	lslpl	r3, r3, #1
 800d5d2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800d5d6:	2400      	movs	r4, #0
 800d5d8:	0fda      	lsrs	r2, r3, #31
 800d5da:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d5de:	107f      	asrs	r7, r7, #1
 800d5e0:	005b      	lsls	r3, r3, #1
 800d5e2:	2516      	movs	r5, #22
 800d5e4:	4620      	mov	r0, r4
 800d5e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d5ea:	1886      	adds	r6, r0, r2
 800d5ec:	428e      	cmp	r6, r1
 800d5ee:	bfde      	ittt	le
 800d5f0:	1b89      	suble	r1, r1, r6
 800d5f2:	18b0      	addle	r0, r6, r2
 800d5f4:	18a4      	addle	r4, r4, r2
 800d5f6:	0049      	lsls	r1, r1, #1
 800d5f8:	3d01      	subs	r5, #1
 800d5fa:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800d5fe:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d602:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d606:	d1f0      	bne.n	800d5ea <__ieee754_sqrt+0x92>
 800d608:	462a      	mov	r2, r5
 800d60a:	f04f 0e20 	mov.w	lr, #32
 800d60e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d612:	4281      	cmp	r1, r0
 800d614:	eb06 0c05 	add.w	ip, r6, r5
 800d618:	dc02      	bgt.n	800d620 <__ieee754_sqrt+0xc8>
 800d61a:	d113      	bne.n	800d644 <__ieee754_sqrt+0xec>
 800d61c:	459c      	cmp	ip, r3
 800d61e:	d811      	bhi.n	800d644 <__ieee754_sqrt+0xec>
 800d620:	f1bc 0f00 	cmp.w	ip, #0
 800d624:	eb0c 0506 	add.w	r5, ip, r6
 800d628:	da43      	bge.n	800d6b2 <__ieee754_sqrt+0x15a>
 800d62a:	2d00      	cmp	r5, #0
 800d62c:	db41      	blt.n	800d6b2 <__ieee754_sqrt+0x15a>
 800d62e:	f100 0801 	add.w	r8, r0, #1
 800d632:	1a09      	subs	r1, r1, r0
 800d634:	459c      	cmp	ip, r3
 800d636:	bf88      	it	hi
 800d638:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800d63c:	eba3 030c 	sub.w	r3, r3, ip
 800d640:	4432      	add	r2, r6
 800d642:	4640      	mov	r0, r8
 800d644:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d648:	f1be 0e01 	subs.w	lr, lr, #1
 800d64c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800d650:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d654:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d658:	d1db      	bne.n	800d612 <__ieee754_sqrt+0xba>
 800d65a:	430b      	orrs	r3, r1
 800d65c:	d006      	beq.n	800d66c <__ieee754_sqrt+0x114>
 800d65e:	1c50      	adds	r0, r2, #1
 800d660:	bf13      	iteet	ne
 800d662:	3201      	addne	r2, #1
 800d664:	3401      	addeq	r4, #1
 800d666:	4672      	moveq	r2, lr
 800d668:	f022 0201 	bicne.w	r2, r2, #1
 800d66c:	1063      	asrs	r3, r4, #1
 800d66e:	0852      	lsrs	r2, r2, #1
 800d670:	07e1      	lsls	r1, r4, #31
 800d672:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d676:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d67a:	bf48      	it	mi
 800d67c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d680:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d684:	4614      	mov	r4, r2
 800d686:	e781      	b.n	800d58c <__ieee754_sqrt+0x34>
 800d688:	0ad9      	lsrs	r1, r3, #11
 800d68a:	3815      	subs	r0, #21
 800d68c:	055b      	lsls	r3, r3, #21
 800d68e:	2900      	cmp	r1, #0
 800d690:	d0fa      	beq.n	800d688 <__ieee754_sqrt+0x130>
 800d692:	02cd      	lsls	r5, r1, #11
 800d694:	d50a      	bpl.n	800d6ac <__ieee754_sqrt+0x154>
 800d696:	f1c2 0420 	rsb	r4, r2, #32
 800d69a:	fa23 f404 	lsr.w	r4, r3, r4
 800d69e:	1e55      	subs	r5, r2, #1
 800d6a0:	4093      	lsls	r3, r2
 800d6a2:	4321      	orrs	r1, r4
 800d6a4:	1b42      	subs	r2, r0, r5
 800d6a6:	e78a      	b.n	800d5be <__ieee754_sqrt+0x66>
 800d6a8:	4610      	mov	r0, r2
 800d6aa:	e7f0      	b.n	800d68e <__ieee754_sqrt+0x136>
 800d6ac:	0049      	lsls	r1, r1, #1
 800d6ae:	3201      	adds	r2, #1
 800d6b0:	e7ef      	b.n	800d692 <__ieee754_sqrt+0x13a>
 800d6b2:	4680      	mov	r8, r0
 800d6b4:	e7bd      	b.n	800d632 <__ieee754_sqrt+0xda>
 800d6b6:	bf00      	nop
 800d6b8:	7ff00000 	.word	0x7ff00000
 800d6bc:	00000000 	.word	0x00000000

0800d6c0 <__kernel_cos>:
 800d6c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c4:	ec57 6b10 	vmov	r6, r7, d0
 800d6c8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d6cc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800d6d0:	ed8d 1b00 	vstr	d1, [sp]
 800d6d4:	da07      	bge.n	800d6e6 <__kernel_cos+0x26>
 800d6d6:	ee10 0a10 	vmov	r0, s0
 800d6da:	4639      	mov	r1, r7
 800d6dc:	f7f3 fa44 	bl	8000b68 <__aeabi_d2iz>
 800d6e0:	2800      	cmp	r0, #0
 800d6e2:	f000 8088 	beq.w	800d7f6 <__kernel_cos+0x136>
 800d6e6:	4632      	mov	r2, r6
 800d6e8:	463b      	mov	r3, r7
 800d6ea:	4630      	mov	r0, r6
 800d6ec:	4639      	mov	r1, r7
 800d6ee:	f7f2 ff8b 	bl	8000608 <__aeabi_dmul>
 800d6f2:	4b51      	ldr	r3, [pc, #324]	; (800d838 <__kernel_cos+0x178>)
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	4604      	mov	r4, r0
 800d6f8:	460d      	mov	r5, r1
 800d6fa:	f7f2 ff85 	bl	8000608 <__aeabi_dmul>
 800d6fe:	a340      	add	r3, pc, #256	; (adr r3, 800d800 <__kernel_cos+0x140>)
 800d700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d704:	4682      	mov	sl, r0
 800d706:	468b      	mov	fp, r1
 800d708:	4620      	mov	r0, r4
 800d70a:	4629      	mov	r1, r5
 800d70c:	f7f2 ff7c 	bl	8000608 <__aeabi_dmul>
 800d710:	a33d      	add	r3, pc, #244	; (adr r3, 800d808 <__kernel_cos+0x148>)
 800d712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d716:	f7f2 fdc1 	bl	800029c <__adddf3>
 800d71a:	4622      	mov	r2, r4
 800d71c:	462b      	mov	r3, r5
 800d71e:	f7f2 ff73 	bl	8000608 <__aeabi_dmul>
 800d722:	a33b      	add	r3, pc, #236	; (adr r3, 800d810 <__kernel_cos+0x150>)
 800d724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d728:	f7f2 fdb6 	bl	8000298 <__aeabi_dsub>
 800d72c:	4622      	mov	r2, r4
 800d72e:	462b      	mov	r3, r5
 800d730:	f7f2 ff6a 	bl	8000608 <__aeabi_dmul>
 800d734:	a338      	add	r3, pc, #224	; (adr r3, 800d818 <__kernel_cos+0x158>)
 800d736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d73a:	f7f2 fdaf 	bl	800029c <__adddf3>
 800d73e:	4622      	mov	r2, r4
 800d740:	462b      	mov	r3, r5
 800d742:	f7f2 ff61 	bl	8000608 <__aeabi_dmul>
 800d746:	a336      	add	r3, pc, #216	; (adr r3, 800d820 <__kernel_cos+0x160>)
 800d748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d74c:	f7f2 fda4 	bl	8000298 <__aeabi_dsub>
 800d750:	4622      	mov	r2, r4
 800d752:	462b      	mov	r3, r5
 800d754:	f7f2 ff58 	bl	8000608 <__aeabi_dmul>
 800d758:	a333      	add	r3, pc, #204	; (adr r3, 800d828 <__kernel_cos+0x168>)
 800d75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d75e:	f7f2 fd9d 	bl	800029c <__adddf3>
 800d762:	4622      	mov	r2, r4
 800d764:	462b      	mov	r3, r5
 800d766:	f7f2 ff4f 	bl	8000608 <__aeabi_dmul>
 800d76a:	4622      	mov	r2, r4
 800d76c:	462b      	mov	r3, r5
 800d76e:	f7f2 ff4b 	bl	8000608 <__aeabi_dmul>
 800d772:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d776:	4604      	mov	r4, r0
 800d778:	460d      	mov	r5, r1
 800d77a:	4630      	mov	r0, r6
 800d77c:	4639      	mov	r1, r7
 800d77e:	f7f2 ff43 	bl	8000608 <__aeabi_dmul>
 800d782:	460b      	mov	r3, r1
 800d784:	4602      	mov	r2, r0
 800d786:	4629      	mov	r1, r5
 800d788:	4620      	mov	r0, r4
 800d78a:	f7f2 fd85 	bl	8000298 <__aeabi_dsub>
 800d78e:	4b2b      	ldr	r3, [pc, #172]	; (800d83c <__kernel_cos+0x17c>)
 800d790:	4598      	cmp	r8, r3
 800d792:	4606      	mov	r6, r0
 800d794:	460f      	mov	r7, r1
 800d796:	dc10      	bgt.n	800d7ba <__kernel_cos+0xfa>
 800d798:	4602      	mov	r2, r0
 800d79a:	460b      	mov	r3, r1
 800d79c:	4650      	mov	r0, sl
 800d79e:	4659      	mov	r1, fp
 800d7a0:	f7f2 fd7a 	bl	8000298 <__aeabi_dsub>
 800d7a4:	460b      	mov	r3, r1
 800d7a6:	4926      	ldr	r1, [pc, #152]	; (800d840 <__kernel_cos+0x180>)
 800d7a8:	4602      	mov	r2, r0
 800d7aa:	2000      	movs	r0, #0
 800d7ac:	f7f2 fd74 	bl	8000298 <__aeabi_dsub>
 800d7b0:	ec41 0b10 	vmov	d0, r0, r1
 800d7b4:	b003      	add	sp, #12
 800d7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7ba:	4b22      	ldr	r3, [pc, #136]	; (800d844 <__kernel_cos+0x184>)
 800d7bc:	4920      	ldr	r1, [pc, #128]	; (800d840 <__kernel_cos+0x180>)
 800d7be:	4598      	cmp	r8, r3
 800d7c0:	bfcc      	ite	gt
 800d7c2:	4d21      	ldrgt	r5, [pc, #132]	; (800d848 <__kernel_cos+0x188>)
 800d7c4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800d7c8:	2400      	movs	r4, #0
 800d7ca:	4622      	mov	r2, r4
 800d7cc:	462b      	mov	r3, r5
 800d7ce:	2000      	movs	r0, #0
 800d7d0:	f7f2 fd62 	bl	8000298 <__aeabi_dsub>
 800d7d4:	4622      	mov	r2, r4
 800d7d6:	4680      	mov	r8, r0
 800d7d8:	4689      	mov	r9, r1
 800d7da:	462b      	mov	r3, r5
 800d7dc:	4650      	mov	r0, sl
 800d7de:	4659      	mov	r1, fp
 800d7e0:	f7f2 fd5a 	bl	8000298 <__aeabi_dsub>
 800d7e4:	4632      	mov	r2, r6
 800d7e6:	463b      	mov	r3, r7
 800d7e8:	f7f2 fd56 	bl	8000298 <__aeabi_dsub>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	460b      	mov	r3, r1
 800d7f0:	4640      	mov	r0, r8
 800d7f2:	4649      	mov	r1, r9
 800d7f4:	e7da      	b.n	800d7ac <__kernel_cos+0xec>
 800d7f6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d830 <__kernel_cos+0x170>
 800d7fa:	e7db      	b.n	800d7b4 <__kernel_cos+0xf4>
 800d7fc:	f3af 8000 	nop.w
 800d800:	be8838d4 	.word	0xbe8838d4
 800d804:	bda8fae9 	.word	0xbda8fae9
 800d808:	bdb4b1c4 	.word	0xbdb4b1c4
 800d80c:	3e21ee9e 	.word	0x3e21ee9e
 800d810:	809c52ad 	.word	0x809c52ad
 800d814:	3e927e4f 	.word	0x3e927e4f
 800d818:	19cb1590 	.word	0x19cb1590
 800d81c:	3efa01a0 	.word	0x3efa01a0
 800d820:	16c15177 	.word	0x16c15177
 800d824:	3f56c16c 	.word	0x3f56c16c
 800d828:	5555554c 	.word	0x5555554c
 800d82c:	3fa55555 	.word	0x3fa55555
 800d830:	00000000 	.word	0x00000000
 800d834:	3ff00000 	.word	0x3ff00000
 800d838:	3fe00000 	.word	0x3fe00000
 800d83c:	3fd33332 	.word	0x3fd33332
 800d840:	3ff00000 	.word	0x3ff00000
 800d844:	3fe90000 	.word	0x3fe90000
 800d848:	3fd20000 	.word	0x3fd20000
 800d84c:	00000000 	.word	0x00000000

0800d850 <__kernel_rem_pio2>:
 800d850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d854:	ed2d 8b02 	vpush	{d8}
 800d858:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d85c:	f112 0f14 	cmn.w	r2, #20
 800d860:	9308      	str	r3, [sp, #32]
 800d862:	9101      	str	r1, [sp, #4]
 800d864:	4bc4      	ldr	r3, [pc, #784]	; (800db78 <__kernel_rem_pio2+0x328>)
 800d866:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800d868:	900b      	str	r0, [sp, #44]	; 0x2c
 800d86a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d86e:	9302      	str	r3, [sp, #8]
 800d870:	9b08      	ldr	r3, [sp, #32]
 800d872:	f103 33ff 	add.w	r3, r3, #4294967295
 800d876:	bfa8      	it	ge
 800d878:	1ed4      	subge	r4, r2, #3
 800d87a:	9306      	str	r3, [sp, #24]
 800d87c:	bfb2      	itee	lt
 800d87e:	2400      	movlt	r4, #0
 800d880:	2318      	movge	r3, #24
 800d882:	fb94 f4f3 	sdivge	r4, r4, r3
 800d886:	f06f 0317 	mvn.w	r3, #23
 800d88a:	fb04 3303 	mla	r3, r4, r3, r3
 800d88e:	eb03 0a02 	add.w	sl, r3, r2
 800d892:	9b02      	ldr	r3, [sp, #8]
 800d894:	9a06      	ldr	r2, [sp, #24]
 800d896:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800db68 <__kernel_rem_pio2+0x318>
 800d89a:	eb03 0802 	add.w	r8, r3, r2
 800d89e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d8a0:	1aa7      	subs	r7, r4, r2
 800d8a2:	ae22      	add	r6, sp, #136	; 0x88
 800d8a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d8a8:	2500      	movs	r5, #0
 800d8aa:	4545      	cmp	r5, r8
 800d8ac:	dd13      	ble.n	800d8d6 <__kernel_rem_pio2+0x86>
 800d8ae:	9b08      	ldr	r3, [sp, #32]
 800d8b0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800db68 <__kernel_rem_pio2+0x318>
 800d8b4:	aa22      	add	r2, sp, #136	; 0x88
 800d8b6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d8ba:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800d8be:	f04f 0800 	mov.w	r8, #0
 800d8c2:	9b02      	ldr	r3, [sp, #8]
 800d8c4:	4598      	cmp	r8, r3
 800d8c6:	dc2f      	bgt.n	800d928 <__kernel_rem_pio2+0xd8>
 800d8c8:	ed8d 8b04 	vstr	d8, [sp, #16]
 800d8cc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800d8d0:	462f      	mov	r7, r5
 800d8d2:	2600      	movs	r6, #0
 800d8d4:	e01b      	b.n	800d90e <__kernel_rem_pio2+0xbe>
 800d8d6:	42ef      	cmn	r7, r5
 800d8d8:	d407      	bmi.n	800d8ea <__kernel_rem_pio2+0x9a>
 800d8da:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d8de:	f7f2 fe29 	bl	8000534 <__aeabi_i2d>
 800d8e2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d8e6:	3501      	adds	r5, #1
 800d8e8:	e7df      	b.n	800d8aa <__kernel_rem_pio2+0x5a>
 800d8ea:	ec51 0b18 	vmov	r0, r1, d8
 800d8ee:	e7f8      	b.n	800d8e2 <__kernel_rem_pio2+0x92>
 800d8f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d8f4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d8f8:	f7f2 fe86 	bl	8000608 <__aeabi_dmul>
 800d8fc:	4602      	mov	r2, r0
 800d8fe:	460b      	mov	r3, r1
 800d900:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d904:	f7f2 fcca 	bl	800029c <__adddf3>
 800d908:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d90c:	3601      	adds	r6, #1
 800d90e:	9b06      	ldr	r3, [sp, #24]
 800d910:	429e      	cmp	r6, r3
 800d912:	f1a7 0708 	sub.w	r7, r7, #8
 800d916:	ddeb      	ble.n	800d8f0 <__kernel_rem_pio2+0xa0>
 800d918:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d91c:	f108 0801 	add.w	r8, r8, #1
 800d920:	ecab 7b02 	vstmia	fp!, {d7}
 800d924:	3508      	adds	r5, #8
 800d926:	e7cc      	b.n	800d8c2 <__kernel_rem_pio2+0x72>
 800d928:	9b02      	ldr	r3, [sp, #8]
 800d92a:	aa0e      	add	r2, sp, #56	; 0x38
 800d92c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d930:	930d      	str	r3, [sp, #52]	; 0x34
 800d932:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d934:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d938:	9c02      	ldr	r4, [sp, #8]
 800d93a:	930c      	str	r3, [sp, #48]	; 0x30
 800d93c:	00e3      	lsls	r3, r4, #3
 800d93e:	930a      	str	r3, [sp, #40]	; 0x28
 800d940:	ab9a      	add	r3, sp, #616	; 0x268
 800d942:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d946:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d94a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800d94e:	ab72      	add	r3, sp, #456	; 0x1c8
 800d950:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d954:	46c3      	mov	fp, r8
 800d956:	46a1      	mov	r9, r4
 800d958:	f1b9 0f00 	cmp.w	r9, #0
 800d95c:	f1a5 0508 	sub.w	r5, r5, #8
 800d960:	dc77      	bgt.n	800da52 <__kernel_rem_pio2+0x202>
 800d962:	ec47 6b10 	vmov	d0, r6, r7
 800d966:	4650      	mov	r0, sl
 800d968:	f000 fc02 	bl	800e170 <scalbn>
 800d96c:	ec57 6b10 	vmov	r6, r7, d0
 800d970:	2200      	movs	r2, #0
 800d972:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d976:	ee10 0a10 	vmov	r0, s0
 800d97a:	4639      	mov	r1, r7
 800d97c:	f7f2 fe44 	bl	8000608 <__aeabi_dmul>
 800d980:	ec41 0b10 	vmov	d0, r0, r1
 800d984:	f000 fb74 	bl	800e070 <floor>
 800d988:	4b7c      	ldr	r3, [pc, #496]	; (800db7c <__kernel_rem_pio2+0x32c>)
 800d98a:	ec51 0b10 	vmov	r0, r1, d0
 800d98e:	2200      	movs	r2, #0
 800d990:	f7f2 fe3a 	bl	8000608 <__aeabi_dmul>
 800d994:	4602      	mov	r2, r0
 800d996:	460b      	mov	r3, r1
 800d998:	4630      	mov	r0, r6
 800d99a:	4639      	mov	r1, r7
 800d99c:	f7f2 fc7c 	bl	8000298 <__aeabi_dsub>
 800d9a0:	460f      	mov	r7, r1
 800d9a2:	4606      	mov	r6, r0
 800d9a4:	f7f3 f8e0 	bl	8000b68 <__aeabi_d2iz>
 800d9a8:	9004      	str	r0, [sp, #16]
 800d9aa:	f7f2 fdc3 	bl	8000534 <__aeabi_i2d>
 800d9ae:	4602      	mov	r2, r0
 800d9b0:	460b      	mov	r3, r1
 800d9b2:	4630      	mov	r0, r6
 800d9b4:	4639      	mov	r1, r7
 800d9b6:	f7f2 fc6f 	bl	8000298 <__aeabi_dsub>
 800d9ba:	f1ba 0f00 	cmp.w	sl, #0
 800d9be:	4606      	mov	r6, r0
 800d9c0:	460f      	mov	r7, r1
 800d9c2:	dd6d      	ble.n	800daa0 <__kernel_rem_pio2+0x250>
 800d9c4:	1e62      	subs	r2, r4, #1
 800d9c6:	ab0e      	add	r3, sp, #56	; 0x38
 800d9c8:	9d04      	ldr	r5, [sp, #16]
 800d9ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d9ce:	f1ca 0118 	rsb	r1, sl, #24
 800d9d2:	fa40 f301 	asr.w	r3, r0, r1
 800d9d6:	441d      	add	r5, r3
 800d9d8:	408b      	lsls	r3, r1
 800d9da:	1ac0      	subs	r0, r0, r3
 800d9dc:	ab0e      	add	r3, sp, #56	; 0x38
 800d9de:	9504      	str	r5, [sp, #16]
 800d9e0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d9e4:	f1ca 0317 	rsb	r3, sl, #23
 800d9e8:	fa40 fb03 	asr.w	fp, r0, r3
 800d9ec:	f1bb 0f00 	cmp.w	fp, #0
 800d9f0:	dd65      	ble.n	800dabe <__kernel_rem_pio2+0x26e>
 800d9f2:	9b04      	ldr	r3, [sp, #16]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	3301      	adds	r3, #1
 800d9f8:	9304      	str	r3, [sp, #16]
 800d9fa:	4615      	mov	r5, r2
 800d9fc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800da00:	4294      	cmp	r4, r2
 800da02:	f300 809c 	bgt.w	800db3e <__kernel_rem_pio2+0x2ee>
 800da06:	f1ba 0f00 	cmp.w	sl, #0
 800da0a:	dd07      	ble.n	800da1c <__kernel_rem_pio2+0x1cc>
 800da0c:	f1ba 0f01 	cmp.w	sl, #1
 800da10:	f000 80c0 	beq.w	800db94 <__kernel_rem_pio2+0x344>
 800da14:	f1ba 0f02 	cmp.w	sl, #2
 800da18:	f000 80c6 	beq.w	800dba8 <__kernel_rem_pio2+0x358>
 800da1c:	f1bb 0f02 	cmp.w	fp, #2
 800da20:	d14d      	bne.n	800dabe <__kernel_rem_pio2+0x26e>
 800da22:	4632      	mov	r2, r6
 800da24:	463b      	mov	r3, r7
 800da26:	4956      	ldr	r1, [pc, #344]	; (800db80 <__kernel_rem_pio2+0x330>)
 800da28:	2000      	movs	r0, #0
 800da2a:	f7f2 fc35 	bl	8000298 <__aeabi_dsub>
 800da2e:	4606      	mov	r6, r0
 800da30:	460f      	mov	r7, r1
 800da32:	2d00      	cmp	r5, #0
 800da34:	d043      	beq.n	800dabe <__kernel_rem_pio2+0x26e>
 800da36:	4650      	mov	r0, sl
 800da38:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800db70 <__kernel_rem_pio2+0x320>
 800da3c:	f000 fb98 	bl	800e170 <scalbn>
 800da40:	4630      	mov	r0, r6
 800da42:	4639      	mov	r1, r7
 800da44:	ec53 2b10 	vmov	r2, r3, d0
 800da48:	f7f2 fc26 	bl	8000298 <__aeabi_dsub>
 800da4c:	4606      	mov	r6, r0
 800da4e:	460f      	mov	r7, r1
 800da50:	e035      	b.n	800dabe <__kernel_rem_pio2+0x26e>
 800da52:	4b4c      	ldr	r3, [pc, #304]	; (800db84 <__kernel_rem_pio2+0x334>)
 800da54:	2200      	movs	r2, #0
 800da56:	4630      	mov	r0, r6
 800da58:	4639      	mov	r1, r7
 800da5a:	f7f2 fdd5 	bl	8000608 <__aeabi_dmul>
 800da5e:	f7f3 f883 	bl	8000b68 <__aeabi_d2iz>
 800da62:	f7f2 fd67 	bl	8000534 <__aeabi_i2d>
 800da66:	4602      	mov	r2, r0
 800da68:	460b      	mov	r3, r1
 800da6a:	ec43 2b18 	vmov	d8, r2, r3
 800da6e:	4b46      	ldr	r3, [pc, #280]	; (800db88 <__kernel_rem_pio2+0x338>)
 800da70:	2200      	movs	r2, #0
 800da72:	f7f2 fdc9 	bl	8000608 <__aeabi_dmul>
 800da76:	4602      	mov	r2, r0
 800da78:	460b      	mov	r3, r1
 800da7a:	4630      	mov	r0, r6
 800da7c:	4639      	mov	r1, r7
 800da7e:	f7f2 fc0b 	bl	8000298 <__aeabi_dsub>
 800da82:	f7f3 f871 	bl	8000b68 <__aeabi_d2iz>
 800da86:	e9d5 2300 	ldrd	r2, r3, [r5]
 800da8a:	f84b 0b04 	str.w	r0, [fp], #4
 800da8e:	ec51 0b18 	vmov	r0, r1, d8
 800da92:	f7f2 fc03 	bl	800029c <__adddf3>
 800da96:	f109 39ff 	add.w	r9, r9, #4294967295
 800da9a:	4606      	mov	r6, r0
 800da9c:	460f      	mov	r7, r1
 800da9e:	e75b      	b.n	800d958 <__kernel_rem_pio2+0x108>
 800daa0:	d106      	bne.n	800dab0 <__kernel_rem_pio2+0x260>
 800daa2:	1e63      	subs	r3, r4, #1
 800daa4:	aa0e      	add	r2, sp, #56	; 0x38
 800daa6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800daaa:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800daae:	e79d      	b.n	800d9ec <__kernel_rem_pio2+0x19c>
 800dab0:	4b36      	ldr	r3, [pc, #216]	; (800db8c <__kernel_rem_pio2+0x33c>)
 800dab2:	2200      	movs	r2, #0
 800dab4:	f7f3 f82e 	bl	8000b14 <__aeabi_dcmpge>
 800dab8:	2800      	cmp	r0, #0
 800daba:	d13d      	bne.n	800db38 <__kernel_rem_pio2+0x2e8>
 800dabc:	4683      	mov	fp, r0
 800dabe:	2200      	movs	r2, #0
 800dac0:	2300      	movs	r3, #0
 800dac2:	4630      	mov	r0, r6
 800dac4:	4639      	mov	r1, r7
 800dac6:	f7f3 f807 	bl	8000ad8 <__aeabi_dcmpeq>
 800daca:	2800      	cmp	r0, #0
 800dacc:	f000 80c0 	beq.w	800dc50 <__kernel_rem_pio2+0x400>
 800dad0:	1e65      	subs	r5, r4, #1
 800dad2:	462b      	mov	r3, r5
 800dad4:	2200      	movs	r2, #0
 800dad6:	9902      	ldr	r1, [sp, #8]
 800dad8:	428b      	cmp	r3, r1
 800dada:	da6c      	bge.n	800dbb6 <__kernel_rem_pio2+0x366>
 800dadc:	2a00      	cmp	r2, #0
 800dade:	f000 8089 	beq.w	800dbf4 <__kernel_rem_pio2+0x3a4>
 800dae2:	ab0e      	add	r3, sp, #56	; 0x38
 800dae4:	f1aa 0a18 	sub.w	sl, sl, #24
 800dae8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800daec:	2b00      	cmp	r3, #0
 800daee:	f000 80ad 	beq.w	800dc4c <__kernel_rem_pio2+0x3fc>
 800daf2:	4650      	mov	r0, sl
 800daf4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800db70 <__kernel_rem_pio2+0x320>
 800daf8:	f000 fb3a 	bl	800e170 <scalbn>
 800dafc:	ab9a      	add	r3, sp, #616	; 0x268
 800dafe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800db02:	ec57 6b10 	vmov	r6, r7, d0
 800db06:	00ec      	lsls	r4, r5, #3
 800db08:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800db0c:	46aa      	mov	sl, r5
 800db0e:	f1ba 0f00 	cmp.w	sl, #0
 800db12:	f280 80d6 	bge.w	800dcc2 <__kernel_rem_pio2+0x472>
 800db16:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800db68 <__kernel_rem_pio2+0x318>
 800db1a:	462e      	mov	r6, r5
 800db1c:	2e00      	cmp	r6, #0
 800db1e:	f2c0 8104 	blt.w	800dd2a <__kernel_rem_pio2+0x4da>
 800db22:	ab72      	add	r3, sp, #456	; 0x1c8
 800db24:	ed8d 8b06 	vstr	d8, [sp, #24]
 800db28:	f8df a064 	ldr.w	sl, [pc, #100]	; 800db90 <__kernel_rem_pio2+0x340>
 800db2c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800db30:	f04f 0800 	mov.w	r8, #0
 800db34:	1baf      	subs	r7, r5, r6
 800db36:	e0ea      	b.n	800dd0e <__kernel_rem_pio2+0x4be>
 800db38:	f04f 0b02 	mov.w	fp, #2
 800db3c:	e759      	b.n	800d9f2 <__kernel_rem_pio2+0x1a2>
 800db3e:	f8d8 3000 	ldr.w	r3, [r8]
 800db42:	b955      	cbnz	r5, 800db5a <__kernel_rem_pio2+0x30a>
 800db44:	b123      	cbz	r3, 800db50 <__kernel_rem_pio2+0x300>
 800db46:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800db4a:	f8c8 3000 	str.w	r3, [r8]
 800db4e:	2301      	movs	r3, #1
 800db50:	3201      	adds	r2, #1
 800db52:	f108 0804 	add.w	r8, r8, #4
 800db56:	461d      	mov	r5, r3
 800db58:	e752      	b.n	800da00 <__kernel_rem_pio2+0x1b0>
 800db5a:	1acb      	subs	r3, r1, r3
 800db5c:	f8c8 3000 	str.w	r3, [r8]
 800db60:	462b      	mov	r3, r5
 800db62:	e7f5      	b.n	800db50 <__kernel_rem_pio2+0x300>
 800db64:	f3af 8000 	nop.w
	...
 800db74:	3ff00000 	.word	0x3ff00000
 800db78:	0800e980 	.word	0x0800e980
 800db7c:	40200000 	.word	0x40200000
 800db80:	3ff00000 	.word	0x3ff00000
 800db84:	3e700000 	.word	0x3e700000
 800db88:	41700000 	.word	0x41700000
 800db8c:	3fe00000 	.word	0x3fe00000
 800db90:	0800e940 	.word	0x0800e940
 800db94:	1e62      	subs	r2, r4, #1
 800db96:	ab0e      	add	r3, sp, #56	; 0x38
 800db98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db9c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800dba0:	a90e      	add	r1, sp, #56	; 0x38
 800dba2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800dba6:	e739      	b.n	800da1c <__kernel_rem_pio2+0x1cc>
 800dba8:	1e62      	subs	r2, r4, #1
 800dbaa:	ab0e      	add	r3, sp, #56	; 0x38
 800dbac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbb0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800dbb4:	e7f4      	b.n	800dba0 <__kernel_rem_pio2+0x350>
 800dbb6:	a90e      	add	r1, sp, #56	; 0x38
 800dbb8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800dbbc:	3b01      	subs	r3, #1
 800dbbe:	430a      	orrs	r2, r1
 800dbc0:	e789      	b.n	800dad6 <__kernel_rem_pio2+0x286>
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800dbc8:	2900      	cmp	r1, #0
 800dbca:	d0fa      	beq.n	800dbc2 <__kernel_rem_pio2+0x372>
 800dbcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dbce:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800dbd2:	446a      	add	r2, sp
 800dbd4:	3a98      	subs	r2, #152	; 0x98
 800dbd6:	920a      	str	r2, [sp, #40]	; 0x28
 800dbd8:	9a08      	ldr	r2, [sp, #32]
 800dbda:	18e3      	adds	r3, r4, r3
 800dbdc:	18a5      	adds	r5, r4, r2
 800dbde:	aa22      	add	r2, sp, #136	; 0x88
 800dbe0:	f104 0801 	add.w	r8, r4, #1
 800dbe4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800dbe8:	9304      	str	r3, [sp, #16]
 800dbea:	9b04      	ldr	r3, [sp, #16]
 800dbec:	4543      	cmp	r3, r8
 800dbee:	da04      	bge.n	800dbfa <__kernel_rem_pio2+0x3aa>
 800dbf0:	461c      	mov	r4, r3
 800dbf2:	e6a3      	b.n	800d93c <__kernel_rem_pio2+0xec>
 800dbf4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	e7e4      	b.n	800dbc4 <__kernel_rem_pio2+0x374>
 800dbfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbfc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800dc00:	f7f2 fc98 	bl	8000534 <__aeabi_i2d>
 800dc04:	e8e5 0102 	strd	r0, r1, [r5], #8
 800dc08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc0a:	46ab      	mov	fp, r5
 800dc0c:	461c      	mov	r4, r3
 800dc0e:	f04f 0900 	mov.w	r9, #0
 800dc12:	2600      	movs	r6, #0
 800dc14:	2700      	movs	r7, #0
 800dc16:	9b06      	ldr	r3, [sp, #24]
 800dc18:	4599      	cmp	r9, r3
 800dc1a:	dd06      	ble.n	800dc2a <__kernel_rem_pio2+0x3da>
 800dc1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc1e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800dc22:	f108 0801 	add.w	r8, r8, #1
 800dc26:	930a      	str	r3, [sp, #40]	; 0x28
 800dc28:	e7df      	b.n	800dbea <__kernel_rem_pio2+0x39a>
 800dc2a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800dc2e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800dc32:	f7f2 fce9 	bl	8000608 <__aeabi_dmul>
 800dc36:	4602      	mov	r2, r0
 800dc38:	460b      	mov	r3, r1
 800dc3a:	4630      	mov	r0, r6
 800dc3c:	4639      	mov	r1, r7
 800dc3e:	f7f2 fb2d 	bl	800029c <__adddf3>
 800dc42:	f109 0901 	add.w	r9, r9, #1
 800dc46:	4606      	mov	r6, r0
 800dc48:	460f      	mov	r7, r1
 800dc4a:	e7e4      	b.n	800dc16 <__kernel_rem_pio2+0x3c6>
 800dc4c:	3d01      	subs	r5, #1
 800dc4e:	e748      	b.n	800dae2 <__kernel_rem_pio2+0x292>
 800dc50:	ec47 6b10 	vmov	d0, r6, r7
 800dc54:	f1ca 0000 	rsb	r0, sl, #0
 800dc58:	f000 fa8a 	bl	800e170 <scalbn>
 800dc5c:	ec57 6b10 	vmov	r6, r7, d0
 800dc60:	4ba0      	ldr	r3, [pc, #640]	; (800dee4 <__kernel_rem_pio2+0x694>)
 800dc62:	ee10 0a10 	vmov	r0, s0
 800dc66:	2200      	movs	r2, #0
 800dc68:	4639      	mov	r1, r7
 800dc6a:	f7f2 ff53 	bl	8000b14 <__aeabi_dcmpge>
 800dc6e:	b1f8      	cbz	r0, 800dcb0 <__kernel_rem_pio2+0x460>
 800dc70:	4b9d      	ldr	r3, [pc, #628]	; (800dee8 <__kernel_rem_pio2+0x698>)
 800dc72:	2200      	movs	r2, #0
 800dc74:	4630      	mov	r0, r6
 800dc76:	4639      	mov	r1, r7
 800dc78:	f7f2 fcc6 	bl	8000608 <__aeabi_dmul>
 800dc7c:	f7f2 ff74 	bl	8000b68 <__aeabi_d2iz>
 800dc80:	4680      	mov	r8, r0
 800dc82:	f7f2 fc57 	bl	8000534 <__aeabi_i2d>
 800dc86:	4b97      	ldr	r3, [pc, #604]	; (800dee4 <__kernel_rem_pio2+0x694>)
 800dc88:	2200      	movs	r2, #0
 800dc8a:	f7f2 fcbd 	bl	8000608 <__aeabi_dmul>
 800dc8e:	460b      	mov	r3, r1
 800dc90:	4602      	mov	r2, r0
 800dc92:	4639      	mov	r1, r7
 800dc94:	4630      	mov	r0, r6
 800dc96:	f7f2 faff 	bl	8000298 <__aeabi_dsub>
 800dc9a:	f7f2 ff65 	bl	8000b68 <__aeabi_d2iz>
 800dc9e:	1c65      	adds	r5, r4, #1
 800dca0:	ab0e      	add	r3, sp, #56	; 0x38
 800dca2:	f10a 0a18 	add.w	sl, sl, #24
 800dca6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800dcaa:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800dcae:	e720      	b.n	800daf2 <__kernel_rem_pio2+0x2a2>
 800dcb0:	4630      	mov	r0, r6
 800dcb2:	4639      	mov	r1, r7
 800dcb4:	f7f2 ff58 	bl	8000b68 <__aeabi_d2iz>
 800dcb8:	ab0e      	add	r3, sp, #56	; 0x38
 800dcba:	4625      	mov	r5, r4
 800dcbc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800dcc0:	e717      	b.n	800daf2 <__kernel_rem_pio2+0x2a2>
 800dcc2:	ab0e      	add	r3, sp, #56	; 0x38
 800dcc4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800dcc8:	f7f2 fc34 	bl	8000534 <__aeabi_i2d>
 800dccc:	4632      	mov	r2, r6
 800dcce:	463b      	mov	r3, r7
 800dcd0:	f7f2 fc9a 	bl	8000608 <__aeabi_dmul>
 800dcd4:	4b84      	ldr	r3, [pc, #528]	; (800dee8 <__kernel_rem_pio2+0x698>)
 800dcd6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800dcda:	2200      	movs	r2, #0
 800dcdc:	4630      	mov	r0, r6
 800dcde:	4639      	mov	r1, r7
 800dce0:	f7f2 fc92 	bl	8000608 <__aeabi_dmul>
 800dce4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dce8:	4606      	mov	r6, r0
 800dcea:	460f      	mov	r7, r1
 800dcec:	e70f      	b.n	800db0e <__kernel_rem_pio2+0x2be>
 800dcee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800dcf2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800dcf6:	f7f2 fc87 	bl	8000608 <__aeabi_dmul>
 800dcfa:	4602      	mov	r2, r0
 800dcfc:	460b      	mov	r3, r1
 800dcfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd02:	f7f2 facb 	bl	800029c <__adddf3>
 800dd06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dd0a:	f108 0801 	add.w	r8, r8, #1
 800dd0e:	9b02      	ldr	r3, [sp, #8]
 800dd10:	4598      	cmp	r8, r3
 800dd12:	dc01      	bgt.n	800dd18 <__kernel_rem_pio2+0x4c8>
 800dd14:	45b8      	cmp	r8, r7
 800dd16:	ddea      	ble.n	800dcee <__kernel_rem_pio2+0x49e>
 800dd18:	ed9d 7b06 	vldr	d7, [sp, #24]
 800dd1c:	ab4a      	add	r3, sp, #296	; 0x128
 800dd1e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800dd22:	ed87 7b00 	vstr	d7, [r7]
 800dd26:	3e01      	subs	r6, #1
 800dd28:	e6f8      	b.n	800db1c <__kernel_rem_pio2+0x2cc>
 800dd2a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800dd2c:	2b02      	cmp	r3, #2
 800dd2e:	dc0b      	bgt.n	800dd48 <__kernel_rem_pio2+0x4f8>
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	dc35      	bgt.n	800dda0 <__kernel_rem_pio2+0x550>
 800dd34:	d059      	beq.n	800ddea <__kernel_rem_pio2+0x59a>
 800dd36:	9b04      	ldr	r3, [sp, #16]
 800dd38:	f003 0007 	and.w	r0, r3, #7
 800dd3c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800dd40:	ecbd 8b02 	vpop	{d8}
 800dd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd48:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800dd4a:	2b03      	cmp	r3, #3
 800dd4c:	d1f3      	bne.n	800dd36 <__kernel_rem_pio2+0x4e6>
 800dd4e:	ab4a      	add	r3, sp, #296	; 0x128
 800dd50:	4423      	add	r3, r4
 800dd52:	9306      	str	r3, [sp, #24]
 800dd54:	461c      	mov	r4, r3
 800dd56:	469a      	mov	sl, r3
 800dd58:	9502      	str	r5, [sp, #8]
 800dd5a:	9b02      	ldr	r3, [sp, #8]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	f1aa 0a08 	sub.w	sl, sl, #8
 800dd62:	dc6b      	bgt.n	800de3c <__kernel_rem_pio2+0x5ec>
 800dd64:	46aa      	mov	sl, r5
 800dd66:	f1ba 0f01 	cmp.w	sl, #1
 800dd6a:	f1a4 0408 	sub.w	r4, r4, #8
 800dd6e:	f300 8085 	bgt.w	800de7c <__kernel_rem_pio2+0x62c>
 800dd72:	9c06      	ldr	r4, [sp, #24]
 800dd74:	2000      	movs	r0, #0
 800dd76:	3408      	adds	r4, #8
 800dd78:	2100      	movs	r1, #0
 800dd7a:	2d01      	cmp	r5, #1
 800dd7c:	f300 809d 	bgt.w	800deba <__kernel_rem_pio2+0x66a>
 800dd80:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800dd84:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800dd88:	f1bb 0f00 	cmp.w	fp, #0
 800dd8c:	f040 809b 	bne.w	800dec6 <__kernel_rem_pio2+0x676>
 800dd90:	9b01      	ldr	r3, [sp, #4]
 800dd92:	e9c3 5600 	strd	r5, r6, [r3]
 800dd96:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800dd9a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800dd9e:	e7ca      	b.n	800dd36 <__kernel_rem_pio2+0x4e6>
 800dda0:	3408      	adds	r4, #8
 800dda2:	ab4a      	add	r3, sp, #296	; 0x128
 800dda4:	441c      	add	r4, r3
 800dda6:	462e      	mov	r6, r5
 800dda8:	2000      	movs	r0, #0
 800ddaa:	2100      	movs	r1, #0
 800ddac:	2e00      	cmp	r6, #0
 800ddae:	da36      	bge.n	800de1e <__kernel_rem_pio2+0x5ce>
 800ddb0:	f1bb 0f00 	cmp.w	fp, #0
 800ddb4:	d039      	beq.n	800de2a <__kernel_rem_pio2+0x5da>
 800ddb6:	4602      	mov	r2, r0
 800ddb8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ddbc:	9c01      	ldr	r4, [sp, #4]
 800ddbe:	e9c4 2300 	strd	r2, r3, [r4]
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	460b      	mov	r3, r1
 800ddc6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800ddca:	f7f2 fa65 	bl	8000298 <__aeabi_dsub>
 800ddce:	ae4c      	add	r6, sp, #304	; 0x130
 800ddd0:	2401      	movs	r4, #1
 800ddd2:	42a5      	cmp	r5, r4
 800ddd4:	da2c      	bge.n	800de30 <__kernel_rem_pio2+0x5e0>
 800ddd6:	f1bb 0f00 	cmp.w	fp, #0
 800ddda:	d002      	beq.n	800dde2 <__kernel_rem_pio2+0x592>
 800dddc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dde0:	4619      	mov	r1, r3
 800dde2:	9b01      	ldr	r3, [sp, #4]
 800dde4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800dde8:	e7a5      	b.n	800dd36 <__kernel_rem_pio2+0x4e6>
 800ddea:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800ddee:	eb0d 0403 	add.w	r4, sp, r3
 800ddf2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ddf6:	2000      	movs	r0, #0
 800ddf8:	2100      	movs	r1, #0
 800ddfa:	2d00      	cmp	r5, #0
 800ddfc:	da09      	bge.n	800de12 <__kernel_rem_pio2+0x5c2>
 800ddfe:	f1bb 0f00 	cmp.w	fp, #0
 800de02:	d002      	beq.n	800de0a <__kernel_rem_pio2+0x5ba>
 800de04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800de08:	4619      	mov	r1, r3
 800de0a:	9b01      	ldr	r3, [sp, #4]
 800de0c:	e9c3 0100 	strd	r0, r1, [r3]
 800de10:	e791      	b.n	800dd36 <__kernel_rem_pio2+0x4e6>
 800de12:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800de16:	f7f2 fa41 	bl	800029c <__adddf3>
 800de1a:	3d01      	subs	r5, #1
 800de1c:	e7ed      	b.n	800ddfa <__kernel_rem_pio2+0x5aa>
 800de1e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800de22:	f7f2 fa3b 	bl	800029c <__adddf3>
 800de26:	3e01      	subs	r6, #1
 800de28:	e7c0      	b.n	800ddac <__kernel_rem_pio2+0x55c>
 800de2a:	4602      	mov	r2, r0
 800de2c:	460b      	mov	r3, r1
 800de2e:	e7c5      	b.n	800ddbc <__kernel_rem_pio2+0x56c>
 800de30:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800de34:	f7f2 fa32 	bl	800029c <__adddf3>
 800de38:	3401      	adds	r4, #1
 800de3a:	e7ca      	b.n	800ddd2 <__kernel_rem_pio2+0x582>
 800de3c:	e9da 8900 	ldrd	r8, r9, [sl]
 800de40:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800de44:	9b02      	ldr	r3, [sp, #8]
 800de46:	3b01      	subs	r3, #1
 800de48:	9302      	str	r3, [sp, #8]
 800de4a:	4632      	mov	r2, r6
 800de4c:	463b      	mov	r3, r7
 800de4e:	4640      	mov	r0, r8
 800de50:	4649      	mov	r1, r9
 800de52:	f7f2 fa23 	bl	800029c <__adddf3>
 800de56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800de5a:	4602      	mov	r2, r0
 800de5c:	460b      	mov	r3, r1
 800de5e:	4640      	mov	r0, r8
 800de60:	4649      	mov	r1, r9
 800de62:	f7f2 fa19 	bl	8000298 <__aeabi_dsub>
 800de66:	4632      	mov	r2, r6
 800de68:	463b      	mov	r3, r7
 800de6a:	f7f2 fa17 	bl	800029c <__adddf3>
 800de6e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800de72:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800de76:	ed8a 7b00 	vstr	d7, [sl]
 800de7a:	e76e      	b.n	800dd5a <__kernel_rem_pio2+0x50a>
 800de7c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800de80:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800de84:	4640      	mov	r0, r8
 800de86:	4632      	mov	r2, r6
 800de88:	463b      	mov	r3, r7
 800de8a:	4649      	mov	r1, r9
 800de8c:	f7f2 fa06 	bl	800029c <__adddf3>
 800de90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de94:	4602      	mov	r2, r0
 800de96:	460b      	mov	r3, r1
 800de98:	4640      	mov	r0, r8
 800de9a:	4649      	mov	r1, r9
 800de9c:	f7f2 f9fc 	bl	8000298 <__aeabi_dsub>
 800dea0:	4632      	mov	r2, r6
 800dea2:	463b      	mov	r3, r7
 800dea4:	f7f2 f9fa 	bl	800029c <__adddf3>
 800dea8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800deac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800deb0:	ed84 7b00 	vstr	d7, [r4]
 800deb4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800deb8:	e755      	b.n	800dd66 <__kernel_rem_pio2+0x516>
 800deba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800debe:	f7f2 f9ed 	bl	800029c <__adddf3>
 800dec2:	3d01      	subs	r5, #1
 800dec4:	e759      	b.n	800dd7a <__kernel_rem_pio2+0x52a>
 800dec6:	9b01      	ldr	r3, [sp, #4]
 800dec8:	9a01      	ldr	r2, [sp, #4]
 800deca:	601d      	str	r5, [r3, #0]
 800decc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800ded0:	605c      	str	r4, [r3, #4]
 800ded2:	609f      	str	r7, [r3, #8]
 800ded4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800ded8:	60d3      	str	r3, [r2, #12]
 800deda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dede:	6110      	str	r0, [r2, #16]
 800dee0:	6153      	str	r3, [r2, #20]
 800dee2:	e728      	b.n	800dd36 <__kernel_rem_pio2+0x4e6>
 800dee4:	41700000 	.word	0x41700000
 800dee8:	3e700000 	.word	0x3e700000
 800deec:	00000000 	.word	0x00000000

0800def0 <__kernel_sin>:
 800def0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800def4:	ed2d 8b04 	vpush	{d8-d9}
 800def8:	eeb0 8a41 	vmov.f32	s16, s2
 800defc:	eef0 8a61 	vmov.f32	s17, s3
 800df00:	ec55 4b10 	vmov	r4, r5, d0
 800df04:	b083      	sub	sp, #12
 800df06:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800df0a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800df0e:	9001      	str	r0, [sp, #4]
 800df10:	da06      	bge.n	800df20 <__kernel_sin+0x30>
 800df12:	ee10 0a10 	vmov	r0, s0
 800df16:	4629      	mov	r1, r5
 800df18:	f7f2 fe26 	bl	8000b68 <__aeabi_d2iz>
 800df1c:	2800      	cmp	r0, #0
 800df1e:	d051      	beq.n	800dfc4 <__kernel_sin+0xd4>
 800df20:	4622      	mov	r2, r4
 800df22:	462b      	mov	r3, r5
 800df24:	4620      	mov	r0, r4
 800df26:	4629      	mov	r1, r5
 800df28:	f7f2 fb6e 	bl	8000608 <__aeabi_dmul>
 800df2c:	4682      	mov	sl, r0
 800df2e:	468b      	mov	fp, r1
 800df30:	4602      	mov	r2, r0
 800df32:	460b      	mov	r3, r1
 800df34:	4620      	mov	r0, r4
 800df36:	4629      	mov	r1, r5
 800df38:	f7f2 fb66 	bl	8000608 <__aeabi_dmul>
 800df3c:	a341      	add	r3, pc, #260	; (adr r3, 800e044 <__kernel_sin+0x154>)
 800df3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df42:	4680      	mov	r8, r0
 800df44:	4689      	mov	r9, r1
 800df46:	4650      	mov	r0, sl
 800df48:	4659      	mov	r1, fp
 800df4a:	f7f2 fb5d 	bl	8000608 <__aeabi_dmul>
 800df4e:	a33f      	add	r3, pc, #252	; (adr r3, 800e04c <__kernel_sin+0x15c>)
 800df50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df54:	f7f2 f9a0 	bl	8000298 <__aeabi_dsub>
 800df58:	4652      	mov	r2, sl
 800df5a:	465b      	mov	r3, fp
 800df5c:	f7f2 fb54 	bl	8000608 <__aeabi_dmul>
 800df60:	a33c      	add	r3, pc, #240	; (adr r3, 800e054 <__kernel_sin+0x164>)
 800df62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df66:	f7f2 f999 	bl	800029c <__adddf3>
 800df6a:	4652      	mov	r2, sl
 800df6c:	465b      	mov	r3, fp
 800df6e:	f7f2 fb4b 	bl	8000608 <__aeabi_dmul>
 800df72:	a33a      	add	r3, pc, #232	; (adr r3, 800e05c <__kernel_sin+0x16c>)
 800df74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df78:	f7f2 f98e 	bl	8000298 <__aeabi_dsub>
 800df7c:	4652      	mov	r2, sl
 800df7e:	465b      	mov	r3, fp
 800df80:	f7f2 fb42 	bl	8000608 <__aeabi_dmul>
 800df84:	a337      	add	r3, pc, #220	; (adr r3, 800e064 <__kernel_sin+0x174>)
 800df86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df8a:	f7f2 f987 	bl	800029c <__adddf3>
 800df8e:	9b01      	ldr	r3, [sp, #4]
 800df90:	4606      	mov	r6, r0
 800df92:	460f      	mov	r7, r1
 800df94:	b9eb      	cbnz	r3, 800dfd2 <__kernel_sin+0xe2>
 800df96:	4602      	mov	r2, r0
 800df98:	460b      	mov	r3, r1
 800df9a:	4650      	mov	r0, sl
 800df9c:	4659      	mov	r1, fp
 800df9e:	f7f2 fb33 	bl	8000608 <__aeabi_dmul>
 800dfa2:	a325      	add	r3, pc, #148	; (adr r3, 800e038 <__kernel_sin+0x148>)
 800dfa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfa8:	f7f2 f976 	bl	8000298 <__aeabi_dsub>
 800dfac:	4642      	mov	r2, r8
 800dfae:	464b      	mov	r3, r9
 800dfb0:	f7f2 fb2a 	bl	8000608 <__aeabi_dmul>
 800dfb4:	4602      	mov	r2, r0
 800dfb6:	460b      	mov	r3, r1
 800dfb8:	4620      	mov	r0, r4
 800dfba:	4629      	mov	r1, r5
 800dfbc:	f7f2 f96e 	bl	800029c <__adddf3>
 800dfc0:	4604      	mov	r4, r0
 800dfc2:	460d      	mov	r5, r1
 800dfc4:	ec45 4b10 	vmov	d0, r4, r5
 800dfc8:	b003      	add	sp, #12
 800dfca:	ecbd 8b04 	vpop	{d8-d9}
 800dfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfd2:	4b1b      	ldr	r3, [pc, #108]	; (800e040 <__kernel_sin+0x150>)
 800dfd4:	ec51 0b18 	vmov	r0, r1, d8
 800dfd8:	2200      	movs	r2, #0
 800dfda:	f7f2 fb15 	bl	8000608 <__aeabi_dmul>
 800dfde:	4632      	mov	r2, r6
 800dfe0:	ec41 0b19 	vmov	d9, r0, r1
 800dfe4:	463b      	mov	r3, r7
 800dfe6:	4640      	mov	r0, r8
 800dfe8:	4649      	mov	r1, r9
 800dfea:	f7f2 fb0d 	bl	8000608 <__aeabi_dmul>
 800dfee:	4602      	mov	r2, r0
 800dff0:	460b      	mov	r3, r1
 800dff2:	ec51 0b19 	vmov	r0, r1, d9
 800dff6:	f7f2 f94f 	bl	8000298 <__aeabi_dsub>
 800dffa:	4652      	mov	r2, sl
 800dffc:	465b      	mov	r3, fp
 800dffe:	f7f2 fb03 	bl	8000608 <__aeabi_dmul>
 800e002:	ec53 2b18 	vmov	r2, r3, d8
 800e006:	f7f2 f947 	bl	8000298 <__aeabi_dsub>
 800e00a:	a30b      	add	r3, pc, #44	; (adr r3, 800e038 <__kernel_sin+0x148>)
 800e00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e010:	4606      	mov	r6, r0
 800e012:	460f      	mov	r7, r1
 800e014:	4640      	mov	r0, r8
 800e016:	4649      	mov	r1, r9
 800e018:	f7f2 faf6 	bl	8000608 <__aeabi_dmul>
 800e01c:	4602      	mov	r2, r0
 800e01e:	460b      	mov	r3, r1
 800e020:	4630      	mov	r0, r6
 800e022:	4639      	mov	r1, r7
 800e024:	f7f2 f93a 	bl	800029c <__adddf3>
 800e028:	4602      	mov	r2, r0
 800e02a:	460b      	mov	r3, r1
 800e02c:	4620      	mov	r0, r4
 800e02e:	4629      	mov	r1, r5
 800e030:	f7f2 f932 	bl	8000298 <__aeabi_dsub>
 800e034:	e7c4      	b.n	800dfc0 <__kernel_sin+0xd0>
 800e036:	bf00      	nop
 800e038:	55555549 	.word	0x55555549
 800e03c:	3fc55555 	.word	0x3fc55555
 800e040:	3fe00000 	.word	0x3fe00000
 800e044:	5acfd57c 	.word	0x5acfd57c
 800e048:	3de5d93a 	.word	0x3de5d93a
 800e04c:	8a2b9ceb 	.word	0x8a2b9ceb
 800e050:	3e5ae5e6 	.word	0x3e5ae5e6
 800e054:	57b1fe7d 	.word	0x57b1fe7d
 800e058:	3ec71de3 	.word	0x3ec71de3
 800e05c:	19c161d5 	.word	0x19c161d5
 800e060:	3f2a01a0 	.word	0x3f2a01a0
 800e064:	1110f8a6 	.word	0x1110f8a6
 800e068:	3f811111 	.word	0x3f811111
 800e06c:	00000000 	.word	0x00000000

0800e070 <floor>:
 800e070:	ec51 0b10 	vmov	r0, r1, d0
 800e074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e078:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e07c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e080:	2e13      	cmp	r6, #19
 800e082:	ee10 5a10 	vmov	r5, s0
 800e086:	ee10 8a10 	vmov	r8, s0
 800e08a:	460c      	mov	r4, r1
 800e08c:	dc32      	bgt.n	800e0f4 <floor+0x84>
 800e08e:	2e00      	cmp	r6, #0
 800e090:	da14      	bge.n	800e0bc <floor+0x4c>
 800e092:	a333      	add	r3, pc, #204	; (adr r3, 800e160 <floor+0xf0>)
 800e094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e098:	f7f2 f900 	bl	800029c <__adddf3>
 800e09c:	2200      	movs	r2, #0
 800e09e:	2300      	movs	r3, #0
 800e0a0:	f7f2 fd42 	bl	8000b28 <__aeabi_dcmpgt>
 800e0a4:	b138      	cbz	r0, 800e0b6 <floor+0x46>
 800e0a6:	2c00      	cmp	r4, #0
 800e0a8:	da57      	bge.n	800e15a <floor+0xea>
 800e0aa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e0ae:	431d      	orrs	r5, r3
 800e0b0:	d001      	beq.n	800e0b6 <floor+0x46>
 800e0b2:	4c2d      	ldr	r4, [pc, #180]	; (800e168 <floor+0xf8>)
 800e0b4:	2500      	movs	r5, #0
 800e0b6:	4621      	mov	r1, r4
 800e0b8:	4628      	mov	r0, r5
 800e0ba:	e025      	b.n	800e108 <floor+0x98>
 800e0bc:	4f2b      	ldr	r7, [pc, #172]	; (800e16c <floor+0xfc>)
 800e0be:	4137      	asrs	r7, r6
 800e0c0:	ea01 0307 	and.w	r3, r1, r7
 800e0c4:	4303      	orrs	r3, r0
 800e0c6:	d01f      	beq.n	800e108 <floor+0x98>
 800e0c8:	a325      	add	r3, pc, #148	; (adr r3, 800e160 <floor+0xf0>)
 800e0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ce:	f7f2 f8e5 	bl	800029c <__adddf3>
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	f7f2 fd27 	bl	8000b28 <__aeabi_dcmpgt>
 800e0da:	2800      	cmp	r0, #0
 800e0dc:	d0eb      	beq.n	800e0b6 <floor+0x46>
 800e0de:	2c00      	cmp	r4, #0
 800e0e0:	bfbe      	ittt	lt
 800e0e2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e0e6:	fa43 f606 	asrlt.w	r6, r3, r6
 800e0ea:	19a4      	addlt	r4, r4, r6
 800e0ec:	ea24 0407 	bic.w	r4, r4, r7
 800e0f0:	2500      	movs	r5, #0
 800e0f2:	e7e0      	b.n	800e0b6 <floor+0x46>
 800e0f4:	2e33      	cmp	r6, #51	; 0x33
 800e0f6:	dd0b      	ble.n	800e110 <floor+0xa0>
 800e0f8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e0fc:	d104      	bne.n	800e108 <floor+0x98>
 800e0fe:	ee10 2a10 	vmov	r2, s0
 800e102:	460b      	mov	r3, r1
 800e104:	f7f2 f8ca 	bl	800029c <__adddf3>
 800e108:	ec41 0b10 	vmov	d0, r0, r1
 800e10c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e110:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e114:	f04f 33ff 	mov.w	r3, #4294967295
 800e118:	fa23 f707 	lsr.w	r7, r3, r7
 800e11c:	4207      	tst	r7, r0
 800e11e:	d0f3      	beq.n	800e108 <floor+0x98>
 800e120:	a30f      	add	r3, pc, #60	; (adr r3, 800e160 <floor+0xf0>)
 800e122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e126:	f7f2 f8b9 	bl	800029c <__adddf3>
 800e12a:	2200      	movs	r2, #0
 800e12c:	2300      	movs	r3, #0
 800e12e:	f7f2 fcfb 	bl	8000b28 <__aeabi_dcmpgt>
 800e132:	2800      	cmp	r0, #0
 800e134:	d0bf      	beq.n	800e0b6 <floor+0x46>
 800e136:	2c00      	cmp	r4, #0
 800e138:	da02      	bge.n	800e140 <floor+0xd0>
 800e13a:	2e14      	cmp	r6, #20
 800e13c:	d103      	bne.n	800e146 <floor+0xd6>
 800e13e:	3401      	adds	r4, #1
 800e140:	ea25 0507 	bic.w	r5, r5, r7
 800e144:	e7b7      	b.n	800e0b6 <floor+0x46>
 800e146:	2301      	movs	r3, #1
 800e148:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e14c:	fa03 f606 	lsl.w	r6, r3, r6
 800e150:	4435      	add	r5, r6
 800e152:	4545      	cmp	r5, r8
 800e154:	bf38      	it	cc
 800e156:	18e4      	addcc	r4, r4, r3
 800e158:	e7f2      	b.n	800e140 <floor+0xd0>
 800e15a:	2500      	movs	r5, #0
 800e15c:	462c      	mov	r4, r5
 800e15e:	e7aa      	b.n	800e0b6 <floor+0x46>
 800e160:	8800759c 	.word	0x8800759c
 800e164:	7e37e43c 	.word	0x7e37e43c
 800e168:	bff00000 	.word	0xbff00000
 800e16c:	000fffff 	.word	0x000fffff

0800e170 <scalbn>:
 800e170:	b570      	push	{r4, r5, r6, lr}
 800e172:	ec55 4b10 	vmov	r4, r5, d0
 800e176:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e17a:	4606      	mov	r6, r0
 800e17c:	462b      	mov	r3, r5
 800e17e:	b99a      	cbnz	r2, 800e1a8 <scalbn+0x38>
 800e180:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e184:	4323      	orrs	r3, r4
 800e186:	d036      	beq.n	800e1f6 <scalbn+0x86>
 800e188:	4b39      	ldr	r3, [pc, #228]	; (800e270 <scalbn+0x100>)
 800e18a:	4629      	mov	r1, r5
 800e18c:	ee10 0a10 	vmov	r0, s0
 800e190:	2200      	movs	r2, #0
 800e192:	f7f2 fa39 	bl	8000608 <__aeabi_dmul>
 800e196:	4b37      	ldr	r3, [pc, #220]	; (800e274 <scalbn+0x104>)
 800e198:	429e      	cmp	r6, r3
 800e19a:	4604      	mov	r4, r0
 800e19c:	460d      	mov	r5, r1
 800e19e:	da10      	bge.n	800e1c2 <scalbn+0x52>
 800e1a0:	a32b      	add	r3, pc, #172	; (adr r3, 800e250 <scalbn+0xe0>)
 800e1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a6:	e03a      	b.n	800e21e <scalbn+0xae>
 800e1a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e1ac:	428a      	cmp	r2, r1
 800e1ae:	d10c      	bne.n	800e1ca <scalbn+0x5a>
 800e1b0:	ee10 2a10 	vmov	r2, s0
 800e1b4:	4620      	mov	r0, r4
 800e1b6:	4629      	mov	r1, r5
 800e1b8:	f7f2 f870 	bl	800029c <__adddf3>
 800e1bc:	4604      	mov	r4, r0
 800e1be:	460d      	mov	r5, r1
 800e1c0:	e019      	b.n	800e1f6 <scalbn+0x86>
 800e1c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e1c6:	460b      	mov	r3, r1
 800e1c8:	3a36      	subs	r2, #54	; 0x36
 800e1ca:	4432      	add	r2, r6
 800e1cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e1d0:	428a      	cmp	r2, r1
 800e1d2:	dd08      	ble.n	800e1e6 <scalbn+0x76>
 800e1d4:	2d00      	cmp	r5, #0
 800e1d6:	a120      	add	r1, pc, #128	; (adr r1, 800e258 <scalbn+0xe8>)
 800e1d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1dc:	da1c      	bge.n	800e218 <scalbn+0xa8>
 800e1de:	a120      	add	r1, pc, #128	; (adr r1, 800e260 <scalbn+0xf0>)
 800e1e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1e4:	e018      	b.n	800e218 <scalbn+0xa8>
 800e1e6:	2a00      	cmp	r2, #0
 800e1e8:	dd08      	ble.n	800e1fc <scalbn+0x8c>
 800e1ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e1ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e1f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e1f6:	ec45 4b10 	vmov	d0, r4, r5
 800e1fa:	bd70      	pop	{r4, r5, r6, pc}
 800e1fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e200:	da19      	bge.n	800e236 <scalbn+0xc6>
 800e202:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e206:	429e      	cmp	r6, r3
 800e208:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e20c:	dd0a      	ble.n	800e224 <scalbn+0xb4>
 800e20e:	a112      	add	r1, pc, #72	; (adr r1, 800e258 <scalbn+0xe8>)
 800e210:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d1e2      	bne.n	800e1de <scalbn+0x6e>
 800e218:	a30f      	add	r3, pc, #60	; (adr r3, 800e258 <scalbn+0xe8>)
 800e21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e21e:	f7f2 f9f3 	bl	8000608 <__aeabi_dmul>
 800e222:	e7cb      	b.n	800e1bc <scalbn+0x4c>
 800e224:	a10a      	add	r1, pc, #40	; (adr r1, 800e250 <scalbn+0xe0>)
 800e226:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d0b8      	beq.n	800e1a0 <scalbn+0x30>
 800e22e:	a10e      	add	r1, pc, #56	; (adr r1, 800e268 <scalbn+0xf8>)
 800e230:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e234:	e7b4      	b.n	800e1a0 <scalbn+0x30>
 800e236:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e23a:	3236      	adds	r2, #54	; 0x36
 800e23c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e240:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e244:	4620      	mov	r0, r4
 800e246:	4b0c      	ldr	r3, [pc, #48]	; (800e278 <scalbn+0x108>)
 800e248:	2200      	movs	r2, #0
 800e24a:	e7e8      	b.n	800e21e <scalbn+0xae>
 800e24c:	f3af 8000 	nop.w
 800e250:	c2f8f359 	.word	0xc2f8f359
 800e254:	01a56e1f 	.word	0x01a56e1f
 800e258:	8800759c 	.word	0x8800759c
 800e25c:	7e37e43c 	.word	0x7e37e43c
 800e260:	8800759c 	.word	0x8800759c
 800e264:	fe37e43c 	.word	0xfe37e43c
 800e268:	c2f8f359 	.word	0xc2f8f359
 800e26c:	81a56e1f 	.word	0x81a56e1f
 800e270:	43500000 	.word	0x43500000
 800e274:	ffff3cb0 	.word	0xffff3cb0
 800e278:	3c900000 	.word	0x3c900000

0800e27c <_init>:
 800e27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e27e:	bf00      	nop
 800e280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e282:	bc08      	pop	{r3}
 800e284:	469e      	mov	lr, r3
 800e286:	4770      	bx	lr

0800e288 <_fini>:
 800e288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e28a:	bf00      	nop
 800e28c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e28e:	bc08      	pop	{r3}
 800e290:	469e      	mov	lr, r3
 800e292:	4770      	bx	lr
