Analysis & Synthesis report for MuseDash
Wed May 29 22:41:02 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MuseDash|Judgement:judge|judge_state_down
 11. State Machine - |MuseDash|Judgement:judge|judge_state_up
 12. State Machine - |MuseDash|TextLCD:textlcd|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Source assignments for ROM:chart|altsyncram:ROM_rtl_0|altsyncram_gh61:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |MuseDash
 21. Parameter Settings for User Entity Instance: Clk_Div:clock_divider
 22. Parameter Settings for User Entity Instance: TextLCD:textlcd
 23. Parameter Settings for User Entity Instance: Judgement:judge|LFSR:random_gen
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: ROM:chart|altsyncram:ROM_rtl_0
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "Accumulator:accum|BCD_Adder:thousand_adder"
 28. Port Connectivity Checks: "Accumulator:accum|BCD_Adder:one_adder"
 29. Signal Tap Logic Analyzer Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 22:41:02 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; MuseDash                                    ;
; Top-level Entity Name              ; MuseDash                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,529                                       ;
;     Total combinational functions  ; 1,062                                       ;
;     Dedicated logic registers      ; 934                                         ;
; Total registers                    ; 934                                         ;
; Total pins                         ; 73                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 45,056                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                            ; MuseDash           ; MuseDash           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; ../verilog/LFSR.v                                                  ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/LFSR.v                                                             ;             ;
; ../verilog/MuseDash.v                                              ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v                                                         ;             ;
; ../verilog/TotalScore7Seg.v                                        ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TotalScore7Seg.v                                                   ;             ;
; ../verilog/TextLCD.v                                               ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v                                                          ;             ;
; ../verilog/ScoreConversion.v                                       ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ScoreConversion.v                                                  ;             ;
; ../verilog/ROM.v                                                   ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v                                                              ;             ;
; ../verilog/Queue.v                                                 ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Queue.v                                                            ;             ;
; ../verilog/Judgement.v                                             ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v                                                        ;             ;
; ../verilog/Debouncer.v                                             ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Debouncer.v                                                        ;             ;
; ../verilog/CurrentJudge7Seg.v                                      ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/CurrentJudge7Seg.v                                                 ;             ;
; ../verilog/Clk_Div.v                                               ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v                                                          ;             ;
; ../verilog/BCD_Adder.v                                             ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/BCD_Adder.v                                                        ;             ;
; ../verilog/Address_Generator.v                                     ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Address_Generator.v                                                ;             ;
; ../verilog/Accumulator.v                                           ; yes             ; User Verilog HDL File                                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Accumulator.v                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/aglobal191.inc                                                      ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                 ;             ;
; db/sld_ela_trigger_hoo.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_ela_trigger_hoo.tdf                                         ;             ;
; db/sld_reserved_musedash_auto_signaltap_0_1_7373.v                 ; yes             ; Encrypted Auto-Generated Megafunction                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_reserved_musedash_auto_signaltap_0_1_7373.v                 ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_compare.tdf                                                     ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/comptree.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/cmpr_mkk.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_mkk.tdf                                                    ;             ;
; db/cmpr_nkk.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_nkk.tdf                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_sa24.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_sa24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; db/mux_6tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/mux_6tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_lvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/decode_lvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; e:/quartusprimelite/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_dgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_dgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_b3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_b3j.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld6f7e198c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; e:/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; db/altsyncram_gh61.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_gh61.tdf                                             ;             ;
; db/MuseDash.ram0_ROM_16bd8.hdl.mif                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/MuseDash.ram0_ROM_16bd8.hdl.mif                                 ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,529     ;
;                                             ;           ;
; Total combinational functions               ; 1062      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 534       ;
;     -- 3 input functions                    ; 199       ;
;     -- <=2 input functions                  ; 329       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 863       ;
;     -- arithmetic mode                      ; 199       ;
;                                             ;           ;
; Total registers                             ; 934       ;
;     -- Dedicated logic registers            ; 934       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 73        ;
; Total memory bits                           ; 45056     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 436       ;
; Total fan-out                               ; 6999      ;
; Average fan-out                             ; 3.23      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |MuseDash                                                                                                                               ; 1062 (2)            ; 934 (0)                   ; 45056       ; 0            ; 0       ; 0         ; 73   ; 0            ; |MuseDash                                                                                                                                                                                                                                                                                                                                                                                       ; MuseDash                                      ; work         ;
;    |Accumulator:accum|                                                                                                                  ; 35 (0)              ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Accumulator:accum                                                                                                                                                                                                                                                                                                                                                                     ; Accumulator                                   ; work         ;
;       |BCD_Adder:hundred_adder|                                                                                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Accumulator:accum|BCD_Adder:hundred_adder                                                                                                                                                                                                                                                                                                                                             ; BCD_Adder                                     ; work         ;
;       |BCD_Adder:one_adder|                                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Accumulator:accum|BCD_Adder:one_adder                                                                                                                                                                                                                                                                                                                                                 ; BCD_Adder                                     ; work         ;
;       |BCD_Adder:ten_adder|                                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Accumulator:accum|BCD_Adder:ten_adder                                                                                                                                                                                                                                                                                                                                                 ; BCD_Adder                                     ; work         ;
;       |BCD_Adder:thousand_adder|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Accumulator:accum|BCD_Adder:thousand_adder                                                                                                                                                                                                                                                                                                                                            ; BCD_Adder                                     ; work         ;
;    |Address_Generator:addr_gen|                                                                                                         ; 16 (16)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Address_Generator:addr_gen                                                                                                                                                                                                                                                                                                                                                            ; Address_Generator                             ; work         ;
;    |Clk_Div:clock_divider|                                                                                                              ; 47 (47)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Clk_Div:clock_divider                                                                                                                                                                                                                                                                                                                                                                 ; Clk_Div                                       ; work         ;
;    |CurrentJudge7Seg:cur_judgedown_7seg|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|CurrentJudge7Seg:cur_judgedown_7seg                                                                                                                                                                                                                                                                                                                                                   ; CurrentJudge7Seg                              ; work         ;
;    |CurrentJudge7Seg:cur_judgeup_7seg|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|CurrentJudge7Seg:cur_judgeup_7seg                                                                                                                                                                                                                                                                                                                                                     ; CurrentJudge7Seg                              ; work         ;
;    |Judgement:judge|                                                                                                                    ; 31 (17)             ; 30 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Judgement:judge                                                                                                                                                                                                                                                                                                                                                                       ; Judgement                                     ; work         ;
;       |LFSR:random_gen|                                                                                                                 ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Judgement:judge|LFSR:random_gen                                                                                                                                                                                                                                                                                                                                                       ; LFSR                                          ; work         ;
;    |Queue:note_queue|                                                                                                                   ; 0 (0)               ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|Queue:note_queue                                                                                                                                                                                                                                                                                                                                                                      ; Queue                                         ; work         ;
;    |ROM:chart|                                                                                                                          ; 4 (4)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|ROM:chart                                                                                                                                                                                                                                                                                                                                                                             ; ROM                                           ; work         ;
;       |altsyncram:ROM_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|ROM:chart|altsyncram:ROM_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                    ; work         ;
;          |altsyncram_gh61:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|ROM:chart|altsyncram:ROM_rtl_0|altsyncram_gh61:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_gh61                               ; work         ;
;    |ScoreConversion:score_convesion|                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|ScoreConversion:score_convesion                                                                                                                                                                                                                                                                                                                                                       ; ScoreConversion                               ; work         ;
;    |TextLCD:textlcd|                                                                                                                    ; 298 (298)           ; 102 (102)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|TextLCD:textlcd                                                                                                                                                                                                                                                                                                                                                                       ; TextLCD                                       ; work         ;
;    |TotalScore7Seg:total_score_7seg|                                                                                                    ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|TotalScore7Seg:total_score_7seg                                                                                                                                                                                                                                                                                                                                                       ; TotalScore7Seg                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                      ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                              ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                            ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 465 (2)             ; 597 (28)                  ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 463 (0)             ; 569 (0)                   ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 463 (88)            ; 569 (134)                 ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 95 (0)              ; 156 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                            ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                        ; lpm_decode                                    ; work         ;
;                   |decode_lvf:auto_generated|                                                                                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_lvf:auto_generated                                                                                                                                                              ; decode_lvf                                    ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                ; lpm_mux                                       ; work         ;
;                   |mux_6tc:auto_generated|                                                                                              ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_6tc:auto_generated                                                                                                                                                                         ; mux_6tc                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_sa24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sa24:auto_generated                                                                                                                                                                                            ; altsyncram_sa24                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                            ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                              ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                   ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 71 (71)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 56 (1)              ; 97 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                               ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                       ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 54 (0)              ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                    ; sld_ela_trigger                               ; work         ;
;                   |sld_ela_trigger_hoo:auto_generated|                                                                                  ; 54 (0)              ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated                                                                                                                                 ; sld_ela_trigger_hoo                           ; work         ;
;                      |sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|                                                          ; 54 (54)             ; 81 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1                                                                         ; sld_reserved_MuseDash_auto_signaltap_0_1_7373 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; lpm_shiftreg                                  ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_16                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_19                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_22                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_28                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_34                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_40                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_43                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_49                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_52                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                 ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 90 (9)              ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                          ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                ; lpm_counter                                   ; work         ;
;                   |cntr_dgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                                                                        ; cntr_dgi                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                         ; lpm_counter                                   ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                                 ; cntr_g9j                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                               ; lpm_counter                                   ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                                                                       ; cntr_hgi                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                  ; lpm_counter                                   ; work         ;
;                   |cntr_b3j:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_b3j:auto_generated                                                                                                                          ; cntr_b3j                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                       ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                     ; sld_rom_sr                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; ROM:chart|altsyncram:ROM_rtl_0|altsyncram_gh61:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; ROM              ; 4096         ; 4            ; --           ; --           ; 16384 ; db/MuseDash.ram0_ROM_16bd8.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sa24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 14           ; 2048         ; 14           ; 28672 ; None                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MuseDash|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MuseDash|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hoo:auto_generated|sld_reserved_MuseDash_auto_signaltap_0_1_7373:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |MuseDash|Judgement:judge|judge_state_down                                                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; judge_state_down.00 ; judge_state_down.10 ; judge_state_down.01 ; judge_state_down.11 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; judge_state_down.11 ; 0                   ; 0                   ; 0                   ; 0                   ;
; judge_state_down.01 ; 0                   ; 0                   ; 1                   ; 1                   ;
; judge_state_down.10 ; 0                   ; 1                   ; 0                   ; 1                   ;
; judge_state_down.00 ; 1                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MuseDash|Judgement:judge|judge_state_up                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; judge_state_up.00 ; judge_state_up.10 ; judge_state_up.01 ; judge_state_up.11 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; judge_state_up.11 ; 0                 ; 0                 ; 0                 ; 0                 ;
; judge_state_up.01 ; 0                 ; 0                 ; 1                 ; 1                 ;
; judge_state_up.10 ; 0                 ; 1                 ; 0                 ; 1                 ;
; judge_state_up.00 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MuseDash|TextLCD:textlcd|state                                                                                                                                                                ;
+--------------------+------------+-------------+------------------+------------------+------------------+------------------+----------------+-------------------+--------------------+-------------+------------+
; Name               ; state.STOP ; state.SHIFT ; state.WRITE_RAM2 ; state.SET_DDRAM2 ; state.WRITE_RAM1 ; state.SET_DDRAM1 ; state.SET_MODE ; state.SWITCH_MODE ; state.SET_FUNCTION ; state.CLEAR ; state.IDLE ;
+--------------------+------------+-------------+------------------+------------------+------------------+------------------+----------------+-------------------+--------------------+-------------+------------+
; state.IDLE         ; 0          ; 0           ; 0                ; 0                ; 0                ; 0                ; 0              ; 0                 ; 0                  ; 0           ; 0          ;
; state.CLEAR        ; 0          ; 0           ; 0                ; 0                ; 0                ; 0                ; 0              ; 0                 ; 0                  ; 1           ; 1          ;
; state.SET_FUNCTION ; 0          ; 0           ; 0                ; 0                ; 0                ; 0                ; 0              ; 0                 ; 1                  ; 0           ; 1          ;
; state.SWITCH_MODE  ; 0          ; 0           ; 0                ; 0                ; 0                ; 0                ; 0              ; 1                 ; 0                  ; 0           ; 1          ;
; state.SET_MODE     ; 0          ; 0           ; 0                ; 0                ; 0                ; 0                ; 1              ; 0                 ; 0                  ; 0           ; 1          ;
; state.SET_DDRAM1   ; 0          ; 0           ; 0                ; 0                ; 0                ; 1                ; 0              ; 0                 ; 0                  ; 0           ; 1          ;
; state.WRITE_RAM1   ; 0          ; 0           ; 0                ; 0                ; 1                ; 0                ; 0              ; 0                 ; 0                  ; 0           ; 1          ;
; state.SET_DDRAM2   ; 0          ; 0           ; 0                ; 1                ; 0                ; 0                ; 0              ; 0                 ; 0                  ; 0           ; 1          ;
; state.WRITE_RAM2   ; 0          ; 0           ; 1                ; 0                ; 0                ; 0                ; 0              ; 0                 ; 0                  ; 0           ; 1          ;
; state.SHIFT        ; 0          ; 1           ; 0                ; 0                ; 0                ; 0                ; 0              ; 0                 ; 0                  ; 0           ; 1          ;
; state.STOP         ; 1          ; 0           ; 0                ; 0                ; 0                ; 0                ; 0              ; 0                 ; 0                  ; 0           ; 1          ;
+--------------------+------------+-------------+------------------+------------------+------------------+------------------+----------------+-------------------+--------------------+-------------+------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; Judgement:judge|judge_state_down~4     ; Lost fanout                                 ;
; Judgement:judge|judge_state_down~5     ; Lost fanout                                 ;
; Judgement:judge|judge_state_up~4       ; Lost fanout                                 ;
; Judgement:judge|judge_state_up~5       ; Lost fanout                                 ;
; TextLCD:textlcd|state~4                ; Lost fanout                                 ;
; TextLCD:textlcd|state~5                ; Lost fanout                                 ;
; TextLCD:textlcd|state~6                ; Lost fanout                                 ;
; TextLCD:textlcd|state~7                ; Lost fanout                                 ;
; TextLCD:textlcd|state~8                ; Lost fanout                                 ;
; Judgement:judge|cur_notedown[1]        ; Merged with Judgement:judge|cur_notedown[0] ;
; Judgement:judge|cur_noteup[1]          ; Merged with Judgement:judge|cur_noteup[0]   ;
; Judgement:judge|judge_state_down.01    ; Stuck at GND due to stuck port data_in      ;
; Judgement:judge|judge_state_up.01      ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 13 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 934   ;
; Number of registers using Synchronous Clear  ; 120   ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 457   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 517   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Judgement:judge|resultdown[1]                                                                                                                                                                                                                                                                                                   ; 8       ;
; Judgement:judge|resultdown[0]                                                                                                                                                                                                                                                                                                   ; 7       ;
; Judgement:judge|resultup[1]                                                                                                                                                                                                                                                                                                     ; 8       ;
; Judgement:judge|resultup[0]                                                                                                                                                                                                                                                                                                     ; 7       ;
; TextLCD:textlcd|LCD_DATA[0]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; TextLCD:textlcd|LCD_DATA[1]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; TextLCD:textlcd|LCD_DATA[2]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; TextLCD:textlcd|LCD_DATA[3]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; TextLCD:textlcd|LCD_DATA[4]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; TextLCD:textlcd|LCD_DATA[5]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; TextLCD:textlcd|LCD_DATA[6]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; TextLCD:textlcd|LCD_DATA[7]~en                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                    ;
+------------------------------------+---------------------+------+
; Register Name                      ; Megafunction        ; Type ;
+------------------------------------+---------------------+------+
; Queue:note_queue|notedown_bit0[15] ; ROM:chart|ROM_rtl_0 ; RAM  ;
; Queue:note_queue|notedown_bit1[15] ; ROM:chart|ROM_rtl_0 ; RAM  ;
; Queue:note_queue|noteup_bit0[15]   ; ROM:chart|ROM_rtl_0 ; RAM  ;
; Queue:note_queue|noteup_bit1[15]   ; ROM:chart|ROM_rtl_0 ; RAM  ;
+------------------------------------+---------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MuseDash|Judgement:judge|cur_notedown[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MuseDash|Judgement:judge|cur_noteup[0]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MuseDash|TextLCD:textlcd|address[0]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MuseDash|Judgement:judge|resultdown_cond.01 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MuseDash|Judgement:judge|resultup_cond.00   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MuseDash|TextLCD:textlcd|Mux7               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for ROM:chart|altsyncram:ROM_rtl_0|altsyncram_gh61:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MuseDash ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; div_cnt        ; 1760563 ; Signed Integer                                ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clk_Div:clock_divider ;
+----------------+---------+-----------------------------------------+
; Parameter Name ; Value   ; Type                                    ;
+----------------+---------+-----------------------------------------+
; div_cnt        ; 1760563 ; Signed Integer                          ;
+----------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TextLCD:textlcd ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                     ;
; CLEAR          ; 0001  ; Unsigned Binary                     ;
; SET_FUNCTION   ; 0010  ; Unsigned Binary                     ;
; SWITCH_MODE    ; 0011  ; Unsigned Binary                     ;
; SET_MODE       ; 0100  ; Unsigned Binary                     ;
; SET_DDRAM1     ; 0101  ; Unsigned Binary                     ;
; WRITE_RAM1     ; 0110  ; Unsigned Binary                     ;
; SET_DDRAM2     ; 0111  ; Unsigned Binary                     ;
; WRITE_RAM2     ; 1000  ; Unsigned Binary                     ;
; SHIFT          ; 1001  ; Unsigned Binary                     ;
; STOP           ; 1010  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Judgement:judge|LFSR:random_gen ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; BITS           ; 13    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 14                                             ; Untyped        ;
; sld_trigger_bits                                ; 14                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 2048                                           ; Untyped        ;
; sld_segment_size                                ; 256                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_MuseDash_auto_signaltap_0_1_7373, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 22                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000                         ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 14                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ROM:chart|altsyncram:ROM_rtl_0          ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 4                                  ; Untyped        ;
; WIDTHAD_A                          ; 12                                 ; Untyped        ;
; NUMWORDS_A                         ; 4096                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/MuseDash.ram0_ROM_16bd8.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gh61                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                           ;
+-------------------------------------------+--------------------------------+
; Name                                      ; Value                          ;
+-------------------------------------------+--------------------------------+
; Number of entity instances                ; 1                              ;
; Entity Instance                           ; ROM:chart|altsyncram:ROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                            ;
;     -- WIDTH_A                            ; 4                              ;
;     -- NUMWORDS_A                         ; 4096                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 1                              ;
;     -- NUMWORDS_B                         ; 1                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ;
+-------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Accumulator:accum|BCD_Adder:thousand_adder"                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Accumulator:accum|BCD_Adder:one_adder" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 14                  ; 14               ; 2048         ; 8        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 247                         ;
;     CLR               ; 112                         ;
;     CLR SCLR          ; 64                          ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 47                          ;
;     ENA CLR SCLR      ; 6                           ;
;     SCLR              ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 14                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 482                         ;
;     arith             ; 117                         ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 7                           ;
;     normal            ; 365                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 254                         ;
; cycloneiii_ram_block  ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 10.60                       ;
; Average LUT depth     ; 4.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                       ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                                ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Judgement:judge|cur_notedown[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|cur_notedown[0]     ; N/A                                                                                      ;
; Judgement:judge|cur_notedown[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|cur_notedown[0]     ; N/A                                                                                      ;
; Judgement:judge|cur_notedown[1]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|cur_notedown[1]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|cur_noteup[0]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|cur_noteup[0]       ; N/A                                                                                      ;
; Judgement:judge|cur_noteup[0]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|cur_noteup[0]       ; N/A                                                                                      ;
; Judgement:judge|cur_noteup[1]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|cur_noteup[1]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|judge_state_down.00 ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_down.00 ; N/A                                                                                      ;
; Judgement:judge|judge_state_down.00 ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_down.00 ; N/A                                                                                      ;
; Judgement:judge|judge_state_down.01 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|judge_state_down.01 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|judge_state_down.10 ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_down.10 ; N/A                                                                                      ;
; Judgement:judge|judge_state_down.10 ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_down.10 ; N/A                                                                                      ;
; Judgement:judge|judge_state_down.11 ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_down.11 ; N/A                                                                                      ;
; Judgement:judge|judge_state_down.11 ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_down.11 ; N/A                                                                                      ;
; Judgement:judge|judge_state_up.00   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_up.00   ; N/A                                                                                      ;
; Judgement:judge|judge_state_up.00   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_up.00   ; N/A                                                                                      ;
; Judgement:judge|judge_state_up.01   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|judge_state_up.01   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Judgement:judge|judge_state_up.10   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_up.10   ; N/A                                                                                      ;
; Judgement:judge|judge_state_up.10   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_up.10   ; N/A                                                                                      ;
; Judgement:judge|judge_state_up.11   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_up.11   ; N/A                                                                                      ;
; Judgement:judge|judge_state_up.11   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Judgement:judge|judge_state_up.11   ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; clickdown                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; clickdown                           ; N/A                                                                                      ;
; clickdown                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; clickdown                           ; N/A                                                                                      ;
; clickup                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; clickup                             ; N/A                                                                                      ;
; clickup                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; clickup                             ; N/A                                                                                      ;
; clk                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A                                                                                      ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed May 29 22:40:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MuseDash -c MuseDash
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/lfsr.v
    Info (12023): Found entity 1: LFSR File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/LFSR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/musedash.v
    Info (12023): Found entity 1: MuseDash File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/totalscore7seg.v
    Info (12023): Found entity 1: TotalScore7Seg File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TotalScore7Seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/textlcd.v
    Info (12023): Found entity 1: TextLCD File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/scoreconversion.v
    Info (12023): Found entity 1: ScoreConversion File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ScoreConversion.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/rom.v
    Info (12023): Found entity 1: ROM File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/queue.v
    Info (12023): Found entity 1: Queue File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Queue.v Line: 1
Warning (10274): Verilog HDL macro warning at Judgement.v(24): overriding existing definition for macro "TAP", which was defined in "../verilog/TextLCD.v", line 17 File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 24
Warning (10274): Verilog HDL macro warning at Judgement.v(25): overriding existing definition for macro "HOLD_START", which was defined in "../verilog/TextLCD.v", line 18 File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 25
Warning (10274): Verilog HDL macro warning at Judgement.v(26): overriding existing definition for macro "HOLD_MIDDLE", which was defined in "../verilog/TextLCD.v", line 19 File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 26
Warning (10335): Unrecognized synthesis attribute "parallel" at ../verilog/Judgement.v(119) File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 119
Warning (10335): Unrecognized synthesis attribute "case" at ../verilog/Judgement.v(119) File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 119
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/judgement.v
    Info (12023): Found entity 1: Judgement File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/debouncer.v
    Info (12023): Found entity 1: Debouncer File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/currentjudge7seg.v
    Info (12023): Found entity 1: CurrentJudge7Seg File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/CurrentJudge7Seg.v Line: 1
Warning (12019): Can't analyze file -- file ../verilog/Controller.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/clk_div.v
    Info (12023): Found entity 1: Clk_Div File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/bcd_adder.v
    Info (12023): Found entity 1: BCD_Adder File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/BCD_Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/address_generator.v
    Info (12023): Found entity 1: Address_Generator File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Address_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/accumulator.v
    Info (12023): Found entity 1: Accumulator File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Accumulator.v Line: 1
Info (12127): Elaborating entity "MuseDash" for the top level hierarchy
Info (12128): Elaborating entity "Clk_Div" for hierarchy "Clk_Div:clock_divider" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 72
Warning (10230): Verilog HDL assignment warning at Clk_Div.v(23): truncated value with size 32 to match size of target (25) File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v Line: 23
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:addr_gen" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 80
Info (12128): Elaborating entity "CurrentJudge7Seg" for hierarchy "CurrentJudge7Seg:cur_judgeup_7seg" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 88
Info (12128): Elaborating entity "TotalScore7Seg" for hierarchy "TotalScore7Seg:total_score_7seg" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 102
Info (12128): Elaborating entity "TextLCD" for hierarchy "TextLCD:textlcd" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 118
Warning (10230): Verilog HDL assignment warning at TextLCD.v(47): truncated value with size 32 to match size of target (8) File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 47
Warning (10230): Verilog HDL assignment warning at TextLCD.v(67): truncated value with size 32 to match size of target (8) File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 67
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:restart_debouncer" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 127
Info (12128): Elaborating entity "Judgement" for hierarchy "Judgement:judge" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at Judgement.v(42): object "count2_delay2" assigned a value but never read File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 42
Critical Warning (10237): Verilog HDL warning at Judgement.v(237): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 237
Critical Warning (10237): Verilog HDL warning at Judgement.v(238): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 238
Critical Warning (10237): Verilog HDL warning at Judgement.v(239): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 239
Critical Warning (10237): Verilog HDL warning at Judgement.v(240): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 240
Critical Warning (10237): Verilog HDL warning at Judgement.v(241): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 241
Critical Warning (10237): Verilog HDL warning at Judgement.v(242): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 242
Critical Warning (10237): Verilog HDL warning at Judgement.v(243): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 243
Critical Warning (10237): Verilog HDL warning at Judgement.v(244): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 244
Critical Warning (10237): Verilog HDL warning at Judgement.v(245): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 245
Critical Warning (10237): Verilog HDL warning at Judgement.v(246): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 246
Info (12128): Elaborating entity "LFSR" for hierarchy "Judgement:judge|LFSR:random_gen" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 73
Info (12128): Elaborating entity "ScoreConversion" for hierarchy "ScoreConversion:score_convesion" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 164
Info (12128): Elaborating entity "Accumulator" for hierarchy "Accumulator:accum" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 174
Info (12128): Elaborating entity "BCD_Adder" for hierarchy "Accumulator:accum|BCD_Adder:one_adder" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Accumulator.v Line: 40
Info (12128): Elaborating entity "Queue" for hierarchy "Queue:note_queue" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 187
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:chart" File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 195
Warning (10030): Net "ROM.data_a" at ROM.v(7) has no driver or initial value, using a default initial value '0' File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v Line: 7
Warning (10030): Net "ROM.waddr_a" at ROM.v(7) has no driver or initial value, using a default initial value '0' File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v Line: 7
Warning (10030): Net "ROM.we_a" at ROM.v(7) has no driver or initial value, using a default initial value '0' File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hoo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_hoo File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_ela_trigger_hoo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_musedash_auto_signaltap_0_1_7373.v
    Info (12023): Found entity 1: sld_reserved_MuseDash_auto_signaltap_0_1_7373 File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_reserved_musedash_auto_signaltap_0_1_7373.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mkk.tdf
    Info (12023): Found entity 1: cmpr_mkk File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_mkk.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_nkk.tdf
    Info (12023): Found entity 1: cmpr_nkk File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_nkk.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sa24.tdf
    Info (12023): Found entity 1: altsyncram_sa24 File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_sa24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6tc.tdf
    Info (12023): Found entity 1: mux_6tc File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/mux_6tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf
    Info (12023): Found entity 1: decode_lvf File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/decode_lvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_dgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_hgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b3j.tdf
    Info (12023): Found entity 1: cntr_b3j File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_b3j.tdf Line: 26
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.29.22:40:53 Progress: Loading sld6f7e198c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ROM:chart|ROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MuseDash.ram0_ROM_16bd8.hdl.mif
Info (12130): Elaborated megafunction instantiation "ROM:chart|altsyncram:ROM_rtl_0"
Info (12133): Instantiated megafunction "ROM:chart|altsyncram:ROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MuseDash.ram0_ROM_16bd8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gh61.tdf
    Info (12023): Found entity 1: altsyncram_gh61 File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_gh61.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 84
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[0]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[1]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[2]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[3]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[4]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[5]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[6]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
    Critical Warning (18010): Register TextLCD:textlcd|LCD_DATA[7]~en will power up to High File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v Line: 210
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 53 of its 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1648 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 1552 logic cells
    Info (21064): Implemented 18 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Wed May 29 22:41:02 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:39


