.nlist
;****************************************************************************
;
; Include This File To Define The AT89LP51/52 SFRs
;
;	!!! NOTE !!!
;		Only SFR Registers And
;		Bit Addressable Register Bits Are Defined
;
;****************************************************************************
;
	; Set UPPER_CASE_SFR Non Zero To Define Upper Case SFRs
	; Set LOWER_CASE_SFR Non Zero To Define Lower Case SFRs
	; Else Both Upper And Lower Case SFRs Will Be Defined

	.ifeq	UPPER_CASE_SFR + LOWER_CASE_SFR
		UPPER_CASE_SFR = 1
		LOWER_CASE_SFR = 1
	.endif

;
;****************************************************************************
;
	; Macro To Define Bit Addressable SFRs By Bit Number
        ; Creates Symbols str.0 = addr+0, str.1 = addr+1, ... , str.7 = addr+7
	.macro	.sfr.n	addr, str
	  .ifnb	str
	    .irpc c ^/01234567/
	str'.'c =: addr + c
	    .endm
	  .endif
	.endm

;
;****************************************************************************
;
	; Macro To Define SFR Bit Names
	; Creates Symbols str0 = addr+0, str1 = addr+1, ..., str7 = addr+7
	.macro	.sfr.b	addr, str0, str1, str2, str3, str4, str5, str6, str7
	  sfr$n =: 0
	  .irp	str, str0, str1, str2, str3, str4, str5, str6, str7
	    .ifnb str
	str =: addr + sfr$n
	    .endif
	    sfr$n = sfr$n + 1
	  .endm
	.endm

;
;****************************************************************************
;
	; Macro To Define SFRs By Register Names
	; Creates Symbols str0 = addr+0, str1 = addr+1, ..., str7 = addr+7
	.macro	.sfr.r	addr, str0, str1, str2, str3, str4, str5, str6, str7
	  sfr$n =: 0
	  .ifndef sfr$'addr
	    sfr$'addr =: 0
	  .endif
	  .irp	str, str0, str1, str2, str3, str4, str5, str6, str7
	    .ifnb str
	str =: addr + sfr$n
	sfr$'addr = sfr$'addr | (1 << sfr$n)
	    .endif
	    sfr$n = sfr$n + 1
	  .endm
	.endm

;
;****************************************************************************

.ifne	UPPER_CASE_SFR
	.list	(lin,src)
;	AT89LP51/52 Upper Case SFRs             Defined
	.nlist

.sfr.n	0x80,	P0
.sfr.r	0x80,	P0,	SP,	DP0L,	DP0H,	DP1L,	DP1H,	,	PCON

.sfr.n	0x88,	TCON
.sfr.b	0x88,	IT0,	IE0,	IT1,	IE1,	TR0,	TF0,	TR1,	TF1
.sfr.r	0x88,	TCON,	TMOD,	TL0,	TL1,	TH0,	TH1,	AUXR,	CLKREG

.sfr.n	0x90	P1
.sfr.b	0x90	GPI0,	GPI1,	GPI2,	GPI3,	GPI4,	GPI5,	GPI6,	GPI7
.sfr.b	0x90	T2,	T2EX,	,	,	,	MOSI,	MISO,	SCK
.sfr.r	0x90	P1,	TCONB,	,	,	,	,	MEMCON,

.sfr.n	0x98,	SCON
.sfr.b	0x98,	RI,	TI,	RB8,	TB8,	REN,	SM2,	SM1,	SM0
.sfr.b	0x98,	,	,	,	,	,	,	,	FE
.sfr.r	0x98,	SCON,	,	,	,	,	,	,

.sfr.n	0xA0,	P2
.sfr.r	0xA0,	P2,	,	AUXR1,	,	,	,	WDTRST,	WDTCON

.sfr.n	0xA8,	IE
.sfr.b	0xA8,	EX0,	ET0,	EX1,	ET1,	ES,	ET2,	,	EA
.sfr.r	0xA8	IE,	SADDR,	,	,	,	,	,

.sfr.n	0xB0	P3
.sfr.b	0xB0	RXD,	TXD,	INT0$,	INT1$,	T0,	T1,	WR$,	RD$
.sfr.r	0xB0	P3,	,	,	,	,	,	,	IPH

.sfr.n	0xB8	IP
.sfr	0xB8	PX0,	PT0,	PX1,	PT1,	PS,	PT2,	,
.sfr.r	0xB8	IP,	SADEN,	,	,	,	,	,

.sfr.n	0xC0	P4
.sfr.r	0xC0	P4,	PMOD,	,	,	,	,	,
	
.sfr.n	0xC8	T2CON
.sfr.b	0xC8	CPRL2,	CT2,	TR2,	EXEN2,	TCLK,	RCLK,	EXF2,	TF2
.sfr.r	0xC8	T2CON,	T2MOD,	RCAP2L,	RCAP2H,	TL2,	TH2,	,

.sfr.n	0xD0,	PSW
.sfr.b	0xD0,	P,	,	OV,	RS0,	RS1,	F0,	AC,	CY
.sfr.r	0xD0,	PSW,	,	,	,	,	,	,

.sfr.n	0xD8,
.sfr.r	0xD8,	,	,	,	,	,	,	,

.sfr.n	0xE0,	ACC
.sfr.r	0xE0,	ACC,	,	,	,	,	,	,

.sfr.n	0xE8,
.sfr.r	0xE8,	,	,	,	,	,	,	,

.sfr.n	0xF0,	B
.sfr.r	0xF0,	B,	,	,	,	,	,	,

.sfr.n	0xF8,
.sfr.r	0xF8,	,	,	,	,	,	,	,

;
;	The macro .sfr.r also creates the definition sfr$'addr
;	that has a bit set for each SFR that is defined.  After
;	processing the complete SFR table there will be 16
;	definitions:
;
;	sfr$0x80	sfr$0x88	sfr$0x90	sfr$0x98
;	sfr$0xA0	sfr$0xA8	sfr$0xB0	sfr$0xB8
;	sfr$0xC0	sfr$0xC8	sfr$0xD0	sfr$0xD8
;	sfr$0xE0	sfr$0xE8	sfr$0xF0	sfr$0xF8
;

.endif

.ifne	LOWER_CASE_SFR
	.list	(lin,src)
;	AT89LP51/52 Lower Case SFRs             Defined
	.nlist

.sfr.n	0x80,	p0
.sfr.r	0x80,	p0,	sp,	dp0l,	dp0h,	dp1l,	dp1h,	,	pcon

.sfr.n	0x88,	tcon
.sfr.b	0x88,	it0,	ie0,	it1,	ie1,	tr0,	tf0,	tr1,	tf1
.sfr.r	0x88,	tcon,	tmod,	tl0,	tl1,	th0,	th1,	auxr,	clkreg

.sfr.n	0x90	p1
.sfr.b	0x90	gpi0,	gpi1,	gpi2,	gpi3,	gpi4,	gpi5,	gpi6,	gpi7
.sfr.b	0x90	t2,	t2ex,	,	,	,	mosi,	miso,	sck
.sfr.r	0x90	p1,	tconb,	,	,	,	,	memcon,

.sfr.n	0x98,	scon
.sfr.b	0x98,	ri,	ti,	rb8,	tb8,	ren,	sm2,	sm1,	sm0
.sfr.b	0x98,	,	,	,	,	,	,	,	fe
.sfr.r	0x98,	scon,	,	,	,	,	,	,

.sfr.n	0xa0,	p2
.sfr.r	0xa0,	p2,	,	auxr1,	,	,	,	wdtrst,	wdtcon

.sfr.n	0xa8,	ie
.sfr.b	0xa8,	ex0,	et0,	ex1,	et1,	es,	et2,	,	ea
.sfr.r	0xa8	ie,	saddr,	,	,	,	,	,

.sfr.n	0xb0	p3
.sfr.b	0xb0	rxd,	txd,	int0$,	int1$,	t0,	t1,	wr$,	rd$
.sfr.r	0xb0	p3,	,	,	,	,	,	,	iph

.sfr.n	0xb8	ip
.sfr	0xb8	px0,	pt0,	px1,	pt1,	ps,	pt2,	,
.sfr.r	0xb8	ip,	saden,	,	,	,	,	,

.sfr.n	0xc0	p4
.sfr.r	0xc0	p4,	pmod,	,	,	,	,	,
	
.sfr.n	0xc8	t2con
.sfr.b	0xc8	cprl2,	ct2,	tr2,	exen2,	tclk,	rclk,	exf2,	tf2
.sfr.r	0xc8	t2con,	t2mod,	rcap2l,	rcap2h,	tl2,	th2,	,

.sfr.n	0xd0,	psw
.sfr.b	0xd0,	p,	,	ov,	rs0,	rs1,	f0,	ac,	cy
.sfr.r	0xd0,	psw,	,	,	,	,	,	,

.sfr.n	0xd8,
.sfr.r	0xd8,	,	,	,	,	,	,	,

.sfr.n	0xe0,	acc
.sfr.r	0xe0,	acc,	,	,	,	,	,	,

.sfr.n	0xe8,
.sfr.r	0xe8,	,	,	,	,	,	,	,

.sfr.n	0xf0,	b
.sfr.r	0xf0,	b,	,	,	,	,	,	,

.sfr.n	0xf8,
.sfr.r	0xf8,	,	,	,	,	,	,	,

;
;	The macro .sfr.r also creates the definition sfr$'addr
;	that has a bit set for each SFR that is defined.  After
;	processing the complete SFR table there will be 16
;	definitions:
;
;	sfr$0x80	sfr$0x88	sfr$0x90	sfr$0x98
;	sfr$0xa0	sfr$0xa8	sfr$0xb0	sfr$0xb8
;	sfr$0xc0	sfr$0xc8	sfr$0xd0	sfr$0xd8
;	sfr$0xe0	sfr$0xe8	sfr$0xf0	sfr$0xf8
;

.endif

