#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Nov 19 19:26:47 2023
# Process ID: 38594
# Log file: /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.runs/synth_1/CORDIC_UNIT.vds
# Journal file: /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CORDIC_UNIT.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7a200tfbg676-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.cache/wt [current_project]
# set_property parent.project_path /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:ac701:part0:1.1 [current_project]
# read_verilog -library xil_defaultlib {
#   /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v
#   /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v
#   /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v
# }
# catch { write_hwdef -file CORDIC_UNIT.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top CORDIC_UNIT -part xc7a200tfbg676-2
Command: synth_design -top CORDIC_UNIT -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
WARNING: [Synth 8-2507] parameter declaration becomes local in correction with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:31]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 855.309 ; gain = 148.750 ; free physical = 156 ; free virtual = 3410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_UNIT' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:10]
	Parameter N bound to: 32 - type: integer 
	Parameter I bound to: 10 - type: integer 
	Parameter pi2 bound to: 421657428 - type: integer 
	Parameter npi2 bound to: -421657428 - type: integer 
	Parameter pi bound to: 843314856 - type: integer 
	Parameter npi bound to: -843314856 - type: integer 
	Parameter p3pi2 bound to: 1264972284 - type: integer 
	Parameter n3pi2 bound to: -1264972284 - type: integer 
	Parameter p2pi bound to: 1686629713 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:7]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub' (1#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:7]
INFO: [Synth 8-638] synthesizing module 'correction' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:8]
	Parameter N bound to: 32 - type: integer 
	Parameter K bound to: 163008219 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'correction' (2#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:8]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_UNIT' (3#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 877.559 ; gain = 171.000 ; free physical = 152 ; free virtual = 3393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 877.559 ; gain = 171.000 ; free physical = 152 ; free virtual = 3393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 885.562 ; gain = 179.004 ; free physical = 152 ; free virtual = 3393
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 894.578 ; gain = 188.020 ; free physical = 147 ; free virtual = 3386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 27    
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                29x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 49    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CORDIC_UNIT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
Module correction 
Detailed RTL Component Info : 
+---Multipliers : 
	                29x32  Multipliers := 1     
Module add_sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.633 ; gain = 330.074 ; free physical = 119 ; free virtual = 3250
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.633 ; gain = 330.074 ; free physical = 118 ; free virtual = 3249
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.633 ; gain = 330.074 ; free physical = 118 ; free virtual = 3249

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 140 ; free virtual = 3189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 140 ; free virtual = 3189
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 140 ; free virtual = 3189

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 140 ; free virtual = 3189
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 140 ; free virtual = 3189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 138 ; free virtual = 3188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 138 ; free virtual = 3188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 138 ; free virtual = 3188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 138 ; free virtual = 3188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   458|
|2     |LUT1   |   290|
|3     |LUT2   |   670|
|4     |LUT3   |   795|
|5     |LUT4   |   351|
|6     |LUT5   |   303|
|7     |LUT6   |   133|
|8     |IBUF   |    97|
|9     |OBUFT  |   128|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |  3225|
|2     |  correction_X |correction   |   622|
|3     |  correction_Y |correction_0 |   621|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 138 ; free virtual = 3188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.672 ; gain = 298.348 ; free physical = 138 ; free virtual = 3188
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.672 ; gain = 388.113 ; free physical = 138 ; free virtual = 3188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 555 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.672 ; gain = 362.348 ; free physical = 120 ; free virtual = 3123
# write_checkpoint -noxdef CORDIC_UNIT.dcp
# catch { report_utilization -file CORDIC_UNIT_utilization_synth.rpt -pb CORDIC_UNIT_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1174.680 ; gain = 0.000 ; free physical = 131 ; free virtual = 3116
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 19:27:01 2023...
