#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 13 17:08:03 2022
# Process ID: 7132
# Current directory: E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.runs/synth_1/au_top_0.vds
# Journal file: E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_beta_1' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_beta_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_9' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/button_conditioner_9.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_19' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/pipeline_19.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_19' (1#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/pipeline_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_9' (2#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/button_conditioner_9.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_15' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/edge_detector_15.v:12]
	Parameter RISE bound to: 1'b0 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_15' (3#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/edge_detector_15.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_10' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/counter_10.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (4#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_8' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_8' (5#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_11' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_20' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-226] default block is never used [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/adder_20.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_20' (6#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_21' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/comparator_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_21' (7#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/comparator_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_22' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_22' (8#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_23' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/shifter_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_23' (9#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/shifter_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'flip_24' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/flip_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_neighbor_25' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/find_neighbor_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_neighbor_25' (10#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/find_neighbor_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'flip_24' (11#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/flip_24.v:7]
INFO: [Synth 8-226] default block is never used [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/alu_11.v:107]
INFO: [Synth 8-6155] done synthesizing module 'alu_11' (12#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_controlUnit_12' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_controlUnit_12.v:7]
	Parameter PREPARE0_game_fsm bound to: 6'b000000 
	Parameter PREPARE_game_fsm bound to: 6'b000001 
	Parameter START_game_fsm bound to: 6'b000010 
	Parameter SET_PATTERN_game_fsm bound to: 6'b000011 
	Parameter RESET_SCORE_game_fsm bound to: 6'b000100 
	Parameter RESET_LEVEL_game_fsm bound to: 6'b000101 
	Parameter SET_DECREMENT_TIMER_game_fsm bound to: 6'b000110 
	Parameter IDLE_game_fsm bound to: 6'b000111 
	Parameter CLEAR_BOARD_game_fsm bound to: 6'b001000 
	Parameter GENERATE_PATTERN_game_fsm bound to: 6'b001001 
	Parameter ADD_LEVEL_game_fsm bound to: 6'b001010 
	Parameter CHECK_LEVEL_game_fsm bound to: 6'b001011 
	Parameter CHECK_LEVEL_TRANS_game_fsm bound to: 6'b001100 
	Parameter CHECK_PATTERN_game_fsm bound to: 6'b001101 
	Parameter ADD_SCORE_game_fsm bound to: 6'b001110 
	Parameter UPDATE_STATE1_game_fsm bound to: 6'b001111 
	Parameter UPDATE_STATE2_game_fsm bound to: 6'b010000 
	Parameter UPDATE_STATE3_game_fsm bound to: 6'b010001 
	Parameter UPDATE_STATE4_game_fsm bound to: 6'b010010 
	Parameter UPDATE_STATE5_game_fsm bound to: 6'b010011 
	Parameter UPDATE_STATE6_game_fsm bound to: 6'b010100 
	Parameter UPDATE_STATE7_game_fsm bound to: 6'b010101 
	Parameter UPDATE_STATE8_game_fsm bound to: 6'b010110 
	Parameter UPDATE_STATE9_game_fsm bound to: 6'b010111 
	Parameter UPDATE_TRANS_game_fsm bound to: 6'b011000 
	Parameter CHECK_TIME_game_fsm bound to: 6'b011001 
	Parameter DECRESE_GAME_TIMER_game_fsm bound to: 6'b011010 
	Parameter LOSE_PATTERN1_game_fsm bound to: 6'b011011 
	Parameter LOSE_PATTERN2_game_fsm bound to: 6'b011100 
	Parameter LOSE_PATTERN3_game_fsm bound to: 6'b011101 
	Parameter LOSE_PATTERN4_game_fsm bound to: 6'b011110 
	Parameter LOSE_PATTERN5_game_fsm bound to: 6'b011111 
	Parameter LOSE_PATTERN6_game_fsm bound to: 6'b100000 
	Parameter GAMEOVER_game_fsm bound to: 6'b100001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_controlUnit_12.v:81]
INFO: [Synth 8-6155] done synthesizing module 'game_controlUnit_12' (13#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_controlUnit_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfile_13' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_regfile_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_regfile_13.v:34]
INFO: [Synth 8-6155] done synthesizing module 'game_regfile_13' (14#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_regfile_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom_6' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/pattern_rom_6.v:7]
	Parameter A bound to: 1152'b000000010111111100000000000001000000000000011011000000000011111100000000000001110000000111101111000000010101010100000001011111010000000000000100000000010111111100000000000110110000000111101111000000000011111100000000000001110000000101111101000000010101010100000000000110110000000101111111000000000000010000000000001111110000000000000111000000011110111100000001011111010000000101010101000000010111111100000000000001000000000000011011000000000011111100000000000001110000000111101111000000010101010100000001011111010000000000011011000000010111111100000001011111010000000000000100000000000000011100000001010101010000000000111111000000011110111100000000000001000000000111101111000000000011111100000001011111110000000000000111000000010111110100000000000110110000000101010101000000010111111100000000000001000000000000000111000000011110111100000000000110110000000101010101000000000011111100000001011111010000000000000100000000011110111100000000001111110000000101111111000000000000011100000001011111010000000000011011000000010101010100000001011111110000000000000100000000000000011100000001111011110000000000011011000000010101010100000000001111110000000101111101 
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom_6' (15#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/pattern_rom_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'increase_score_14' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/increase_score_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'increase_score_14' (16#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/increase_score_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_beta_1' (17#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/game_beta_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'time_countdown_2' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/time_countdown_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_16' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (18#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6155] done synthesizing module 'time_countdown_2' (19#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/time_countdown_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_3' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/seven_seg_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_3' (20#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/seven_seg_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_4' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_17' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (21#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (22#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_4' (23#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_5' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_5' (24#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_7' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/reset_conditioner_7.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_7' (25#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/reset_conditioner_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (26#1) [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1000.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/comp struc/project/game_test2/work/constraint/custom.xdc]
Finished Parsing XDC File [E:/comp struc/project/game_test2/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/comp struc/project/game_test2/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/comp struc/project/game_test2/constraint/custom.xdc]
WARNING: [Vivado 12-507] No nets matched '<myHier/myNet>'. [E:/comp struc/project/game_test2/constraint/custom.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/comp struc/project/game_test2/constraint/custom.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/comp struc/project/game_test2/constraint/custom.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_controlUnit_12'
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.srcs/sources_1/imports/verilog/comparator_21.v:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       PREPARE0_game_fsm |                            00000 |                           000000
        PREPARE_game_fsm |                            00001 |                           000001
          START_game_fsm |                            00010 |                           000010
    RESET_SCORE_game_fsm |                            00011 |                           000100
    RESET_LEVEL_game_fsm |                            00100 |                           000101
    SET_PATTERN_game_fsm |                            00101 |                           000011
           IDLE_game_fsm |                            00110 |                           000111
    CLEAR_BOARD_game_fsm |                            00111 |                           001000
  UPDATE_STATE1_game_fsm |                            01000 |                           001111
  UPDATE_STATE2_game_fsm |                            01001 |                           010000
  UPDATE_STATE3_game_fsm |                            01010 |                           010001
  UPDATE_STATE4_game_fsm |                            01011 |                           010010
  UPDATE_STATE5_game_fsm |                            01100 |                           010011
  UPDATE_STATE6_game_fsm |                            01101 |                           010100
  UPDATE_STATE7_game_fsm |                            01110 |                           010101
  UPDATE_STATE8_game_fsm |                            01111 |                           010110
  UPDATE_STATE9_game_fsm |                            10000 |                           010111
   UPDATE_TRANS_game_fsm |                            10001 |                           011000
  CHECK_PATTERN_game_fsm |                            10010 |                           001101
      ADD_SCORE_game_fsm |                            10011 |                           001110
    CHECK_LEVEL_game_fsm |                            10100 |                           001011
CHECK_LEVEL_TRANS_game_fsm |                            10101 |                           001100
  LOSE_PATTERN1_game_fsm |                            10110 |                           011011
  LOSE_PATTERN2_game_fsm |                            10111 |                           011100
  LOSE_PATTERN3_game_fsm |                            11000 |                           011101
  LOSE_PATTERN4_game_fsm |                            11001 |                           011110
  LOSE_PATTERN5_game_fsm |                            11010 |                           011111
  LOSE_PATTERN6_game_fsm |                            11011 |                           100000
       GAMEOVER_game_fsm |                            11100 |                           100001
      ADD_LEVEL_game_fsm |                            11101 |                           001010
GENERATE_PATTERN_game_fsm |                            11110 |                           001001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_controlUnit_12'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 6     
	  10 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	  31 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  31 Input    6 Bit        Muxes := 1     
	  55 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	  31 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  31 Input    2 Bit        Muxes := 2     
	  31 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP beta/game_alu/out0, operation Mode is: A*B.
DSP Report: operator beta/game_alu/out0 is absorbed into DSP beta/game_alu/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_11      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1046.773 ; gain = 46.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    83|
|3     |LUT1   |    38|
|4     |LUT2   |    43|
|5     |LUT3   |    28|
|6     |LUT4   |    98|
|7     |LUT5   |   112|
|8     |LUT6   |   112|
|9     |FDRE   |   494|
|10    |FDSE   |    70|
|11    |IBUF   |    15|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1056.863 ; gain = 56.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.863 ; gain = 56.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1059.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1059.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1059.719 ; gain = 59.230
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/comp struc/project/game_test2/work/vivado/game_test2/game_test2.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 17:09:01 2022...
