   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.cc"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	TIM_OCInitStructure
  19              		.section	.bss.TIM_OCInitStructure,"aw",%nobits
  20              		.align	2
  23              	TIM_OCInitStructure:
  24 0000 00000000 		.space	16
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.global	TIM_TimeBaseStructure
  26              		.section	.bss.TIM_TimeBaseStructure,"aw",%nobits
  27              		.align	2
  30              	TIM_TimeBaseStructure:
  31 0000 00000000 		.space	10
  31      00000000 
  31      0000
  32 000a 0000     		.text
  33              		.align	2
  34              		.global	_Z5Delaym
  35              		.thumb
  36              		.thumb_func
  38              	_Z5Delaym:
  39              	.LFB29:
  40              		.file 1 "../src/main.cc"
   1:../src/main.cc **** #include <stddef.h>
   2:../src/main.cc **** #include <stdlib.h>
   3:../src/main.cc **** #include "stm32f10x.h"
   4:../src/main.cc **** 
   5:../src/main.cc **** TIM_OCInitTypeDef TIM_OCInitStructure;
   6:../src/main.cc **** TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
   7:../src/main.cc **** 
   8:../src/main.cc **** void RCC_Configuration(void);
   9:../src/main.cc **** void NVIC_Configuration(void);
  10:../src/main.cc **** void GPIO_Configuration(void);
  11:../src/main.cc **** void PERIPH_Configuration(void);
  12:../src/main.cc **** 
  13:../src/main.cc **** void Delay(vu32 nCount) {
  41              		.loc 1 13 0
  42              		.cfi_startproc
  43              		@ args = 0, pretend = 0, frame = 8
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45              		@ link register save eliminated.
  46 0000 80B4     		push	{r7}
  47              	.LCFI0:
  48              		.cfi_def_cfa_offset 4
  49              		.cfi_offset 7, -4
  50 0002 83B0     		sub	sp, sp, #12
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 16
  53 0004 00AF     		add	r7, sp, #0
  54              	.LCFI2:
  55              		.cfi_def_cfa_register 7
  56 0006 7860     		str	r0, [r7, #4]
  57              	.L2:
  14:../src/main.cc **** 	while (nCount--)
  58              		.loc 1 14 0 discriminator 1
  59 0008 7B68     		ldr	r3, [r7, #4]
  60 000a 002B     		cmp	r3, #0
  61 000c 0CBF     		ite	eq
  62 000e 0022     		moveq	r2, #0
  63 0010 0122     		movne	r2, #1
  64 0012 D2B2     		uxtb	r2, r2
  65 0014 03F1FF33 		add	r3, r3, #-1
  66 0018 7B60     		str	r3, [r7, #4]
  67 001a 002A     		cmp	r2, #0
  68 001c F4D1     		bne	.L2
  15:../src/main.cc **** 		;
  16:../src/main.cc **** }
  69              		.loc 1 16 0
  70 001e 07F10C07 		add	r7, r7, #12
  71 0022 BD46     		mov	sp, r7
  72 0024 80BC     		pop	{r7}
  73 0026 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE29:
  77              		.align	2
  78              		.global	_Z8SetColormmm
  79              		.thumb
  80              		.thumb_func
  82              	_Z8SetColormmm:
  83              	.LFB30:
  17:../src/main.cc **** 
  18:../src/main.cc **** void SetColor(uint32_t R, uint32_t G, uint32_t B) {
  84              		.loc 1 18 0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 16
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88 0028 80B5     		push	{r7, lr}
  89              	.LCFI3:
  90              		.cfi_def_cfa_offset 8
  91              		.cfi_offset 14, -4
  92              		.cfi_offset 7, -8
  93 002a 84B0     		sub	sp, sp, #16
  94              	.LCFI4:
  95              		.cfi_def_cfa_offset 24
  96 002c 00AF     		add	r7, sp, #0
  97              	.LCFI5:
  98              		.cfi_def_cfa_register 7
  99 002e F860     		str	r0, [r7, #12]
 100 0030 B960     		str	r1, [r7, #8]
 101 0032 7A60     		str	r2, [r7, #4]
  19:../src/main.cc **** 
  20:../src/main.cc **** 	TIM_OCInitStructure.TIM_Pulse = 0xFF - R;
 102              		.loc 1 20 0
 103 0034 FB68     		ldr	r3, [r7, #12]
 104 0036 9BB2     		uxth	r3, r3
 105 0038 C3F1FF03 		rsb	r3, r3, #255
 106 003c 9AB2     		uxth	r2, r3
 107 003e 40F20003 		movw	r3, #:lower16:TIM_OCInitStructure
 108 0042 C0F20003 		movt	r3, #:upper16:TIM_OCInitStructure
 109 0046 DA80     		strh	r2, [r3, #6]	@ movhi
  21:../src/main.cc **** 	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 110              		.loc 1 21 0
 111 0048 4FF08040 		mov	r0, #1073741824
 112 004c 40F20001 		movw	r1, #:lower16:TIM_OCInitStructure
 113 0050 C0F20001 		movt	r1, #:upper16:TIM_OCInitStructure
 114 0054 FFF7FEFF 		bl	TIM_OC2Init
  22:../src/main.cc **** 	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable );
 115              		.loc 1 22 0
 116 0058 4FF08040 		mov	r0, #1073741824
 117 005c 4FF00801 		mov	r1, #8
 118 0060 FFF7FEFF 		bl	TIM_OC2PreloadConfig
  23:../src/main.cc **** 
  24:../src/main.cc **** 	TIM_OCInitStructure.TIM_Pulse = 0xFF - G;
 119              		.loc 1 24 0
 120 0064 BB68     		ldr	r3, [r7, #8]
 121 0066 9BB2     		uxth	r3, r3
 122 0068 C3F1FF03 		rsb	r3, r3, #255
 123 006c 9AB2     		uxth	r2, r3
 124 006e 40F20003 		movw	r3, #:lower16:TIM_OCInitStructure
 125 0072 C0F20003 		movt	r3, #:upper16:TIM_OCInitStructure
 126 0076 DA80     		strh	r2, [r3, #6]	@ movhi
  25:../src/main.cc **** 	TIM_OC2Init(TIM3, &TIM_OCInitStructure);
 127              		.loc 1 25 0
 128 0078 4FF48060 		mov	r0, #1024
 129 007c C4F20000 		movt	r0, 16384
 130 0080 40F20001 		movw	r1, #:lower16:TIM_OCInitStructure
 131 0084 C0F20001 		movt	r1, #:upper16:TIM_OCInitStructure
 132 0088 FFF7FEFF 		bl	TIM_OC2Init
  26:../src/main.cc **** 	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable );
 133              		.loc 1 26 0
 134 008c 4FF48060 		mov	r0, #1024
 135 0090 C4F20000 		movt	r0, 16384
 136 0094 4FF00801 		mov	r1, #8
 137 0098 FFF7FEFF 		bl	TIM_OC2PreloadConfig
  27:../src/main.cc **** 
  28:../src/main.cc **** 	TIM_OCInitStructure.TIM_Pulse = 0xFF - B;
 138              		.loc 1 28 0
 139 009c 7B68     		ldr	r3, [r7, #4]
 140 009e 9BB2     		uxth	r3, r3
 141 00a0 C3F1FF03 		rsb	r3, r3, #255
 142 00a4 9AB2     		uxth	r2, r3
 143 00a6 40F20003 		movw	r3, #:lower16:TIM_OCInitStructure
 144 00aa C0F20003 		movt	r3, #:upper16:TIM_OCInitStructure
 145 00ae DA80     		strh	r2, [r3, #6]	@ movhi
  29:../src/main.cc **** 	TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 146              		.loc 1 29 0
 147 00b0 4FF48060 		mov	r0, #1024
 148 00b4 C4F20000 		movt	r0, 16384
 149 00b8 40F20001 		movw	r1, #:lower16:TIM_OCInitStructure
 150 00bc C0F20001 		movt	r1, #:upper16:TIM_OCInitStructure
 151 00c0 FFF7FEFF 		bl	TIM_OC1Init
  30:../src/main.cc **** 	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable );
 152              		.loc 1 30 0
 153 00c4 4FF48060 		mov	r0, #1024
 154 00c8 C4F20000 		movt	r0, 16384
 155 00cc 4FF00801 		mov	r1, #8
 156 00d0 FFF7FEFF 		bl	TIM_OC1PreloadConfig
  31:../src/main.cc **** 
  32:../src/main.cc **** }
 157              		.loc 1 32 0
 158 00d4 07F11007 		add	r7, r7, #16
 159 00d8 BD46     		mov	sp, r7
 160 00da 80BD     		pop	{r7, pc}
 161              		.cfi_endproc
 162              	.LFE30:
 164              		.section	.text._ZN6Trieda4testEi,"axG",%progbits,_ZN6Trieda4testEi,comdat
 165              		.align	2
 166              		.weak	_ZN6Trieda4testEi
 167              		.thumb
 168              		.thumb_func
 170              	_ZN6Trieda4testEi:
 171              	.LFB31:
  33:../src/main.cc **** 
  34:../src/main.cc **** class Trieda {
  35:../src/main.cc **** 
  36:../src/main.cc **** public:
  37:../src/main.cc **** 	int x;
  38:../src/main.cc **** 
  39:../src/main.cc **** 	void test(int a) {
 172              		.loc 1 39 0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 8
 175              		@ frame_needed = 1, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 177 0000 80B4     		push	{r7}
 178              	.LCFI6:
 179              		.cfi_def_cfa_offset 4
 180              		.cfi_offset 7, -4
 181 0002 83B0     		sub	sp, sp, #12
 182              	.LCFI7:
 183              		.cfi_def_cfa_offset 16
 184 0004 00AF     		add	r7, sp, #0
 185              	.LCFI8:
 186              		.cfi_def_cfa_register 7
 187 0006 7860     		str	r0, [r7, #4]
 188 0008 3960     		str	r1, [r7, #0]
  40:../src/main.cc **** 		this->x = a + 10;
 189              		.loc 1 40 0
 190 000a 3B68     		ldr	r3, [r7, #0]
 191 000c 03F10A02 		add	r2, r3, #10
 192 0010 7B68     		ldr	r3, [r7, #4]
 193 0012 1A60     		str	r2, [r3, #0]
  41:../src/main.cc **** 	}
 194              		.loc 1 41 0
 195 0014 07F10C07 		add	r7, r7, #12
 196 0018 BD46     		mov	sp, r7
 197 001a 80BC     		pop	{r7}
 198 001c 7047     		bx	lr
 199              		.cfi_endproc
 200              	.LFE31:
 202 001e 00BF     		.text
 203              		.align	2
 204              		.global	main
 205              		.thumb
 206              		.thumb_func
 208              	main:
 209              	.LFB32:
  42:../src/main.cc **** };
  43:../src/main.cc **** 
  44:../src/main.cc **** int main(void) {
 210              		.loc 1 44 0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 16
 213              		@ frame_needed = 1, uses_anonymous_args = 0
 214 00dc 80B5     		push	{r7, lr}
 215              	.LCFI9:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 14, -4
 218              		.cfi_offset 7, -8
 219 00de 84B0     		sub	sp, sp, #16
 220              	.LCFI10:
 221              		.cfi_def_cfa_offset 24
 222 00e0 00AF     		add	r7, sp, #0
 223              	.LCFI11:
 224              		.cfi_def_cfa_register 7
 225              	.LBB2:
  45:../src/main.cc **** 
  46:../src/main.cc **** 	Trieda t;
  47:../src/main.cc **** 	t.test(2);
 226              		.loc 1 47 0
 227 00e2 07F10403 		add	r3, r7, #4
 228 00e6 1846     		mov	r0, r3
 229 00e8 4FF00201 		mov	r1, #2
 230 00ec FFF7FEFF 		bl	_ZN6Trieda4testEi
  48:../src/main.cc **** 
  49:../src/main.cc **** 	RCC_Configuration();
 231              		.loc 1 49 0
 232 00f0 FFF7FEFF 		bl	_Z17RCC_Configurationv
  50:../src/main.cc **** 	GPIO_Configuration();
 233              		.loc 1 50 0
 234 00f4 FFF7FEFF 		bl	_Z18GPIO_Configurationv
  51:../src/main.cc **** 	NVIC_Configuration();
 235              		.loc 1 51 0
 236 00f8 FFF7FEFF 		bl	_Z18NVIC_Configurationv
  52:../src/main.cc **** 	PERIPH_Configuration();
 237              		.loc 1 52 0
 238 00fc FFF7FEFF 		bl	_Z20PERIPH_Configurationv
  53:../src/main.cc **** 
  54:../src/main.cc **** 	uint32_t r;
  55:../src/main.cc **** 
  56:../src/main.cc **** 	#define _DELAY	0x5FFF
  57:../src/main.cc **** 
  58:../src/main.cc **** 	#define STEP			0x1f
  59:../src/main.cc **** 	#define MIN_INTENSITY	0x2f
  60:../src/main.cc **** 	#define MAX_INTENSITY	0x5f
  61:../src/main.cc **** 
  62:../src/main.cc **** 	uint16_t last1 = rand() % 0xff;
 239              		.loc 1 62 0
 240 0100 FFF7FEFF 		bl	rand
 241 0104 0146     		mov	r1, r0
 242 0106 48F28103 		movw	r3, #32897
 243 010a C8F28003 		movt	r3, 32896
 244 010e 83FB0123 		smull	r2, r3, r3, r1
 245 0112 5B18     		adds	r3, r3, r1
 246 0114 4FEAE312 		asr	r2, r3, #7
 247 0118 4FEAE173 		asr	r3, r1, #31
 248 011c D21A     		subs	r2, r2, r3
 249 011e 1346     		mov	r3, r2
 250 0120 4FEA0323 		lsl	r3, r3, #8
 251 0124 9B1A     		subs	r3, r3, r2
 252 0126 CA1A     		subs	r2, r1, r3
 253 0128 1346     		mov	r3, r2	@ movhi
 254 012a FB81     		strh	r3, [r7, #14]	@ movhi
  63:../src/main.cc **** 	uint16_t last2 = rand() % 0xff;
 255              		.loc 1 63 0
 256 012c FFF7FEFF 		bl	rand
 257 0130 0146     		mov	r1, r0
 258 0132 48F28103 		movw	r3, #32897
 259 0136 C8F28003 		movt	r3, 32896
 260 013a 83FB0123 		smull	r2, r3, r3, r1
 261 013e 5B18     		adds	r3, r3, r1
 262 0140 4FEAE312 		asr	r2, r3, #7
 263 0144 4FEAE173 		asr	r3, r1, #31
 264 0148 D21A     		subs	r2, r2, r3
 265 014a 1346     		mov	r3, r2
 266 014c 4FEA0323 		lsl	r3, r3, #8
 267 0150 9B1A     		subs	r3, r3, r2
 268 0152 CA1A     		subs	r2, r1, r3
 269 0154 1346     		mov	r3, r2	@ movhi
 270 0156 BB81     		strh	r3, [r7, #12]	@ movhi
  64:../src/main.cc **** 	uint16_t last3 = rand() % 0xff;
 271              		.loc 1 64 0
 272 0158 FFF7FEFF 		bl	rand
 273 015c 0146     		mov	r1, r0
 274 015e 48F28103 		movw	r3, #32897
 275 0162 C8F28003 		movt	r3, 32896
 276 0166 83FB0123 		smull	r2, r3, r3, r1
 277 016a 5B18     		adds	r3, r3, r1
 278 016c 4FEAE312 		asr	r2, r3, #7
 279 0170 4FEAE173 		asr	r3, r1, #31
 280 0174 D21A     		subs	r2, r2, r3
 281 0176 1346     		mov	r3, r2
 282 0178 4FEA0323 		lsl	r3, r3, #8
 283 017c 9B1A     		subs	r3, r3, r2
 284 017e CA1A     		subs	r2, r1, r3
 285 0180 1346     		mov	r3, r2	@ movhi
 286 0182 7B81     		strh	r3, [r7, #10]	@ movhi
 287              	.L6:
  65:../src/main.cc **** 
  66:../src/main.cc **** 	while (1) {
  67:../src/main.cc **** 		last1 += (rand() % STEP) - (STEP / 2);
 288              		.loc 1 67 0 discriminator 1
 289 0184 FFF7FEFF 		bl	rand
 290 0188 0146     		mov	r1, r0
 291 018a 40F64303 		movw	r3, #2115
 292 018e C8F22143 		movt	r3, 33825
 293 0192 83FB0123 		smull	r2, r3, r3, r1
 294 0196 5B18     		adds	r3, r3, r1
 295 0198 4FEA2312 		asr	r2, r3, #4
 296 019c 4FEAE173 		asr	r3, r1, #31
 297 01a0 D21A     		subs	r2, r2, r3
 298 01a2 1346     		mov	r3, r2
 299 01a4 4FEA4313 		lsl	r3, r3, #5
 300 01a8 9B1A     		subs	r3, r3, r2
 301 01aa CA1A     		subs	r2, r1, r3
 302 01ac 92B2     		uxth	r2, r2
 303 01ae FB89     		ldrh	r3, [r7, #14]	@ movhi
 304 01b0 D318     		adds	r3, r2, r3
 305 01b2 9BB2     		uxth	r3, r3
 306 01b4 A3F10F03 		sub	r3, r3, #15
 307 01b8 FB81     		strh	r3, [r7, #14]	@ movhi
  68:../src/main.cc **** 		last2 += (rand() % STEP) - (STEP / 2);
 308              		.loc 1 68 0 discriminator 1
 309 01ba FFF7FEFF 		bl	rand
 310 01be 0146     		mov	r1, r0
 311 01c0 40F64303 		movw	r3, #2115
 312 01c4 C8F22143 		movt	r3, 33825
 313 01c8 83FB0123 		smull	r2, r3, r3, r1
 314 01cc 5B18     		adds	r3, r3, r1
 315 01ce 4FEA2312 		asr	r2, r3, #4
 316 01d2 4FEAE173 		asr	r3, r1, #31
 317 01d6 D21A     		subs	r2, r2, r3
 318 01d8 1346     		mov	r3, r2
 319 01da 4FEA4313 		lsl	r3, r3, #5
 320 01de 9B1A     		subs	r3, r3, r2
 321 01e0 CA1A     		subs	r2, r1, r3
 322 01e2 92B2     		uxth	r2, r2
 323 01e4 BB89     		ldrh	r3, [r7, #12]	@ movhi
 324 01e6 D318     		adds	r3, r2, r3
 325 01e8 9BB2     		uxth	r3, r3
 326 01ea A3F10F03 		sub	r3, r3, #15
 327 01ee BB81     		strh	r3, [r7, #12]	@ movhi
  69:../src/main.cc **** 		last3 += (rand() % STEP) - (STEP / 2);
 328              		.loc 1 69 0 discriminator 1
 329 01f0 FFF7FEFF 		bl	rand
 330 01f4 0146     		mov	r1, r0
 331 01f6 40F64303 		movw	r3, #2115
 332 01fa C8F22143 		movt	r3, 33825
 333 01fe 83FB0123 		smull	r2, r3, r3, r1
 334 0202 5B18     		adds	r3, r3, r1
 335 0204 4FEA2312 		asr	r2, r3, #4
 336 0208 4FEAE173 		asr	r3, r1, #31
 337 020c D21A     		subs	r2, r2, r3
 338 020e 1346     		mov	r3, r2
 339 0210 4FEA4313 		lsl	r3, r3, #5
 340 0214 9B1A     		subs	r3, r3, r2
 341 0216 CA1A     		subs	r2, r1, r3
 342 0218 92B2     		uxth	r2, r2
 343 021a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 344 021c D318     		adds	r3, r2, r3
 345 021e 9BB2     		uxth	r3, r3
 346 0220 A3F10F03 		sub	r3, r3, #15
 347 0224 7B81     		strh	r3, [r7, #10]	@ movhi
  70:../src/main.cc **** 
  71:../src/main.cc **** 		last1 = last1 > MAX_INTENSITY ? MAX_INTENSITY : last1;
 348              		.loc 1 71 0 discriminator 1
 349 0226 FB89     		ldrh	r3, [r7, #14]
 350 0228 5F2B     		cmp	r3, #95
 351 022a 28BF     		it	cs
 352 022c 5F23     		movcs	r3, #95
 353 022e FB81     		strh	r3, [r7, #14]	@ movhi
  72:../src/main.cc **** 		last2 = last2 > MAX_INTENSITY ? MAX_INTENSITY : last2;
 354              		.loc 1 72 0 discriminator 1
 355 0230 BB89     		ldrh	r3, [r7, #12]
 356 0232 5F2B     		cmp	r3, #95
 357 0234 28BF     		it	cs
 358 0236 5F23     		movcs	r3, #95
 359 0238 BB81     		strh	r3, [r7, #12]	@ movhi
  73:../src/main.cc **** 		last3 = last3 > MAX_INTENSITY ? MAX_INTENSITY : last3;
 360              		.loc 1 73 0 discriminator 1
 361 023a 7B89     		ldrh	r3, [r7, #10]
 362 023c 5F2B     		cmp	r3, #95
 363 023e 28BF     		it	cs
 364 0240 5F23     		movcs	r3, #95
 365 0242 7B81     		strh	r3, [r7, #10]	@ movhi
  74:../src/main.cc **** 
  75:../src/main.cc **** 		last1 = last1 < MIN_INTENSITY ? MIN_INTENSITY : last1;
 366              		.loc 1 75 0 discriminator 1
 367 0244 FB89     		ldrh	r3, [r7, #14]
 368 0246 2F2B     		cmp	r3, #47
 369 0248 38BF     		it	cc
 370 024a 2F23     		movcc	r3, #47
 371 024c FB81     		strh	r3, [r7, #14]	@ movhi
  76:../src/main.cc **** 		last2 = last2 < MIN_INTENSITY ? MIN_INTENSITY : last2;
 372              		.loc 1 76 0 discriminator 1
 373 024e BB89     		ldrh	r3, [r7, #12]
 374 0250 2F2B     		cmp	r3, #47
 375 0252 38BF     		it	cc
 376 0254 2F23     		movcc	r3, #47
 377 0256 BB81     		strh	r3, [r7, #12]	@ movhi
  77:../src/main.cc **** 		last3 = last3 < MIN_INTENSITY ? MIN_INTENSITY : last3;
 378              		.loc 1 77 0 discriminator 1
 379 0258 7B89     		ldrh	r3, [r7, #10]
 380 025a 2F2B     		cmp	r3, #47
 381 025c 38BF     		it	cc
 382 025e 2F23     		movcc	r3, #47
 383 0260 7B81     		strh	r3, [r7, #10]	@ movhi
  78:../src/main.cc **** 
  79:../src/main.cc **** 		SetColor(last1, last2, last3);
 384              		.loc 1 79 0 discriminator 1
 385 0262 F989     		ldrh	r1, [r7, #14]
 386 0264 BA89     		ldrh	r2, [r7, #12]
 387 0266 7B89     		ldrh	r3, [r7, #10]
 388 0268 0846     		mov	r0, r1
 389 026a 1146     		mov	r1, r2
 390 026c 1A46     		mov	r2, r3
 391 026e FFF7FEFF 		bl	_Z8SetColormmm
  80:../src/main.cc **** 		Delay(0x8fff);
 392              		.loc 1 80 0 discriminator 1
 393 0272 48F6FF70 		movw	r0, #36863
 394 0276 FFF7FEFF 		bl	_Z5Delaym
  66:../src/main.cc **** 	while (1) {
 395              		.loc 1 66 0 discriminator 1
 396 027a 83E7     		b	.L6
 397              	.LBE2:
 398              		.cfi_endproc
 399              	.LFE32:
 401              		.align	2
 402              		.global	_Z18NVIC_Configurationv
 403              		.thumb
 404              		.thumb_func
 406              	_Z18NVIC_Configurationv:
 407              	.LFB33:
  81:../src/main.cc **** 	}
  82:../src/main.cc **** 
  83:../src/main.cc **** }
  84:../src/main.cc **** 
  85:../src/main.cc **** void NVIC_Configuration(void) {
 408              		.loc 1 85 0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 1, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 413 027c 80B4     		push	{r7}
 414              	.LCFI12:
 415              		.cfi_def_cfa_offset 4
 416              		.cfi_offset 7, -4
 417 027e 00AF     		add	r7, sp, #0
 418              	.LCFI13:
 419              		.cfi_def_cfa_register 7
  86:../src/main.cc **** 	//NVIC_InitTypeDef NVIC_InitStructure;
  87:../src/main.cc **** 
  88:../src/main.cc **** }
 420              		.loc 1 88 0
 421 0280 BD46     		mov	sp, r7
 422 0282 80BC     		pop	{r7}
 423 0284 7047     		bx	lr
 424              		.cfi_endproc
 425              	.LFE33:
 427 0286 00BF     		.align	2
 428              		.global	_Z17RCC_Configurationv
 429              		.thumb
 430              		.thumb_func
 432              	_Z17RCC_Configurationv:
 433              	.LFB34:
  89:../src/main.cc **** 
  90:../src/main.cc **** void RCC_Configuration(void) {
 434              		.loc 1 90 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 1, uses_anonymous_args = 0
 438 0288 80B5     		push	{r7, lr}
 439              	.LCFI14:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 14, -4
 442              		.cfi_offset 7, -8
 443 028a 00AF     		add	r7, sp, #0
 444              	.LCFI15:
 445              		.cfi_def_cfa_register 7
  91:../src/main.cc **** 
  92:../src/main.cc **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO | RCC_APB
 446              		.loc 1 92 0
 447 028c 40F60D00 		movw	r0, #2061
 448 0290 4FF00101 		mov	r1, #1
 449 0294 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  93:../src/main.cc **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM2, ENABLE);
 450              		.loc 1 93 0
 451 0298 4FF00300 		mov	r0, #3
 452 029c 4FF00101 		mov	r1, #1
 453 02a0 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  94:../src/main.cc **** }
 454              		.loc 1 94 0
 455 02a4 80BD     		pop	{r7, pc}
 456              		.cfi_endproc
 457              	.LFE34:
 459 02a6 00BF     		.align	2
 460              		.global	_Z18GPIO_Configurationv
 461              		.thumb
 462              		.thumb_func
 464              	_Z18GPIO_Configurationv:
 465              	.LFB35:
  95:../src/main.cc **** 
  96:../src/main.cc **** void GPIO_Configuration(void) {
 466              		.loc 1 96 0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 8
 469              		@ frame_needed = 1, uses_anonymous_args = 0
 470 02a8 80B5     		push	{r7, lr}
 471              	.LCFI16:
 472              		.cfi_def_cfa_offset 8
 473              		.cfi_offset 14, -4
 474              		.cfi_offset 7, -8
 475 02aa 82B0     		sub	sp, sp, #8
 476              	.LCFI17:
 477              		.cfi_def_cfa_offset 16
 478 02ac 00AF     		add	r7, sp, #0
 479              	.LCFI18:
 480              		.cfi_def_cfa_register 7
 481              	.LBB3:
  97:../src/main.cc **** 
  98:../src/main.cc **** 	GPIO_InitTypeDef GPIO_InitStructure;
  99:../src/main.cc **** 
 100:../src/main.cc **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 482              		.loc 1 100 0
 483 02ae 4FF00103 		mov	r3, #1
 484 02b2 BB80     		strh	r3, [r7, #4]	@ movhi
 101:../src/main.cc **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 485              		.loc 1 101 0
 486 02b4 4FF04803 		mov	r3, #72
 487 02b8 FB71     		strb	r3, [r7, #7]
 102:../src/main.cc **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);
 488              		.loc 1 102 0
 489 02ba 4FF40060 		mov	r0, #2048
 490 02be C4F20100 		movt	r0, 16385
 491 02c2 07F10403 		add	r3, r7, #4
 492 02c6 1946     		mov	r1, r3
 493 02c8 FFF7FEFF 		bl	GPIO_Init
 103:../src/main.cc **** 
 104:../src/main.cc **** 	if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0 ) == Bit_SET) {
 494              		.loc 1 104 0
 495 02cc 4FF40060 		mov	r0, #2048
 496 02d0 C4F20100 		movt	r0, 16385
 497 02d4 4FF00101 		mov	r1, #1
 498 02d8 FFF7FEFF 		bl	GPIO_ReadInputDataBit
 499 02dc 0346     		mov	r3, r0
 500 02de 012B     		cmp	r3, #1
 501 02e0 14BF     		ite	ne
 502 02e2 0023     		movne	r3, #0
 503 02e4 0123     		moveq	r3, #1
 504 02e6 DBB2     		uxtb	r3, r3
 505 02e8 002B     		cmp	r3, #0
 506 02ea 29D0     		beq	.L9
 105:../src/main.cc **** 		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5;
 507              		.loc 1 105 0
 508 02ec 4FF03803 		mov	r3, #56
 509 02f0 BB80     		strh	r3, [r7, #4]	@ movhi
 106:../src/main.cc **** 		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 510              		.loc 1 106 0
 511 02f2 4FF01803 		mov	r3, #24
 512 02f6 FB71     		strb	r3, [r7, #7]
 107:../src/main.cc **** 		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 513              		.loc 1 107 0
 514 02f8 4FF00303 		mov	r3, #3
 515 02fc BB71     		strb	r3, [r7, #6]
 108:../src/main.cc **** 		GPIO_Init(GPIOB, &GPIO_InitStructure);
 516              		.loc 1 108 0
 517 02fe 4FF44060 		mov	r0, #3072
 518 0302 C4F20100 		movt	r0, 16385
 519 0306 07F10403 		add	r3, r7, #4
 520 030a 1946     		mov	r1, r3
 521 030c FFF7FEFF 		bl	GPIO_Init
 109:../src/main.cc **** 
 110:../src/main.cc **** 		GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 522              		.loc 1 110 0
 523 0310 4FF40070 		mov	r0, #512
 524 0314 C0F23000 		movt	r0, 48
 525 0318 4FF00101 		mov	r1, #1
 526 031c FFF7FEFF 		bl	GPIO_PinRemapConfig
 111:../src/main.cc **** 		GPIO_PinRemapConfig(GPIO_PartialRemap1_TIM2, ENABLE);
 527              		.loc 1 111 0
 528 0320 4FF48070 		mov	r0, #256
 529 0324 C0F21800 		movt	r0, 24
 530 0328 4FF00101 		mov	r1, #1
 531 032c FFF7FEFF 		bl	GPIO_PinRemapConfig
 112:../src/main.cc **** 		GPIO_PinRemapConfig(GPIO_PartialRemap_TIM3, ENABLE);
 532              		.loc 1 112 0
 533 0330 4FF40060 		mov	r0, #2048
 534 0334 C0F21A00 		movt	r0, 26
 535 0338 4FF00101 		mov	r1, #1
 536 033c FFF7FEFF 		bl	GPIO_PinRemapConfig
 537              	.L9:
 538              	.LBE3:
 113:../src/main.cc **** 	}
 114:../src/main.cc **** }
 539              		.loc 1 114 0
 540 0340 07F10807 		add	r7, r7, #8
 541 0344 BD46     		mov	sp, r7
 542 0346 80BD     		pop	{r7, pc}
 543              		.cfi_endproc
 544              	.LFE35:
 546              		.align	2
 547              		.global	_Z20PERIPH_Configurationv
 548              		.thumb
 549              		.thumb_func
 551              	_Z20PERIPH_Configurationv:
 552              	.LFB36:
 115:../src/main.cc **** 
 116:../src/main.cc **** // TIM3-3, TIM3-4, TIM1-1
 117:../src/main.cc **** 
 118:../src/main.cc **** void PERIPH_Configuration(void) {
 553              		.loc 1 118 0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 1, uses_anonymous_args = 0
 557 0348 80B5     		push	{r7, lr}
 558              	.LCFI19:
 559              		.cfi_def_cfa_offset 8
 560              		.cfi_offset 14, -4
 561              		.cfi_offset 7, -8
 562 034a 00AF     		add	r7, sp, #0
 563              	.LCFI20:
 564              		.cfi_def_cfa_register 7
 119:../src/main.cc **** 
 120:../src/main.cc **** 	TIM_TimeBaseStructure.TIM_Period = 0xFF;
 565              		.loc 1 120 0
 566 034c 40F20003 		movw	r3, #:lower16:TIM_TimeBaseStructure
 567 0350 C0F20003 		movt	r3, #:upper16:TIM_TimeBaseStructure
 568 0354 4FF0FF02 		mov	r2, #255
 569 0358 9A80     		strh	r2, [r3, #4]	@ movhi
 121:../src/main.cc **** 	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 570              		.loc 1 121 0
 571 035a 40F20003 		movw	r3, #:lower16:TIM_TimeBaseStructure
 572 035e C0F20003 		movt	r3, #:upper16:TIM_TimeBaseStructure
 573 0362 4FF00002 		mov	r2, #0
 574 0366 1A80     		strh	r2, [r3, #0]	@ movhi
 122:../src/main.cc **** 	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 575              		.loc 1 122 0
 576 0368 40F20003 		movw	r3, #:lower16:TIM_TimeBaseStructure
 577 036c C0F20003 		movt	r3, #:upper16:TIM_TimeBaseStructure
 578 0370 4FF00002 		mov	r2, #0
 579 0374 DA80     		strh	r2, [r3, #6]	@ movhi
 123:../src/main.cc **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned3;
 580              		.loc 1 123 0
 581 0376 40F20003 		movw	r3, #:lower16:TIM_TimeBaseStructure
 582 037a C0F20003 		movt	r3, #:upper16:TIM_TimeBaseStructure
 583 037e 4FF06002 		mov	r2, #96
 584 0382 5A80     		strh	r2, [r3, #2]	@ movhi
 124:../src/main.cc **** 
 125:../src/main.cc **** 	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 585              		.loc 1 125 0
 586 0384 4FF43050 		mov	r0, #11264
 587 0388 C4F20100 		movt	r0, 16385
 588 038c 40F20001 		movw	r1, #:lower16:TIM_TimeBaseStructure
 589 0390 C0F20001 		movt	r1, #:upper16:TIM_TimeBaseStructure
 590 0394 FFF7FEFF 		bl	TIM_TimeBaseInit
 126:../src/main.cc **** 	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 591              		.loc 1 126 0
 592 0398 4FF08040 		mov	r0, #1073741824
 593 039c 40F20001 		movw	r1, #:lower16:TIM_TimeBaseStructure
 594 03a0 C0F20001 		movt	r1, #:upper16:TIM_TimeBaseStructure
 595 03a4 FFF7FEFF 		bl	TIM_TimeBaseInit
 127:../src/main.cc **** 	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 596              		.loc 1 127 0
 597 03a8 4FF48060 		mov	r0, #1024
 598 03ac C4F20000 		movt	r0, 16384
 599 03b0 40F20001 		movw	r1, #:lower16:TIM_TimeBaseStructure
 600 03b4 C0F20001 		movt	r1, #:upper16:TIM_TimeBaseStructure
 601 03b8 FFF7FEFF 		bl	TIM_TimeBaseInit
 128:../src/main.cc **** 
 129:../src/main.cc **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 602              		.loc 1 129 0
 603 03bc 40F20003 		movw	r3, #:lower16:TIM_OCInitStructure
 604 03c0 C0F20003 		movt	r3, #:upper16:TIM_OCInitStructure
 605 03c4 4FF06002 		mov	r2, #96
 606 03c8 1A80     		strh	r2, [r3, #0]	@ movhi
 130:../src/main.cc **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 607              		.loc 1 130 0
 608 03ca 40F20003 		movw	r3, #:lower16:TIM_OCInitStructure
 609 03ce C0F20003 		movt	r3, #:upper16:TIM_OCInitStructure
 610 03d2 4FF00102 		mov	r2, #1
 611 03d6 5A80     		strh	r2, [r3, #2]	@ movhi
 131:../src/main.cc **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 612              		.loc 1 131 0
 613 03d8 40F20003 		movw	r3, #:lower16:TIM_OCInitStructure
 614 03dc C0F20003 		movt	r3, #:upper16:TIM_OCInitStructure
 615 03e0 4FF00002 		mov	r2, #0
 616 03e4 1A81     		strh	r2, [r3, #8]	@ movhi
 132:../src/main.cc **** 	TIM_OCInitStructure.TIM_Pulse = TIM_OCPolarity_High;
 617              		.loc 1 132 0
 618 03e6 40F20003 		movw	r3, #:lower16:TIM_OCInitStructure
 619 03ea C0F20003 		movt	r3, #:upper16:TIM_OCInitStructure
 620 03ee 4FF00002 		mov	r2, #0
 621 03f2 DA80     		strh	r2, [r3, #6]	@ movhi
 133:../src/main.cc **** 
 134:../src/main.cc **** 	TIM_ARRPreloadConfig(TIM1, ENABLE);
 622              		.loc 1 134 0
 623 03f4 4FF43050 		mov	r0, #11264
 624 03f8 C4F20100 		movt	r0, 16385
 625 03fc 4FF00101 		mov	r1, #1
 626 0400 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 135:../src/main.cc **** 	TIM_ARRPreloadConfig(TIM2, ENABLE);
 627              		.loc 1 135 0
 628 0404 4FF08040 		mov	r0, #1073741824
 629 0408 4FF00101 		mov	r1, #1
 630 040c FFF7FEFF 		bl	TIM_ARRPreloadConfig
 136:../src/main.cc **** 	TIM_ARRPreloadConfig(TIM3, ENABLE);
 631              		.loc 1 136 0
 632 0410 4FF48060 		mov	r0, #1024
 633 0414 C4F20000 		movt	r0, 16384
 634 0418 4FF00101 		mov	r1, #1
 635 041c FFF7FEFF 		bl	TIM_ARRPreloadConfig
 137:../src/main.cc **** 
 138:../src/main.cc **** 	TIM_Cmd(TIM1, ENABLE);
 636              		.loc 1 138 0
 637 0420 4FF43050 		mov	r0, #11264
 638 0424 C4F20100 		movt	r0, 16385
 639 0428 4FF00101 		mov	r1, #1
 640 042c FFF7FEFF 		bl	TIM_Cmd
 139:../src/main.cc **** 	TIM_Cmd(TIM2, ENABLE);
 641              		.loc 1 139 0
 642 0430 4FF08040 		mov	r0, #1073741824
 643 0434 4FF00101 		mov	r1, #1
 644 0438 FFF7FEFF 		bl	TIM_Cmd
 140:../src/main.cc **** 	TIM_Cmd(TIM3, ENABLE);
 645              		.loc 1 140 0
 646 043c 4FF48060 		mov	r0, #1024
 647 0440 C4F20000 		movt	r0, 16384
 648 0444 4FF00101 		mov	r1, #1
 649 0448 FFF7FEFF 		bl	TIM_Cmd
 141:../src/main.cc **** 
 142:../src/main.cc **** 	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 650              		.loc 1 142 0
 651 044c 4FF43050 		mov	r0, #11264
 652 0450 C4F20100 		movt	r0, 16385
 653 0454 4FF00101 		mov	r1, #1
 654 0458 FFF7FEFF 		bl	TIM_CtrlPWMOutputs
 143:../src/main.cc **** 	TIM_CtrlPWMOutputs(TIM2, ENABLE);
 655              		.loc 1 143 0
 656 045c 4FF08040 		mov	r0, #1073741824
 657 0460 4FF00101 		mov	r1, #1
 658 0464 FFF7FEFF 		bl	TIM_CtrlPWMOutputs
 144:../src/main.cc **** 	TIM_CtrlPWMOutputs(TIM3, ENABLE);
 659              		.loc 1 144 0
 660 0468 4FF48060 		mov	r0, #1024
 661 046c C4F20000 		movt	r0, 16384
 662 0470 4FF00101 		mov	r1, #1
 663 0474 FFF7FEFF 		bl	TIM_CtrlPWMOutputs
 145:../src/main.cc **** }
 664              		.loc 1 145 0
 665 0478 80BD     		pop	{r7, pc}
 666              		.cfi_endproc
 667              	.LFE36:
 669 047a 00BF     		.align	2
 670              		.global	_Z13__assert_funcPKciS0_S0_
 671              		.thumb
 672              		.thumb_func
 674              	_Z13__assert_funcPKciS0_S0_:
 675              	.LFB37:
 146:../src/main.cc **** 
 147:../src/main.cc **** void __assert_func(const char *file, int line, const char *func, const char *failedexpr) {
 676              		.loc 1 147 0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 16
 679              		@ frame_needed = 1, uses_anonymous_args = 0
 680              		@ link register save eliminated.
 681 047c 80B4     		push	{r7}
 682              	.LCFI21:
 683              		.cfi_def_cfa_offset 4
 684              		.cfi_offset 7, -4
 685 047e 85B0     		sub	sp, sp, #20
 686              	.LCFI22:
 687              		.cfi_def_cfa_offset 24
 688 0480 00AF     		add	r7, sp, #0
 689              	.LCFI23:
 690              		.cfi_def_cfa_register 7
 691 0482 F860     		str	r0, [r7, #12]
 692 0484 B960     		str	r1, [r7, #8]
 693 0486 7A60     		str	r2, [r7, #4]
 694 0488 3B60     		str	r3, [r7, #0]
 695              	.L13:
 148:../src/main.cc **** 	while (1) {
 696              		.loc 1 148 0 discriminator 1
 697 048a FEE7     		b	.L13
 698              		.cfi_endproc
 699              	.LFE37:
 701              		.align	2
 702              		.global	_Z8__assertPKciS0_
 703              		.thumb
 704              		.thumb_func
 706              	_Z8__assertPKciS0_:
 707              	.LFB38:
 149:../src/main.cc **** 	}
 150:../src/main.cc **** }
 151:../src/main.cc **** 
 152:../src/main.cc **** void __assert(const char *file, int line, const char *failedexpr) {
 708              		.loc 1 152 0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 16
 711              		@ frame_needed = 1, uses_anonymous_args = 0
 712 048c 80B5     		push	{r7, lr}
 713              	.LCFI24:
 714              		.cfi_def_cfa_offset 8
 715              		.cfi_offset 14, -4
 716              		.cfi_offset 7, -8
 717 048e 84B0     		sub	sp, sp, #16
 718              	.LCFI25:
 719              		.cfi_def_cfa_offset 24
 720 0490 00AF     		add	r7, sp, #0
 721              	.LCFI26:
 722              		.cfi_def_cfa_register 7
 723 0492 F860     		str	r0, [r7, #12]
 724 0494 B960     		str	r1, [r7, #8]
 725 0496 7A60     		str	r2, [r7, #4]
 153:../src/main.cc **** 	__assert_func(file, line, NULL, failedexpr);
 726              		.loc 1 153 0
 727 0498 F868     		ldr	r0, [r7, #12]
 728 049a B968     		ldr	r1, [r7, #8]
 729 049c 4FF00002 		mov	r2, #0
 730 04a0 7B68     		ldr	r3, [r7, #4]
 731 04a2 FFF7FEFF 		bl	_Z13__assert_funcPKciS0_S0_
 154:../src/main.cc **** }
 732              		.loc 1 154 0
 733 04a6 07F11007 		add	r7, r7, #16
 734 04aa BD46     		mov	sp, r7
 735 04ac 80BD     		pop	{r7, pc}
 736              		.cfi_endproc
 737              	.LFE38:
 739              	.Letext0:
 740              		.file 2 "c:\\program files (x86)\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/
 741              		.file 3 "D:\\CORTEX\\F1_GlowingPainting\\Libraries\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x/stm32
 742              		.file 4 "D:\\CORTEX\\F1_GlowingPainting\\Libraries\\STM32F10x_StdPeriph_Driver\\inc/stm32f10x_gpio
 743              		.file 5 "D:\\CORTEX\\F1_GlowingPainting\\Libraries\\STM32F10x_StdPeriph_Driver\\inc/stm32f10x_tim.
 744              		.file 6 "D:\\CORTEX\\F1_GlowingPainting\\Libraries\\CMSIS\\CM3\\CoreSupport/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.cc
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:23     .bss.TIM_OCInitStructure:00000000 TIM_OCInitStructure
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:20     .bss.TIM_OCInitStructure:00000000 $d
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:30     .bss.TIM_TimeBaseStructure:00000000 TIM_TimeBaseStructure
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:27     .bss.TIM_TimeBaseStructure:00000000 $d
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:33     .text:00000000 $t
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:38     .text:00000000 _Z5Delaym
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:82     .text:00000028 _Z8SetColormmm
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:165    .text._ZN6Trieda4testEi:00000000 $t
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:170    .text._ZN6Trieda4testEi:00000000 _ZN6Trieda4testEi
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:208    .text:000000dc main
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:432    .text:00000288 _Z17RCC_Configurationv
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:464    .text:000002a8 _Z18GPIO_Configurationv
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:406    .text:0000027c _Z18NVIC_Configurationv
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:551    .text:00000348 _Z20PERIPH_Configurationv
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:674    .text:0000047c _Z13__assert_funcPKciS0_S0_
C:\Users\Peter\AppData\Local\Temp\ccQE1YOn.s:706    .text:0000048c _Z8__assertPKciS0_
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC1Init
TIM_OC1PreloadConfig
rand
RCC_APB2PeriphClockCmd
RCC_APB1PeriphClockCmd
GPIO_Init
GPIO_ReadInputDataBit
GPIO_PinRemapConfig
TIM_TimeBaseInit
TIM_ARRPreloadConfig
TIM_Cmd
TIM_CtrlPWMOutputs
