{
  "creator": "Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001101",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "00000000000000000000000000000000",
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$148911c9c52fe0661be8b8aec42ca70d0f9341d1\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100",
        "INIT_1": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100",
        "INIT_2": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100",
        "INIT_3": "0000110000001100000011000000110000001100000011000000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100",
        "INIT_4": "0000110000001100000110010000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
        "INIT_5": "0000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
        "INIT_6": "0000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100",
        "INIT_7": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100",
        "INIT_8": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100",
        "INIT_9": "0000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100",
        "INIT_A": "0000110000001000000011000000110000001100000011000000110000001100000011000000110000100110000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
        "INIT_B": "0000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
        "INIT_C": "0010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100",
        "INIT_D": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100",
        "INIT_E": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10466": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10467": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10468": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10469": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10466_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10467_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10468_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10469_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$33541574c892189ea1415ceac45125d7d397c516\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "11",
        "WRITE_MODE": "11"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10510": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10511": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10512": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10513": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10510_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10511_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10512_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10513_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$34102a13cb7e67c8129697077a935b89fa22b9a8\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1101001100000111010000110000001111000001000000011100001100000011101000110000101111000011000000101101101100000011110100110000011101000011000000111100011100000001111000110000001110000011000000111100001100000010110110110000001111000011000000111111001101001011",
        "INIT_1": "1100001100000011010000110000101101000011001000011000001100000101100100110000011110000011000000111100001100000010111000111000001111000011000000110100001100010010110000110000000111000011000000111100001100000011101000111100011011100111000000111100001100000011",
        "INIT_2": "1100001100000010110000110000001111001011001000010100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011110000110000001101010011100011011100001100010010110100110000001110100011000000111111001000000010",
        "INIT_3": "1000001100011010111010110000011011001111000001111100111100001111010001110001011010101111000011011100111100001111100011110010110110100011110001101111101100001111110011110000111100101111000001110100001100110100110000010001110010010111001010010000101100001011",
        "INIT_4": "0110111100010110100010110000101111010111001011001100001100000011110111110011110001001111000000110101011110001001010111110001111011011111000010111000101100000011111011100000111011111111001111001111001110000111010001110011010011011011000011010101101100001111",
        "INIT_5": "1111011100001001111011110001011011101111000011110000101101000110100001111000011111001111000111101111111100000111010101110000011111101101000011011101001100001111101000110000001111010111001011000101011100001111111000111000001101000111001101001101101100001001",
        "INIT_6": "1110101100001111010100111000110111110111000101101101101100001111001010110000001111000110000011101100111100011110101101110000001101000111001001011000111100001001010011110000111110101011000010111100111100001110001001110000111111100111001011010101011100100101",
        "INIT_7": "1110001100000011111000110000101101000011000001111100010100001001110100110000111110000011000100101100111100001110101001110000111111110011110000110101011100000111101100110000110101001111000011111000101100101001110011110010110010001111000010111111111100001111",
        "INIT_8": "1100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010100110000011111100111000011011100001100001011110001110000011110100011010001101111001110000111",
        "INIT_9": "1000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001111000011000000110100001110001001110000110000001111000011000000111000001100000011",
        "INIT_A": "1100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001111000011000000111000001101000110110000110000001111000011000000111100001100000011010000110000001111000001000000011100001100000011",
        "INIT_B": "1100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000111100001100000011010000111000100111000011000000111100001100000011100000110000001111000010000000101100001100000011110000110000001101000011000000111100001100000001",
        "INIT_C": "0100001100000011110000110000000111000011000000111100001100000011100000110100011011000011000000111100001100000011110000110000001101000011000000111100000100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011",
        "INIT_D": "1100001100000011110000110000001101000011100010011100001100000011110000110000001110000011000000111100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011",
        "INIT_E": "1100001100000011110000110000001111000011000000110100001100000011110000010000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011",
        "INIT_F": "1000001100000011110000100000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001111000011000000111000001101000110",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10422": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10423": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10424": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10425": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10422_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10423_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10424_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10425_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$35fba4233b3319d576e3fc858fcb157663e5f398\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1100000011000011110000000100001111000000110000111100000011000011110000001100001110010100100000111100000011000011110000001100001111000000110000111100000001000011110000001100000111000000110000111100000010000011110000001100001111000000110000111100000011000011",
        "INIT_1": "1100000011000011110000001100001111000000110000110110100001000011110000001100001111000000110000111100000010000011110000001100001011000000110000111100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011",
        "INIT_2": "1001010010000011110000001100001111000000110000111100000011000011110000000100001111000000110000011100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011",
        "INIT_3": "1100000011000011110000001000001111000000110000101100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011",
        "INIT_4": "1100000011000001110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011",
        "INIT_5": "1100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011110000001100001110010100100000111100000011000011110000001100001111000000110000111100000001000011",
        "INIT_6": "1100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000110000110110100001000011110000001100001111000000110000111100000010000011110000001100001011000000110000111100000011000011",
        "INIT_7": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000110000111001010010000011110000001100001111000000110000111100000011000011110000000100001111000000110000011100000011000011110000001000001111000000110000111100000011000011",
        "INIT_8": "1100000011000011110000001100001111000000110000111100000011000011011010000100001111000000110000111100000011000011110000001000001111000000110000101100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011",
        "INIT_9": "1100000011000011100101001000001111000000110000111100000011000011110000001100001111000000010000111100000011000001110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011",
        "INIT_A": "1100000011000011110000001100001111000000100000111100000011000010110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011",
        "INIT_B": "1100000001000011110000001100000111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000110000110110100001000011",
        "INIT_C": "1100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011110000001100001111000000110000111001010010000011110000001100001111000000110000111100000011000011",
        "INIT_D": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000011000011011010000100001111000000110000111100000011000011110000001000001111000000110000101100000011000011",
        "INIT_E": "1100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011100101001000001111000000110000111100000011000011110000001100001111000000010000111100000011000001110000001100001111000000100000111100000011000011",
        "INIT_F": "1100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011110000001100001111000000100000111100000011000010110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10454": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10455": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10456": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10457": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10454_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10455_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10456_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10457_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$37d3f76af7197c779fdf2efa06de8d992f2d04cc\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1001101000001100101100001100110010010000000011000111000001011100101100001100110010100111000011110010000000011001101100100000111000110001010011010011000001001100000100000000110001100101000011000011001000001101001000000000110000110000100011101011000000001100",
        "INIT_1": "1011000000001110001001011000110110110010100011100011000000001110000100010010011011110000110011000011000000001101011000000000110010100101010011111110010111001101011100010000111010010000000011000111000000001100001100000000110111100010000011000111000000001100",
        "INIT_2": "0001100000001111001000000001100110110010000011001011000011001110001100000000111010010000000111000111000001001100001100001000110110100000000011000011000000001110001100001000110000011010000011100001000011001100101100011100110001110000010011010110000010101100",
        "INIT_3": "1110011110001110001100000010110101100000000011000111000000001101101001001000110100011010000011101001000001001100101100000100110000110000000011010010000001001100001100000000110101100110110011011001101000001100100100000100110010110000110011000111000001001100",
        "INIT_4": "0000010100001101010110100100111000110000100011011010000000001100101100000000111000100101100011010011001000001110000100000100110000110001100011000111000001011100010010001000111000110000000011000010010110001100101001001000110100011010000011101001000101100110",
        "INIT_5": "0100110000001100100100000100110101100100100011101000110000001100110010000000110010110010000011000100110011001110111100100000111010000101000011010001101101001110011001100100111100100101100011011100101000011011001100001100110011110000110011000110011000001110",
        "INIT_6": "1111000000001100010110000000110010010000000011000110010000001100100110000100110101100000100011100011000011001111110011000000110000110000110011110100110000001100110001000010011010011000010011010010010010001110110010000000110000110000110011110011000011001111",
        "INIT_7": "0011000000001100111001000000110000110000000011111001000000001101011100000000111010110000000011010011000000001110111000000001100111110000000011000011000000001111011100000000110010010000000011010011000000001111001100000000111011100000000011000011000000001111",
        "INIT_8": "0110001000001100001100000000111101110000000011000011001010001101011001000010110111010000001001100011000101001100101100100001110011100000001011000011000000001111011100110000110001011010000011001001000000001101001100000000111000100100000011001110000000001100",
        "INIT_9": "0011000100001100001100101000110011100000000110010011000010001100011100010000111000110000000011000001000100001100101100100000110100110000000011100010000011001100101100111000110011110001000011010101100000001100100100000000110001110000000011001001100101001100",
        "INIT_A": "0101000000100110101100100000111100110000000011100110000010001100101100101000110100110000000011110111000000001100010100011100110011110010100111001000111000001100001000000100110000110000000011001110010000001100001100000000111110010000000011010011000000001110",
        "INIT_B": "0100110000001100100100000100110100110000110011110010010010001110110010000000110000110000110011111100110000001100010011000000110010010000000011000011000000001100010110010000110011100010000011000011000000001111001100000000110001110001010011100011000001001100",
        "INIT_C": "0011000011001111001100000000111010010001110011011011001011011100001100000010110111100000100011000111000101001100110011000000110000110000110011111001000001001101011001001000111010011000010011010010010010001110110010000001100111001100000011000011000011001111",
        "INIT_D": "1011000000001101101100100100110000110000000011000001000101001101001100100000111110110000100011100110000000001100001100001000110011110001000011110011000000001100001100000000110001000101111001101001101011001101001100001001111011100000010011001011000001001111",
        "INIT_E": "0110000000001110101100000110110000110000110011100011000000001110100100010100110100110010000011111111000010001110001100000000110110100000100110010111000000001111001100101000110000110010000011100101000001001100010110101100111110110010100011010010000010001100",
        "INIT_F": "0101100011001110011000001000110001110000000011101011001001001111101100001100110000110000000011000101000001110110101100001100110010100111000011110010000000001100101100100100111000110001010011010011000001001100000100000001110000100101010011000001101000001101",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10414": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10415": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10416": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10417": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10414_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10415_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10416_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10417_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$3a7bf5c63ffd784e17e078bd5e9f5482bade437f\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1000111000001100100011000101101100001100000011000100110100010100000011110010111010001110000011100000110000001000010011100010111000001111000011011000110000101100000011100000111001100110000001000100111010100101100011010001110100001100000010001000110000001100",
        "INIT_1": "0000110000001010100011010101100000001100000011001100110000001110000011010000010011001100000011000100110001011001000011111010010100011001001010001000111101111010101011010100100100001110000011100000110000000100010011010000110000001101100001110000110000001010",
        "INIT_2": "1100111000001111100011000000100000001110000011000100111000101100110011000000111000001110001011100110011000000101010011000000111010101101000011010000110000001010000011000000110000001100101101100000111000001110100011000000010010001100000111000000110100001101",
        "INIT_3": "1100110000001110010011001010011100001111110100100001100100001000110011010011111100011100101001100000111000001110100011000000010001001110000011110000111111010010010011000000100010001100000011011000110000001101000011100000111010001100000001001100111000011111",
        "INIT_4": "0000111111110000011001100001010001001101000011101010110100001101000011000000101010001101010110001000111000101100000011100000111100001101000001000000110000001100100011010000110100001100000010000000110100001100110011010011111100001100101001100100110000000100",
        "INIT_5": "1100111100001100000011001100001101001101000001001100111100001100100011110100100010101100000010000100110000111110010011000101100100001111111100000101110000000100000011011011011100001100010110010010110000001010010011111111000010001101001111101100111010000100",
        "INIT_6": "0000111100001100100011110000110000001100000011000100110100000100100011100100100100001100110000110000110010000010110011110000110000001100110000111100111100001100010011010000010010001110010010010100110110000110100011100100100100011001100000100000110011000011",
        "INIT_7": "0000110000001000010011110000110000001100000011000000110000001100000011010000010000001110000011000000110100001100000011100000100000001111000011000000110000001100000011110000110000001100000011000010011000000100000011010000110000001110000011000000110000001000",
        "INIT_8": "1000110100001101001011000000100000001111000011000000110000001100100011000011110000001101000001000000111000001100000011000001110010001100001011000001100100101000100011000000110010001101001011000000110100001110000011010000010001001111000011000000111000001100",
        "INIT_9": "0000111000001100010011000001110000001110000010000000111100001100000011000000110000001111000011000000110000001100101001100001010100001101000011100000111000001100100011000000100000001110000111011000111100001100000011000000110000001101000001001000111000001100",
        "INIT_A": "0000110100000100000011000011111000001111101001000000111000001100000110010000100000101101000011110000111100001100000011000000110011001100000101001100110100101100000011100000110000001100000010000100111100001100000011000000110000001100000011000000110100000100",
        "INIT_B": "1100111100001100000011001100001100100110010000010100110110000110100011100100100100001100100000101100111100001100110011110000110000001100000011000000110100000100110011100000110000001101000011010000111000001010000011110000110000001100000011000000111100001100",
        "INIT_C": "0000111000001110100011010010110000001110001011000100110100010100110011100011110000001110010010010000111000101010110011110000110000001100110000110000110011000011010011010000010010001110010010010100110110000110100011100000100011001111000011000000110011000011",
        "INIT_D": "0000110000001000000011001000011000001110000011100000111100001100100011010001010110001110000011100000110000001100000011000000101010001111001111110000110100001100010011100001111001001101000001001000111000001100010011010000110100001110010110101101100100001000",
        "INIT_E": "0000111110100101100011100000100000001100000011001000110000001100000011110000110010001101000101011000111000001110010011010001110000001100000010000100111100111111001011000000111010001110001011000100111100001111011001110000010111001100000011001000110100001101",
        "INIT_F": "1100111010110100000011110000111100001100000010100000111000001100100011000101101000001110000011100100110100010100000011110010111010001110000011100000110100001101100110010000100000001111000011011000110000101100000011100010111001011100000001011101111010100101",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10410": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10411": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10412": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10413": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10410_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10411_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10412_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10413_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$4b8b9fb09524a4a71a00903089b644c3ffe04733\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011110110110000001100000011000010010110110100000011000001110000001100001011000110111100111000100011000000110000001110001011001001110101011100001011110010010000011101000111000000111000001001010011000000100000001110010011000000111000101100001011100010011001",
        "INIT_1": "0011010010110010001111001011000000110000001100100011010000010000001101001111000000111000000110000011000000100000011101000010011101110100101001110011000000110001111101001101000010111100000110100111000001110001001100100110000011110100101001010011100000110010",
        "INIT_2": "0011010000100000101101000011000000111101101100000011000001110000001101000001000011110000110110100011000000110000001100000010000010110000001100000011010001110000001110001011000000110000100100000011010000110011101101000111000000111000001100000010000110100000",
        "INIT_3": "0011000000001101001100000110000010111100011100001011100000100101001100000011000000111000000100001011010010110001011110001100111100110000011000001111110001110000101110000011000000111000101001000011000000011010000111101001000101111000111001110011001000110000",
        "INIT_4": "0111010000110000101110100011000000110000001000001011000000110000001101001011001000111100101100000011000110010000001101000011000000110100011100000011101000110000001000011010000000111000001100001011000110011010001100000011000000110000100100001011110001110000",
        "INIT_5": "0011010010010000001110000110010000110100100110000011100001100000001111000011000001111000000110000011000011110000011100000100111111010110100100001011110001110000101110001011000100110000100010000111000000001111111100001101101100110000001100011111110001000100",
        "INIT_6": "0011000000110000001100001001000000110000001100000011010000110000001110000010010000100001110010000011000011001100001111000011000000110000010011000011010010010000001111000011000000111000001001000011000011001000001111000011000000110000110011000011000001001100",
        "INIT_7": "0011000000110000001100000011000000110000011100000001001011010000001100001011000000110000001100000011000011100000001100000011000000110000001100000011000001110000001100001001000000110000011100000011000010110000001100001110000000110000001100000011000011110000",
        "INIT_8": "0010000111100000111100000011000000111000001100100011000001110010001100001001000000110000001100000011100010100111001100001100100000110000001100000111010010110000001100000110011100110000100100000111000000110000101111000111000110111000011000100011000000110000",
        "INIT_9": "0011100000100111001100101110000000110000001100000111010001110011001100000111000101110000110100011011100001110011001100001011000011111000001000000011110010110011001100001111000100110000001100000011000010010000001100000011000000110000001100000011000100110000",
        "INIT_A": "1011000000110010001100000011000011111000001000001011000010110010001100001110010101110000001100001011100000010000001100001111001100110000101100000011000001100000001100001111001100110000001100000011000000110000001100000111000000010010110100000111010010110001",
        "INIT_B": "0011010010010000001110000110010000110000100011000011000011001000001111000011000000110000110011000011110000110000001101001001000000111000001100000111000001110001101100000011001000100001110010101111110000110000001111001011001100110000011100000011010011010001",
        "INIT_C": "0011010001001111001111001101000101110100011100010011010011110011101100001110001000111000001100000111000000110000001111000011000000110000010011000001001011000100001101001001100000111000001001000011000011001000001111000011000000111100001100000011000001001100",
        "INIT_D": "0011100000110000001111001010010000110000100100000011010101110000011111001011000010110000101100100010010100100010001101000011000000111100011100110011000000110000101110001001000000110000101100000011100010100101001110101110000010111000001100000011010011110000",
        "INIT_E": "0111001011100101001111000011000000111010101100000011000000110000000101110101000001111100101100001011000010100111001100000010000010110100101100100011010000110001001101000011000000110001000100000111010000100100001100000001101010111000101000000011110010011000",
        "INIT_F": "1011000000011000001000010010000000110000101100100011110010110000001100000011000010110000100100000011000001110000001100001011000110111100111000100011000000110000101100001011001001110101011100001011110010010000011100000111000000110100011001010011000011100000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10458": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10459": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10460": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10461": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10458_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10459_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10460_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10461_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$4da93953690874764fc965c27b30f5f37c36347b\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0100001100110100000011011111010001100001001100000000101100111000000011100111000000001011101110001000011100110100000011111111000010001001011101000100001100110001000001110011010000000010101100000000001100110000000011110111000000001011011110000000011100110000",
        "INIT_1": "0000001110111100000000110011000000000001001100011000001100110000000011110011110001000110101100000000011110110000010110100011001000011010001111000000000100110001001011011111000000100101001101000001001000111000000010100010000100010110001100000000101100111000",
        "INIT_2": "0000101111111000000011110111000000001011011110001000100101110100000010110011110000100101001101000000001000111000000010110011010000000011001110000001101010111010000000110011000000000001010100100000011100111100000000110011100010000010001100000000101110111000",
        "INIT_3": "0100111010111000000010111011100000000011111110000010110101111100000000010011000001000011001100000010110101111000001100000011000000001110111000010000001110111000001010010011100100000111001100000000000110111000000000111011010000110000101100000000001010110000",
        "INIT_4": "0001111000111100000010101011100000001011011101000000111101110000000010110111110000000011001100000000000111010110000001110011010000000011001100000000101001110100000000110011000000000111011110000010010100110000000011011111010001000011001100000010110100111100",
        "INIT_5": "0001101010110000001011010011110000010010101100000010100011100101001100001011100000001111011111000010010100110100000101000111010000110100101110000000101110110000100001100111000000101001111111000000101111110000001111000111110010001101011101010110000110111100",
        "INIT_6": "0000001100110000000000010001001000000111001111000001001010110000001000000011000000001011111101000000001100111000001101000011000000000001011101000001001000110100001101000111010001100100001100000000011100111100011100000011000000001011001111000000000100110100",
        "INIT_7": "0000101101111000010000110011010000000101011101000100101110110000100000110011000000001110011100000000011110111100000000110011100000001011001111001000110101110000000010110011010000000111011101000000001000110000000000110011000001000011001100000000101100111100",
        "INIT_8": "0000101111111100000011110111000001000011001100000000110111110100000000111111110000000111101101000110110010111000000010111011100000001111011100000000101100111000000001010111000000000111001100000000111110110100000100101011000000001110011000010000011100110100",
        "INIT_9": "0000101000110010000000111011000000001111001100000000101101111000100010010111000000011110001110001010010100110100000000100011100000000111011100000000101110110000000010110011110000000111001100000000000100010010000011110011010000000011001100000000011011110000",
        "INIT_A": "0000011100111100010001101011000000000111001111001000001101111100000011110111110000000101001100000000111111110000000001110011010000000011101100001000011001100001000011111011100000001011011110000000011100110000000000010011010000000111001100000001001010111000",
        "INIT_B": "0101001000110000001011010111100000000010001100000000101111110000001100000011100000001111011111000011010000110000000111001101011000100101001101000001001010110000001000000011100000001111111111000000001100110000001001010011000000001001111101000100101100111100",
        "INIT_C": "0000000100110100010000110011010000000111101101100000101110111000000011100110000101100001001100010000111111110000011100000011000000000101011101000000011100110000000100101011100010100000001100000000101111111100001111001111000000111000001110001000110101110100",
        "INIT_D": "0000101101111010010000110011000000000101010101100000011110111100000010111011100000000010001100000000101110111000100001110011010000000011001100100000000100110000000000110011110000100101001101010100111010111000000010111111010000100001011110010000101101111000",
        "INIT_E": "0001101011111000000011111111001001000011001100000000010101110100010000110011000000001011001110000000001000110000000001110111000000000011001110000000111101111101100011010111010000000111111100001001011001110000000010101011000010000011001100001000001100110000",
        "INIT_F": "0000101001111000000001111111110000001111001111010100001100110000000000010011010000100001101110001000011100110100010001100011100000000011101110001000001100111000000011110111110000000101001101000100001100110001000011110011110000000011101100001000001000100001",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10482": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10483": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10484": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10485": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10482_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10483_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10484_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10485_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$558c18000b6b720ac95ff07c5ae3223474a2b99a\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000",
        "INIT_1": "0011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
        "INIT_2": "0011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
        "INIT_3": "0011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000",
        "INIT_4": "0011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000",
        "INIT_5": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000",
        "INIT_6": "0011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000",
        "INIT_7": "0011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
        "INIT_8": "0011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
        "INIT_9": "0011000010010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000",
        "INIT_A": "0011000000110000001100000011000000010010000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000",
        "INIT_B": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000110000000110000001100000011000000110000",
        "INIT_C": "0011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000001100000011000000110000001100000010000100100000",
        "INIT_D": "0011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000000100100001000000110000001100000011000000110000",
        "INIT_E": "0011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
        "INIT_F": "0011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000001100000011000000010010000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10442": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10443": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10444": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10445": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10442_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10443_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10444_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10445_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$577864bc8f550c0ca504ddee7faffe0092ef7ab8\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000110111000000000011101100000000001000110000000000110011000000000011101101000000001100110000000000111011001000000001010110100000001100111000000000110111000100000010001100000000001100110000000000110011000000000011101100100000000100110000000000110111000000",
        "INIT_1": "0000010011000100010010111101000000001101110100010000110011000100000010001001010000001110110010000000110011001000100001101110000000000100110000000000110011000000100001101111001000001000110000000000110011000000000111101100000000001111111001000000010011000000",
        "INIT_2": "0000110011000000000011001100000000000100011010000000110011000100000011001100000000001000110000000000110011000000010010011100000110000110111000000000010011000000000011001100000001011001110000000010101011000001000011101101001000001101111100000000110011000000",
        "INIT_3": "0000111111100000000011001110000110100101111001000001010111010000001111101111000000001101111100001010001011000000001011001111000010000110111100001010010111010000000101011101000001111011111000000000110011110001000010001110001100001100111100101111001111000000",
        "INIT_4": "0000101011001001001111001111001000001110111100100010110011000000000101001101001001011000111000001011010111100000001010001100000000011101111100001010010011100000001111101111000000010100110100000111100111100000101101001111000000111100111000100000100010011100",
        "INIT_5": "0111101011100000000010001110000000111101111100000110100111010000000111001101100000010100110100110101100111100000101101001111000000101010111000000011110011110010000111001110000000101100111100100000111111100000010100000110100000001110110100010010110011100110",
        "INIT_6": "0011110111100000111100001110000000101000110000000011110011110000101101011100000000111100111100100001010111010000001011011110010010110100111100010011110111100000001010001001010011110001110000000011111111110000000111101100100000000100110100000011111011110000",
        "INIT_7": "0000010011000000000011001101000000011111110000000000101011100011001111101100000000011111111100000011110011110000000011001101000001010000011110001001011111110000000111111110000000101000111000010010111011110010001111101111001100111100111000000001010011010000",
        "INIT_8": "0000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000000011001100000000001100110000000000010011000000000111001101000000101110111100000000101011100000000011001100000001011000110100000000110111110000",
        "INIT_9": "0000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
        "INIT_A": "0000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000",
        "INIT_B": "0000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000000",
        "INIT_C": "0000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100011010000000110011000000",
        "INIT_D": "0000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000000011001100000000001100110000000000010011000000",
        "INIT_E": "0000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
        "INIT_F": "0000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10430": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10431": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10432": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10433": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10430_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10431_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10432_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10433_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$59af70f45b18658fcd73cbbddf91acee5e03d3c3\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000110011000000000001000110100000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000",
        "INIT_1": "0000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
        "INIT_2": "0000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000",
        "INIT_3": "0000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000",
        "INIT_4": "0000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000",
        "INIT_5": "0000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000110100000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000",
        "INIT_6": "0000010011000000000011001100000000001100110000000000110011000000000010001001010000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000",
        "INIT_7": "0000110011000000000011001100000000000100011010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
        "INIT_8": "0000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
        "INIT_9": "0000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010010100",
        "INIT_A": "0000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000110100000001100110000000000110011000000",
        "INIT_B": "0000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000000000010001001010000001100110000000000110011000000000011001100000000000100110000000000110011000000",
        "INIT_C": "0000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100011010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000",
        "INIT_D": "0000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
        "INIT_E": "0000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
        "INIT_F": "0000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10462": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10463": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10464": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10465": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10462_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10463_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10464_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10465_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$5c6ec52865a659c98a00771b6c1cdd33573d7199\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1110001000011001100011100100110110110000110011000111000000001110000100000100110000011010000011100011000000011100111000001100110011110010000011110011001101001100001100000100110001010001010011010011000000001100101100001010110011100000000011000111001100001100",
        "INIT_1": "1011001010001101111000100000110001110000010011001111001011001110011100010000111101010000010011010101101100001111001100100000110110100010000011101010010110001111111001110000110010110000101111001101000000001101000110111000111111011010110011010001100000001111",
        "INIT_2": "0101101011011110000110000000111101100010100011101011000010001100001001110000111001110001000011101101000001011100100110110000111101011010010011011100101010001100101100001000111010100111000011101111000111101100011100010000111011010001001001101101101001011100",
        "INIT_3": "1101000001011100100110110000111100011010000011010010001000001110101100101000110010100101000011101111000011101100110100000100110101011010100011101101101001011100101100001000110111100010000110011011000000001101101001011000111101110001000011101101000000001101",
        "INIT_4": "0111000001001110010100000100110100110010100011100011000001001110011000000000110010110010010011100111000000001111001100101000110000110010000011100001000001100110011100000100111000011000100011110010001000001110101001011000111111011010110011000111000100001110",
        "INIT_5": "0011000010001100101100101000111011010001000011011010011010001111001100000000110000110001000011010010000000011001001100001000110010100100110011010011000100001111010100000101110011100100011011010011000000001101001000000000110010110000000011100010010110001101",
        "INIT_6": "0011000010001100101100000000110010011011110011000111000000001110110100011110011011100101010011010011000100001111001000000000110000100101111011011001101010001110011100000000111010010000110011010101100001001110101100011000110111100000100011100111000100001101",
        "INIT_7": "1001100000001111001000000001100110011000000011111010010110001101001100010000111001010000000111000111000101001101001100001000110100100010000011000011000000001100111100001110110001110011010011011001000010001100011100010000110100110000000011000110001010001110",
        "INIT_8": "0101100011011110001100010000110100100000000011001010010101101101111100001000110000110001000011110001000101001101011100010000110010110000100011010010001010001100001100001000110001001101100011001111000010101100110100000000110001110000000111001111000111001101",
        "INIT_9": "0000010001001101011100000101110000110001000011010010000000001110001100011000110000110000110111000011000000001110000100000100110001110010000011000110010001101101010010000000111000011010000011001011001011001100111100101000111000110001000011100001000001100110",
        "INIT_A": "0000110100001110000100000000110000110000100011000011000000011100001000000000110000110000001011001111001010001100110110100000110010010000010011000011001001011100010011100100110100011001000011110010000000011011001100101000110011011010000111000011000100001110",
        "INIT_B": "1111000011001110011100100000111110010001010011010111001010001111111100010100111111100010000011101111001010001111111001011100111001110001100011110100111100001101110001010010011010011010010011110011000010001110011000000000110000110000010011000011000011001100",
        "INIT_C": "0011000010001100001100100000110001110000010011001001000001001100001100010000110000110000000011001011000010001101001000000011100100110010000011000111000001001100001100000000110111010000100011000011000000001100001001010000110000100000100011000111001100001111",
        "INIT_D": "0110000000001100001100001100110000110001000011000011000010001100001100000000110100010000001001110011001001001100001100000000110000100000000011100011000010001100001100001000110000110000000011010101000000001100001100010000110000110000000011000010000000001110",
        "INIT_E": "0111000001001100001100001001110000100000000110010011000000001100101100001100110000110000001011000001000001001100011100001100110000110000100111000010000000001100011100001000110000110001000011000011000000101100000100000100110000110000100011010011001001001100",
        "INIT_F": "0001000100100110001100000000110010110000100011010010000000101100001100000100110001110000010011000011000000011110000100000000110000110000100011000011000000001111001000000010110000110000010011000011000000001100101100001100110010010000000011000011000010001100",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10502": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10503": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10504": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10505": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10502_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10503_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10504_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10505_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$5c9b6153b07f584fa8789a53872ccc6b6689d570\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011000000110000010010110011110010001001011100000000001100111000000001110011010010000010001110000000001100110000000000110011000001001011001111000000001100110000000000010001011000000111001111001000001100111000000000100011000000000011001111000000001100110000",
        "INIT_1": "0000001100110100000100100011000000001011001100000000000100110001000001110011010001000011001100010010000100110000000000100010000100000011001101000000101101110111000000110011000000000001001100000010000100111000001000010011000000000010001100000001001010110100",
        "INIT_2": "0010000000110000000100100011000000011010001100001000001100110010000000110011000000010000000100100010010100110001101000010011000000000010001100000010000100110000000000110011000000000011001101000000010100110001000000111011100000100001001100000100111010110000",
        "INIT_3": "0010100111111100001000010011000000001110111001010000111101111000100001110111100000000111011100000000110110110101000011111011000100001011101100000000111011110000000011110111100000011110001100000010100111110100100011010111000000100101101110000010100100110000",
        "INIT_4": "0000110111010010000011110011110000000011101100000000111010111100000011110111100000001111111101000000011101110001000010011111000000001111011100000000111110111100010001100011100000001111101100000000111111110100000100100111111000000101011100010011110001110100",
        "INIT_5": "0000011101110100000010011111110010000111001101000000101100110000000010100111110000001111011100000000111111110000000001110011110011001001001100000000111101111000000010111111010100000010101100000000111111110000000011111111110000000011111101010000011101110000",
        "INIT_6": "0000111110110100000001110111010000001101101101010010110101110000000010111111001001001110101110000001011010111100000011111111000000101101101101000000010100110000001011011111010000011110101100000000101100111000000011101010000100001011111101010000001111111100",
        "INIT_7": "0000001100110000000010110011100000001111001110001000100101110100001001010111100000000111001101000000101000110000001011010011100000001111111100000000111100110100000001110111000000001101010101100000001111110100000010110011000000001110001110001000011100111100",
        "INIT_8": "0110010000110000000000110011001000000011001100000010000100110000000000010011000000000011001100000000001100110000001000010011000000000010001000010000001100110000100000110011100000000111011101000000100100111001000001111111110000000011001100000000111011110000",
        "INIT_9": "0000001100110000000000100011000000000011001100100000001100110000000100100011000000110000001100000000000100010010000100100011000000110000001100000010000000110000000000110011000000000011001100000000001100110000000000010011000100000011001100000001001000110000",
        "INIT_A": "0001001000110000000000110011000000000011001100000000001000100011000000110011000000000011001100000000001100110000000100000011000000100001001100000010000100110000000000100011000000000011001100000000001100110000000000110011000010011000001100000011000000110000",
        "INIT_B": "0000001100110000000100000001001000000011001100100000001100110000001000000011000000000011001100000000001100110000000000110011000000000001001100000001001000110000001100000011000001100100001100000000001100110000000100100011000000000011001100000000000100110000",
        "INIT_C": "0000001100110000000000110011001000000001001100000000001100110000000000110011000100000010001100000000001100110000000000110011000000000011001100101000100100110000000000110011000000000011001100000000001000110010000000110011000000000011001100000000001100110000",
        "INIT_D": "0000001100110000000000110011000000000011001100010000000100110000000000110011000000000011001100000100011000110010000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000100000010001000010000001100110000",
        "INIT_E": "0000001000110000000000110011000000000011001100000000001100110000100010010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100010000000100010010000000110011000000000011001100000000001000110010",
        "INIT_F": "0000001100110001010001100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100001000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10418": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10419": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10420": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10421": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10418_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10419_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10420_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10421_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "00"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10514": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10515": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10516": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10517": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10514_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10515_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10516_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10517_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$6987fb14431f50b5ad50e1a404d1d24b20875cdd\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000110111010001001010101110000010000110111000000111101111100001000111101110000100000100110001000001110111010000111100111100001000001010110000000000110011001000001011101110001001001001110110011010010011100000000101000111100010100110110001101000011111110010",
        "INIT_1": "0000110011000001000011011111001000001000110000111111000011110010011110111100000101001001111000010000010011000000010010011101000000001100110100010000111111010000000010101001010000001100110000000000111011000000000011111110000000000100110100000000110111000000",
        "INIT_2": "0000010011010000101101101101000010100111110001101000001011100010010110011110000000101101110100000000110011100100000011111110000000000101011010001011010011010010000011011101000000001010110000000000110011100000010010011101100000011111111100000000010011000000",
        "INIT_3": "0000111011001000000001001100000000001100110000001000011111100000000011011101000000001000100101100111101011100001011010011111000011110000111100100000010011000100010010001101000010100101111100000010100011000011111100011110001000101110110100000001111111110000",
        "INIT_4": "0111101111100001101001101100001100011110111000010101000101101000100001111110011001011000110100010000100011000000000011001100100001001011110010000001111011100001000001001100010000011101110100011010010111110000001010001100001000001100110010000111101111100001",
        "INIT_5": "0010101010110110011110111110000101001011110110011111000011110011000001001100010000001101110001000000110111010000001010101110000001011000111100000111100111100001000111111111000100000100110100001010010011100000010110011110000010100000111000100101100011110000",
        "INIT_6": "1000011111110000000010001100000100001100110000000100100111010001000011101110000000000100110100001011010011100000000011011111000000001010110000000000110011100000010110111100000100101100111000000000010011000000000111101100000000001100111001001000011111110001",
        "INIT_7": "0000110011010000101001011111001000101010111000000101100011011000011110101110000100011110111000010000010011010000101101001110000000001110111100000000100011001000000011001110000001011010110000010010110011100000000011111110000000010100011010000000111011000100",
        "INIT_8": "0000010011010000101101001111000010100111110100100010101011100010010110001111000001001001110000110000111011000000010000011101000000011101110100000000110111000000000011011101001000101010101101100010111011100000010010011101000100011110111000010000010011000010",
        "INIT_9": "0001111011100001000001001101000000001100110100000000110011010001100000101100001000001100110000000010110011010000000011011110000000001111111000000000010001101000000011011100000000001101110100000000101011000000000011001110000000001110110000000001111111110010",
        "INIT_A": "0010111011100000010010011101100100000101110000000001110111010000000011001110000000001101110100000010100010010110000011001100000001011000111100010001111111110000000001001100000000001100110100010000111111010000001010001100000000001100111000000000110011001000",
        "INIT_B": "1000011011100000011110101110000101101001111100011111000011110010000101010110100000001100110001000000110111010000001010001100001000001100110010000100100111011001000111111111000100000100110000000001110111010001000011011101000000101000110000100101100011110000",
        "INIT_C": "1000011111110010001010101011011000111110111100000000110011000000000111101110000100000100110000100101100111000000000011111101101000101010111000001000011011000000011110011110000100011111111100000000010011010000101001001110000000001101111001000000100011001000",
        "INIT_D": "0000110011010000101001111101001000101010111000000101100011110000011110001111000000001110111000000100000111010000000111011101000011110000110100100000100011000001111100001110001000101110110000000000110011001000000001001101000010110101111100000000110011000100",
        "INIT_E": "0000010011010000111100011110000000101111110100000010101011100000100001101110000001111010111000011010010011100000010100001101001110010111111000000000110011000100000010001100000001011000111100000000110011010000111100101100000000011111111100000001010101111001",
        "INIT_F": "0000110111001000000001011101000000001111111000000001111111110000000010001100000000001100110000000010110011010000010010011101100000000100110001000001110111010000010110011100000100001101110100100010101010110100011110101110000101011000111100110001111111110000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10494": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10495": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10496": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10497": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10494_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10495_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10496_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10497_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$71227f96ab228d6586c32afdb915f3a13592b49e\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000111100001100000011010000111000100111000011000000111100001100000011100000110000001111000010000000101100001100000011",
        "INIT_1": "1100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111100001100000011100000110100011011000011000000111100001100000011110000110000001101000011000000111100000100000001110000110000001110000011000000111100001100000010",
        "INIT_2": "1000001100000011110000110000001011000011000000111100001100000011110000110000001101000011100010011100001100000011110000110000001110000011000000111100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011",
        "INIT_3": "1100001100000011110000110000001110000011010001101100001100000011110000110000001111000011000000110100001100000011110000010000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011",
        "INIT_4": "0100001110001001110000110000001111000011000000111000001100000011110000100000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001",
        "INIT_5": "1100001100000011010000110000001111000001000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000111100001100000011",
        "INIT_6": "1100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111100001100000011100000110100011011000011000000111100001100000011",
        "INIT_7": "1100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011110000110000001101000011100010011100001100000011110000110000001110000011000000111100001000000010",
        "INIT_8": "1000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011110000110000001110000011010001101100001100000011110000110000001111000011000000110100001100000011110000010000000111000011000000111000001100000011",
        "INIT_9": "1100001100000011100000110000001111000011000000101100001100000011110000110000001111000011000000110100001110001001110000110000001111000011000000111000001100000011110000100000001011000011000000111100001100000011010000110000001111000011000000011100001100000011",
        "INIT_A": "1100001100000001110000110000001111000011000000111000001101000110110000110000001111000011000000111100001100000011010000110000001111000001000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001",
        "INIT_B": "1100001100000011010000111000100111000011000000111100001100000011100000110000001111000010000000101100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011",
        "INIT_C": "1100001100000011110000110000001101000011000000111100000100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011",
        "INIT_D": "1100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011110000110000001110000011010001101100001100000011",
        "INIT_E": "1000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001111000011000000110100001110001001110000110000001111000011000000111000001100000011",
        "INIT_F": "1100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001111000011000000111000001101000110110000110000001111000011000000111100001100000011010000110000001111000001000000011100001100000011",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10450": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10451": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10452": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10453": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10450_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10451_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10452_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10453_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$75671d9a50e4a277ae784be8186d917418bcecca\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011000000110000001100000011000000100001001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
        "INIT_1": "0001001000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000",
        "INIT_2": "0011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000",
        "INIT_3": "0011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000",
        "INIT_4": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000001100000011000000010010000100000011000000110000001100000011000000110000001000000011000000110000",
        "INIT_5": "0011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000",
        "INIT_6": "0011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
        "INIT_7": "0011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
        "INIT_8": "0011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000",
        "INIT_9": "0011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000",
        "INIT_A": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000",
        "INIT_B": "0011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000",
        "INIT_C": "0011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
        "INIT_D": "0011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
        "INIT_E": "0011000000010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10474": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10475": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10476": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10477": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10474_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10475_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10476_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10477_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000010101": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001000",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000010101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000010101",
            "T_FALL_MIN": "00000000000000000000000000010101",
            "T_FALL_TYP": "00000000000000000000000000010101",
            "T_RISE_MAX": "00000000000000000000000000010101",
            "T_RISE_MIN": "00000000000000000000000000010101",
            "T_RISE_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000001100010": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000001100010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001100010",
            "T_FALL_MIN": "00000000000000000000000001100010",
            "T_FALL_TYP": "00000000000000000000000001100010",
            "T_RISE_MAX": "00000000000000000000000001100010",
            "T_RISE_MIN": "00000000000000000000000001100010",
            "T_RISE_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010000101": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010000101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000010000101",
            "T_RISE_MIN": "00000000000000000000000010000101",
            "T_RISE_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010100001": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000010",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010100001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100001",
            "T_FALL_MIN": "00000000000000000000000010100001",
            "T_FALL_TYP": "00000000000000000000000010100001",
            "T_RISE_MAX": "00000000000000000000000010100001",
            "T_RISE_MIN": "00000000000000000000000010100001",
            "T_RISE_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011001011": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000111",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011001011",
            "T_FALL_MIN": "00000000000000000000000011001011",
            "T_FALL_TYP": "00000000000000000000000011001011",
            "T_RISE_MAX": "00000000000000000000000011001011",
            "T_RISE_MIN": "00000000000000000000000011001011",
            "T_RISE_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011100000": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011100000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011100000",
            "T_FALL_MIN": "00000000000000000000000011100000",
            "T_FALL_TYP": "00000000000000000000000011100000",
            "T_RISE_MAX": "00000000000000000000000011100000",
            "T_RISE_MIN": "00000000000000000000000011100000",
            "T_RISE_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100001011": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000101",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100001011",
            "T_FALL_MIN": "00000000000000000000000100001011",
            "T_FALL_TYP": "00000000000000000000000100001011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000100001011",
            "T_RISE_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100010010": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000110",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100010010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000100010010",
            "T_FALL_TYP": "00000000000000000000000100010010",
            "T_RISE_MAX": "00000000000000000000000100010010",
            "T_RISE_MIN": "00000000000000000000000100010010",
            "T_RISE_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001100",
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ICE40_CARRY_WRAPPER",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "1",
        "LUT": "0110100110010110"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$a024b67e8b594e87b6969cd6ef85ab32fc07b76e\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1001011100000001011000110110100111010011000001111000101101100100100111110001101011110011100000111110011100011010000001110011010001011001000010011101001100000111101010110000101110000111000011101100001100000111111001110001101001000011000001110001111100001001",
        "INIT_1": "0000111100101101010101111000100110010111000000110101101100000111100010110010000110000110000011101110001100000011111100110000101101000011000001111101001100000001011111110010010110000011000000111100001100000010110010110000011110010011100001110100001100000011",
        "INIT_2": "1001001110010110111001110001101001000011000000110110100100010100011100110010010110100011000000111101001100001010110010110000111111110011000010110100001101000011110100110000000111000011000010111000001110000011110000110000101011101011000000111111001110000011",
        "INIT_3": "1100001010000010111000111000001101001011001010010100001101000011110101110000000111010011000001111000101100110000110000110000001010010011001101001110001100000011010000110000001111011111000001010001111100100001010110110010010110000011011001001100011100101101",
        "INIT_4": "1000101100100001101001111000011010101111000110101110011100011010010000110000001111000011000000011111001100000011100000110000001111000011000000101010111100011010100101110000101111100111000111100100011110001101011110110010000111110011000001111000101100100001",
        "INIT_5": "0111001100101101100010110010000110010111000000101100011100110000111000110000001101000011010000111101011100010100110000110100001101110011001011011000101101100100101011110001111010010011100101100100101100001011010000110000001101001001000010010111001100101101",
        "INIT_6": "1100001100000001100101110000001110000011100000111000011100001110111010110000001110010011000110101111001100001011000100111000110111000011000101101111001100000111101000110000001111000010100000101110001100000011111100110000101101000011000001111011001100000101",
        "INIT_7": "0100001100000111010111110000110111010011010000110101101100101101100010110100011000110011000111101001001100111000111100110000101101000011000001111100000100000101111100110000011110100011000000111100001110000010111000110000011111110011000010110100001100000111",
        "INIT_8": "1001001110010110111001110001101001010111100011010100101101101001001001110011110000001011001010011100001010000010110000111000001111110111001111000100001100000011110111110001110011010011000101101010101100101001100001110000111010111111000110101100111100001011",
        "INIT_9": "1100101100001011100100110000111111100111000110100100001100000111010110010000100111010011000001111010001100000011110000110000101010100011000101101110101100001011010000110000001111000111000000011100001101001011001000110000101111000011000000101001101100111100",
        "INIT_A": "1010101100001011100001100000111010001111001111001110001100001011000100110000011111010111000001010000111100100101100000110000001110000111000011101011111100011010111000111000001101000011000001111001001100000101111000110001011001011011000011111000101101100100",
        "INIT_B": "1101001100000111100010110011000011000011000000101100011100110100111101110000111100010011000000111100011100000101011110110010000110001011000000111000011100001110110000110000011111110011100001111111011100001111010101111000110101001011001101000101101100101101",
        "INIT_C": "0100101100001001110100110000111110000011000000110110001100001010101011110001101011001011000010110000011100110100011111110000000111000011010000111101001100000111100010110110010011101011000010111001001110010110111101110001111001000011000000111100000100000001",
        "INIT_D": "0100001100000111010111110000110111000011010000110010001100101001111000110000001011101111000011111100001100000011111001110001101001000011100010011011111100000011111110110010010110101011000010110110001000000010100101110001101011110111000011110100001100000111",
        "INIT_E": "1001001110010110000001110011010001110111000010011100001101000011110100110000011110001011011001001101001100000011011110110100001111110111000011110001001100000111110000010100000100100111001011011000001100010010000110110010110011101011000000111111011100001111",
        "INIT_F": "1110001110000111111100110000111111000011000001110100001110001001110100110000001111010011000001111010001100000011110000100000101011100011000000111110001100001011010100110100001101111111000101001101001100000111100010110010000110000111000011101110101100001011",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10486": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10487": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10488": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10489": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10486_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10487_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10488_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10489_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$a98722482556b6ff69b766d950767ceb60834f22\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1100000001000011110000001101001111000100110110111100000010000011110000001100001111000000111001111100000011000011110000000100001111000000110100111100000011001011110000001100001110110100101000111110000011000111110000001100001111010000110100111100000001000011",
        "INIT_1": "1100000011110011110000100100001111010000100000111100000111000011110000011000001111000000110000111100100011000011111000001110001111000000110001110110100001000011110100000110001111000000110000111100000010100011110000001100001011000000110000111100100011100011",
        "INIT_2": "1100000011000011110000001100001111000000010000111100010011000011110000001100001111000000110000111001010010001011110000001001001111000000111000111100000011000011110000000100001111000000110000011100000010010111110000000010101111000000111000111100000011010011",
        "INIT_3": "1111000011001111111100001010011111110000110001111101100011110011011110000101011111110001110001111111000011011111111000011010001111110000110011101111000011000111110110001111001111010011010000111110000010111111111000000001111111000001001010111111001011000011",
        "INIT_4": "1111001010001111101101000010001111000000010011111111000011111111111100000101101111010010010000111111000011001101111000101100101111100000100010111111000011010111110100001101001111110000111010111101000001000111111000001101011111110000010101111110001010001011",
        "INIT_5": "1101000011100011111001001101101111000000101010111111001011100110111100011111101111100000000110111101000001000111111100001100001111010000110110111100000000001011111100001111111111010000010110111111001011001111110100000100001111110000100011111111000001100111",
        "INIT_6": "1101000001000111111100001100000111110000111111111100100010100011111100101100011111010000010110111110010011010011110100010100011111110000100100111101100111010111111000101010101111110000110001111101100011110011111100111100111111010000110010110110100001000111",
        "INIT_7": "1100100011100011110100000101001111000000110010111100000000111111110000001000001111100000110011111101100011110111111100011111101111010000010000111111000011001111111100011100011111110010100011111001010000101011110000000011111111110001111110111111000011010011",
        "INIT_8": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000011000011011110000100001111010000110101111110000011100011110000001000001111000000110000101111000011111111",
        "INIT_9": "1100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011100101001000001111000000110000111100000011000011110000001100001111000000010000111100000011000001110000001100001111000000100000111100000011000011",
        "INIT_A": "1100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011110000001100001111000000100000111100000011000010110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011",
        "INIT_B": "1100000011000011110000001100001110010100100000111100000011000011110000001100001111000000110000111100000001000011110000001100000111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011",
        "INIT_C": "0110100001000011110000001100001111000000110000111100000010000011110000001100001011000000110000111100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011",
        "INIT_D": "1100000011000011110000000100001111000000110000011100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000011000011",
        "INIT_E": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011100101001000001111000000110000111100000011000011",
        "INIT_F": "1100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011110000001100001111000000100000111100000011000010",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10426": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10427": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10428": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10429": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10426_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10427_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10428_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10429_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$acccbb6b088f2a327993f77737de090f630634f6\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000001100110000000000110011000000000011001100000000001100110000000000010001001000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000001000110001100000000001100110000",
        "INIT_1": "0000001100110000000000100010000100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100001000100100110000000000110011000000000011001100000000001000110000",
        "INIT_2": "0000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000100011000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000",
        "INIT_3": "0000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000100010010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100010010",
        "INIT_4": "0000001100110000000000010011000000000011001100000000001100110000010001100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100001000000110011000000000011001100000000001100110000",
        "INIT_5": "0000001100110000000000110011000010001001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000000000010001001000000011001100000000001100110000000000100011000000000011001100000000001100110000",
        "INIT_6": "0000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010000100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000",
        "INIT_7": "0000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000100100000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000100011000110000",
        "INIT_8": "0000001100110000000000110011000000000010001000010000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000100010010011000000000011001100000000001100110000",
        "INIT_9": "0000000100010010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000010001100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000",
        "INIT_A": "0000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000010001001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000",
        "INIT_B": "0000001100110000000000110011000000000001001100000000001100110000000000110011000001000110001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010000100000011001100000000001100110000",
        "INIT_C": "0000001100110000000000110011000000000011001100001000100100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000100100000001100110000000000110011000000000010001100000000001100110000",
        "INIT_D": "0100011000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000000000010001000010000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000",
        "INIT_E": "0000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100010010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000",
        "INIT_F": "0000001100110000000000110011000000000011001100000000001000100001000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000010001001001100000000001100110000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10446": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10447": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10448": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10449": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10446_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10447_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10448_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10449_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$af074ecb0dcdc84b30e7421186a74927d4008e16\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011000000001100001100000000110001100000000011000011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100",
        "INIT_1": "1001000000001100001100000000110000110000000011000011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100",
        "INIT_2": "0011000000001100001100000000110000010000001001100011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
        "INIT_3": "0011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100",
        "INIT_4": "0010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110010010000000011000011000000001100001100000000110000110000000011000010000000011001",
        "INIT_5": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100",
        "INIT_6": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100",
        "INIT_7": "0001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100",
        "INIT_8": "0011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
        "INIT_9": "0011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100",
        "INIT_A": "0010000000011001001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100",
        "INIT_B": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100",
        "INIT_C": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100",
        "INIT_D": "0001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100",
        "INIT_E": "0011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10470": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10471": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10472": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10473": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10470_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10471_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10472_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10473_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$b13285c16a4f87392e621cae6c535071c1226ac1\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
        "INIT_1": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00",
        "INIT_2": "xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00",
        "INIT_3": "xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
        "INIT_4": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
        "INIT_5": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00",
        "INIT_6": "xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00",
        "INIT_7": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
        "INIT_8": "xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10",
        "INIT_9": "xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
        "INIT_A": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
        "INIT_B": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00",
        "INIT_C": "xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00",
        "INIT_D": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
        "INIT_E": "xx00xx01xx01xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10478": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10479": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10480": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10481": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10478_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10479_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10480_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10481_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$ba575135a8a1c5185134fda19983539300f57c02\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1100000110010111110100101101001111100000101010111111000010000110111100011000011111110000111101111101000001000011111000010100101111110010111110111110000010101011111000000110001111100001101111111110000011001011110100000100001111110000010111111101001101001011",
        "INIT_1": "1101001100000111111000000101100111010001001001111110001000001011111100001000011111100001100111111110000011110011110100000100001111000000100101111100000011010011110000101000001111001000110000111101000011110011110001001100001111100001111100110110100001000011",
        "INIT_2": "1110000111100111110100000100001111110000010111111101001001111011110000101000101111000000110100111101000011001011111000001101001111000000010000111100000001101011110000001101001111010000110100111001010010100011110000001101001111000000111000111110000011100011",
        "INIT_3": "1110000011001011111000001111011111000010010000111100000011011111110001001101001111000000001000111110000010010111110001001100001111000101011110111111000011110111011110000101011111000100110000111111001100100111111000100000101111000000110000101110000011001011",
        "INIT_4": "1100000010010111111000010011001111011001100100111101000001000011110100000111111111000000100101111101000011011011101101001010101111000000111010111101100110010011111100011111011111010000000001111101000011000001110100100111101111100000101010111111000010000111",
        "INIT_5": "1110001000001011111100001000011111100001101111111100000000101111111100001111011101111000010101111110010011100011110100001101001111000010100010111111000010000110110110011010011111100001111001111100001001000011110100001100011111010010011100111100001010001011",
        "INIT_6": "1100000011110011110100011000011110010100100000111100000110111111110011001110001111100001111001111100000001000011110100011100000111011000110100111100000010100011110100001000011111000000110000111110000011110011110100000100001111000000111000111110000110010111",
        "INIT_7": "0111100001000111110001100111101111110000110100111110001010101011111100001000011011110011100000111110000111100111110000000100001111000000110001111111000011010011110000001010001111010000100001111100000011000011110000001110001111010000010000111100000011000011",
        "INIT_8": "1110000111100111110100000100001111100100010110011111001001110011110000111000101111100010000011111100000011101011111100001111011111000000010000111101000011010111110001000111101111100000000010111100000011101011111000011010111111011001100100111110000001001011",
        "INIT_9": "1110000010000111111000011110011111010000010000111100000010010111111100100111001111000000101000111110000011000011111100001100101111000001111000111100010001000011110000001101001111100000111000111101100011010011100101101010001111000000110000111100000101101011",
        "INIT_A": "1100100011000011111000011010111111110001111101111100000001000011110100011101011111000100110000111110001100100011110000001101001111100001100111111100100111100111111000001110011101101000000101111101000111100011110100001101001111000010100010111110000011000010",
        "INIT_B": "1110000010101011111100001000011111000000100100111100000001111111110001000100001111010001110101111101000011000011110100100111101110110100101010111110000110111111111100001000111111100000111000111101000000010011110001001100000111110010011100111100001010001011",
        "INIT_C": "1101001001101111111000000000101111000000110000111110001011101011110110011001001111100000010010110110100101000011110000100111001111010000110100111110000010101011111100001000011011000000111001111110000111100111110000000101001111010000110101111111000011111011",
        "INIT_D": "1101000011000111110000100111101111010000110110111001011010001011110100001100001111011000111100111111000011110111110100000100001111110000010011011101000110001111111000000000101111001000110000111110001011101011111000011110011111000100010000111101000011010111",
        "INIT_E": "1110000111100111011010010100001111000010111110111101000011010011111000001010101111110000100001101110000011001111111100100000111111000100010000111101000111010111110100001101001111000011100010111100000011000011110100111101011111000000111000111100000000010011",
        "INIT_F": "1110000011100111110100001100111111010000010100111111000011100101110100001101001111000000101000111110000011000011110100001100001111110000111101111100000001000011110000001001011111000110011010111100000010000011111100001000011111010001001110111100100011110011",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10490": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10491": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10492": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10493": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10490_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10491_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10492_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10493_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$bcc8efd255083152df15e1b9e23b21593ad1909b\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000111010000000110011110101100010001101001011011101111000001100000011100000111100100110000001000100110100011100000011110010111011001110000010100100110000001100100011000000110000001111000111100000110000000100100011100010110110001101000011010000110000101010",
        "INIT_1": "0100110000001100001011010101100000011001000010000000110000011100111011010000111100001110000111100001110000000101010111000000110110001111000011110000110000101000010011110101100000001110011110100000111000011110010011010000010000001110111000011100111110000110",
        "INIT_2": "0010011100010101110011001111001110001101101001110000110000001000100011110101100010001111010110000000111100011111010011010000010000001110101001001000110100001101000011100010101001001111010110001000111000101100101011010100100100001101000001001100111110110101",
        "INIT_3": "0000111100011111010011010000010001001111101001001000110110100111000011100010101001001111010110001100111000101100000011100001111000001101000001001100111110110101110011000000110000001100000010000000110000001100000011000101100110111100000011000000111000011110",
        "INIT_4": "0000111100001111010011110010110000001100000001010100111000101110000011010000110110001100000010000100111100111111000011101000010010001110001011000100110000000100100011000001110011001110000011011000110100001101000110010010100010001101110000111000111001011001",
        "INIT_5": "0000110000001100000011100010110101011100000011011000110000000101000011000000110001001101000111000000110000001000110011000000110001001100001011001100110000001110000011110001111100100111000101010100110000001101100011010000110100001100000010101000110101011000",
        "INIT_6": "1000110000001000001011000000110011001100110100111000111110100100010011010000010000001110100101110110110100011100000011010000110110011001001010100001111000001100100011100010111000001110000011101000110100010101000011010001110100001110000111101100110000101010",
        "INIT_7": "0101110000001101000011000000101010001100000011001000110101111010111011000000111000001110000111110010011100010100010011110011110010001100000011000000110000001000100011110011110110001101000111010000111010100100000011010001010110001101000011000000111000001111",
        "INIT_8": "0100111110100100010011010001110000001101000011011001101100101000110011100010110010101100000011110000111000011111010111000000010001001101001111001000111110000111000011000000100011001111011110001100111000101100010011110001111000001100000101010000110001001001",
        "INIT_9": "0100111000011111011001110000010001001101000111000000110100001101000011000000100001001111111100001010110000001110000011100000111000001101010100001000111010110101000011010000110100001100001010101000110000011100000011000000110011001100000011100000110101010000",
        "INIT_A": "0000111010100100000011000000110100001100000001000000110100011100000011010001110100001110000010001000110000011100110011010001110000001110000011100000110000010101100011101011010101001101000111000000110000001000101011000000110011001101000111011100111000101100",
        "INIT_B": "1000111000101100100011110011110100001111101101000100110100010100100111100010110100001111001111110000111000001010100011110010110001011110101001011000111100001100010011010000010000001111010110000000110010100110100011000000110000011001000010000000110000001111",
        "INIT_C": "0010110000001010010011000000110000001100000011110001111000001111000011000000010010001100000011010100110000001110100011000000100001001100000011000000110000001111010011000000110000011100001011100010011000000100010011010000110000001100000011000110110000001010",
        "INIT_D": "0000110000001110000011100000101010001100000011000000110000101101010011000000110000001100000001000000110000011100000011000000111010001101000011010011100100001010000011000010110101001100000011000001111000001111000011000000010010001100000011001000110100001101",
        "INIT_E": "1000110000011101010011000010110000001100000010001100110000001100000011000001111010001100000011000000110100001101001001100001010101001100001011000000110000001100000011100000101010001100000011001000110000001100000011010000110100001100000001000000110000011100",
        "INIT_F": "0000110000000100100011000000110101001100001011001001110000001101000110010000100000001100000011111100110000001100001011000000111001001100000001000100110000001100100111000000110100001100000010001100110000001100000011000001111000101100000011100100110000000100",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10498": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10499": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10500": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10501": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10498_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10499_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10500_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10501_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$c230fbdb55ae097e790a7714545aef12c5172317\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100",
        "INIT_1": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100",
        "INIT_2": "0001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100",
        "INIT_3": "0011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
        "INIT_4": "0011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100",
        "INIT_5": "0010000000011001001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100",
        "INIT_6": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100",
        "INIT_7": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100",
        "INIT_8": "0001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100",
        "INIT_9": "0011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
        "INIT_A": "0011000000001100001100000000110010010000000011000011000000001100001100000000110000110000000011000010000000011001001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100",
        "INIT_B": "0011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100",
        "INIT_C": "0011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000110000000001100",
        "INIT_D": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100100100000000110000110000000011000011000000001100",
        "INIT_E": "0001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100001100000000110000110000000011000001000000100110",
        "INIT_F": "0011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110010010000000011000011000000001100001100000000110000110000000011000010000000011001001100000000110000110000000011000011000000001100",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10438": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10439": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10440": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10441": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10438_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10439_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10440_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10441_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$d9a4a462904962885ca1517328ebb7c3f476243a\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011110011100101011110001010010000110000001100000111000001010000001101001011000000110000000110100011000000100000001100001011000010111100111100100011000000110000001101001001000001110100011100001011100010110000001100001011001010100001000010001111000000110011",
        "INIT_1": "0011000000100010111111001010010110110000101100000011010000110001011101000100010100110000001100010011110011011011101110001110000010111000100110100011000000100111011110001010010100110000011100011001001011010001101101011101101010110000000110000111000011100010",
        "INIT_2": "1011000010011010011100001110001010110100110011110011110001110010011110001011000100110100100100000011110010011011001111011101101010110000001100100010100100100010001100000011001001111000101001010011000000110001011101000101000010111100010110101011000000011010",
        "INIT_3": "0011110010011011101101011101101010110000011000100011001000110000001100000011001001111000101001010011000000110001000100100001000110110100010110101011000000011010001100000010001011111100101001011011000010110011001100000111000111110100110100001011100001011010",
        "INIT_4": "0011000010010001011101000111000001111010101100001011100000110000001000010010000010110000101100100011010000110001001101000011000000110001000100000011010001110000001110000011000000110000101000001011101000110000001101000110011100110100001100011011010010010000",
        "INIT_5": "0011100000110000011101000111000000010010000100001011010010110001001100000011000000110000001000000011001000110000001111001011000000110000011100000111010100010000001101000011000110110000001100010011100000100000101101000011000000110000101100100011110010110000",
        "INIT_6": "1011001000110000101110001011001000110100001100011011000011010000001101000101100100110000001100000011010011100000001100100011000011111100000011010011000001110000011111001001000001110000010110010011001001110000001100000110000000111100101100010011000000110000",
        "INIT_7": "1011100010100010101100001011000001111000111100100011000000110000111101001001000000110100001100010011000000110000001110001010001001110000011100100011100010110000001100001111000000110000110100010011100010110000001101000111000100110000001100001110111111100000",
        "INIT_8": "1011000010110010001100000010000000110010001100001011100000100111011101000011000101110000010001010011010001110001101101000110010010111000010010001011000010011010001110000011001001111000110011100011010000110001000101100001000100111100011100010011000000011000",
        "INIT_9": "0111000001100100001100000011000000110000001000000011001000110000001111001011001011110000110110100011000111010000001100000111000101110000111100011011000010011010011000010010000010110010101100000011100010100100001100000011001001110101000100000111000001100101",
        "INIT_A": "0111010000010000001100000011000000110100011100000011100001100010001110000011000010110000101100000011100010100100011100000100111110010110110100010011110001100101101110000011000001110000001000000011001000110000011111001011000001110000010011111011010011010001",
        "INIT_B": "0111100011110011011100001101000001111000011001111011011011110001101100001010010011100001111000001111000011100101011110001111001100110000010110101111010010010000111110000111000010111000001001010011000011001010011101000011000000110000001100000011000000110000",
        "INIT_C": "0011000000110001001110000011000000110000001100000001001000010000001101000011001000110000001100000011000000100000111100000011000000111000001100000011000000110000001100000001000010110000000110000011001000110000001100000010000000111100101100100111000001110011",
        "INIT_D": "0010000100100000001100000011000000111100101100000011001000110000001101000001000000110100111100000011100100110000001100000010000000111100001100000011000000110001001100100011000000110100000100000011100000110000001101000011001000110000011000000011110000110000",
        "INIT_E": "0011100010110000001100100010000010110100001100000011010001110000001100010011000001110000000100000011100000110000001100000011000000110010001000001011010000110000001100000011000000111100101100000111000010010000001110000011000000110100011100000011100100110000",
        "INIT_F": "1011010000110000001100000011000000110000001000000111100000110000001100000011001000110000001100000011010000010000101100000011000100110000001100000011100011100000011100001011000000110000001100100011010001110000001100010011000000010010000100010011000000110000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10506": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10507": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10508": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10509": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10506_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10507_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10508_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10509_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$f4a1e17125fdafa30d766876e6d5ab556f01fb8b\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
        "INIT_1": "0000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100",
        "INIT_2": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100",
        "INIT_3": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100",
        "INIT_4": "0000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100",
        "INIT_5": "0000110000001000000011000000110000001100000011000000110000001100000011000000110000100110000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
        "INIT_6": "0000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
        "INIT_7": "0010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100",
        "INIT_8": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100",
        "INIT_9": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100",
        "INIT_A": "0000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000110000100110000001000000110000001100000011000000110000001100000010000000110000001100",
        "INIT_B": "0000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
        "INIT_C": "0000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
        "INIT_D": "0000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100",
        "INIT_E": "0000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100",
        "INIT_F": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10434": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10435": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10436": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10437": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$10434_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$10435_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$10436_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$10437_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$126": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$129": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001110",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001111",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010000",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010100",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$246": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$247": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797$249": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805$251": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809$252": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$100": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$105": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069$257": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071$258": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077$259": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081$260": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933$253": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935$254": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941$255": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945$256": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "vsd_mini_fpga": {
      "attributes": {
        "hdlname": "vsd_mini_fpga",
        "top": "00000000000000000000000000000001",
        "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:21.1-1666.10"
      },
      "ports": {
        "clk12": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "serial_rx": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "serial_tx": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "bus_errors_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "E": [ 6 ],
            "Q": [ 7 ]
          }
        },
        "bus_errors_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "E": [ 6 ],
            "Q": [ 9 ]
          }
        },
        "bus_errors_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 10 ],
            "E": [ 6 ],
            "Q": [ 11 ]
          }
        },
        "bus_errors_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 12 ],
            "O": [ 10 ]
          }
        },
        "bus_errors_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 13 ],
            "CO": [ 12 ],
            "I0": [ "0" ],
            "I1": [ 14 ]
          }
        },
        "bus_errors_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "E": [ 6 ],
            "Q": [ 14 ]
          }
        },
        "bus_errors_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 13 ],
            "O": [ 15 ]
          }
        },
        "bus_errors_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 16 ],
            "CO": [ 13 ],
            "I0": [ "0" ],
            "I1": [ 17 ]
          }
        },
        "bus_errors_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 18 ],
            "E": [ 6 ],
            "Q": [ 17 ]
          }
        },
        "bus_errors_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 16 ],
            "O": [ 18 ]
          }
        },
        "bus_errors_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 19 ],
            "CO": [ 16 ],
            "I0": [ "0" ],
            "I1": [ 20 ]
          }
        },
        "bus_errors_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 21 ],
            "E": [ 6 ],
            "Q": [ 20 ]
          }
        },
        "bus_errors_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 20 ],
            "I3": [ 19 ],
            "O": [ 21 ]
          }
        },
        "bus_errors_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 22 ],
            "CO": [ 19 ],
            "I0": [ "0" ],
            "I1": [ 23 ]
          }
        },
        "bus_errors_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 24 ],
            "E": [ 6 ],
            "Q": [ 23 ]
          }
        },
        "bus_errors_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 23 ],
            "I3": [ 22 ],
            "O": [ 24 ]
          }
        },
        "bus_errors_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 25 ],
            "CO": [ 22 ],
            "I0": [ "0" ],
            "I1": [ 26 ]
          }
        },
        "bus_errors_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 27 ],
            "E": [ 6 ],
            "Q": [ 26 ]
          }
        },
        "bus_errors_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 25 ],
            "O": [ 27 ]
          }
        },
        "bus_errors_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 25 ],
            "I0": [ "0" ],
            "I1": [ 29 ]
          }
        },
        "bus_errors_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 30 ],
            "E": [ 6 ],
            "Q": [ 29 ]
          }
        },
        "bus_errors_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 29 ],
            "I3": [ 28 ],
            "O": [ 30 ]
          }
        },
        "bus_errors_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 31 ],
            "CO": [ 28 ],
            "I0": [ "0" ],
            "I1": [ 32 ]
          }
        },
        "bus_errors_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 33 ],
            "E": [ 6 ],
            "Q": [ 32 ]
          }
        },
        "bus_errors_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 31 ],
            "O": [ 33 ]
          }
        },
        "bus_errors_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 34 ],
            "CO": [ 31 ],
            "I0": [ "0" ],
            "I1": [ 35 ]
          }
        },
        "bus_errors_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 36 ],
            "E": [ 6 ],
            "Q": [ 35 ]
          }
        },
        "bus_errors_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 36 ]
          }
        },
        "bus_errors_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 37 ],
            "CO": [ 34 ],
            "I0": [ "0" ],
            "I1": [ 38 ]
          }
        },
        "bus_errors_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 39 ],
            "E": [ 6 ],
            "Q": [ 38 ]
          }
        },
        "bus_errors_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 38 ],
            "I3": [ 37 ],
            "O": [ 39 ]
          }
        },
        "bus_errors_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 40 ],
            "CO": [ 37 ],
            "I0": [ "0" ],
            "I1": [ 41 ]
          }
        },
        "bus_errors_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 9 ],
            "I3": [ 42 ],
            "O": [ 8 ]
          }
        },
        "bus_errors_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 43 ],
            "CO": [ 42 ],
            "I0": [ "0" ],
            "I1": [ 44 ]
          }
        },
        "bus_errors_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "E": [ 6 ],
            "Q": [ 44 ]
          }
        },
        "bus_errors_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 46 ],
            "E": [ 6 ],
            "Q": [ 41 ]
          }
        },
        "bus_errors_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 40 ],
            "O": [ 46 ]
          }
        },
        "bus_errors_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 47 ],
            "CO": [ 40 ],
            "I0": [ "0" ],
            "I1": [ 48 ]
          }
        },
        "bus_errors_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 49 ],
            "E": [ 6 ],
            "Q": [ 48 ]
          }
        },
        "bus_errors_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 47 ],
            "O": [ 49 ]
          }
        },
        "bus_errors_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 50 ],
            "CO": [ 47 ],
            "I0": [ "0" ],
            "I1": [ 51 ]
          }
        },
        "bus_errors_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 52 ],
            "E": [ 6 ],
            "Q": [ 51 ]
          }
        },
        "bus_errors_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 50 ],
            "O": [ 52 ]
          }
        },
        "bus_errors_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 53 ],
            "CO": [ 50 ],
            "I0": [ "0" ],
            "I1": [ 54 ]
          }
        },
        "bus_errors_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 55 ],
            "E": [ 6 ],
            "Q": [ 54 ]
          }
        },
        "bus_errors_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 54 ],
            "I3": [ 53 ],
            "O": [ 55 ]
          }
        },
        "bus_errors_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 56 ],
            "CO": [ 53 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "bus_errors_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 58 ],
            "E": [ 6 ],
            "Q": [ 57 ]
          }
        },
        "bus_errors_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 57 ],
            "I3": [ 56 ],
            "O": [ 58 ]
          }
        },
        "bus_errors_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 56 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "bus_errors_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 61 ],
            "E": [ 6 ],
            "Q": [ 60 ]
          }
        },
        "bus_errors_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 60 ],
            "I3": [ 59 ],
            "O": [ 61 ]
          }
        },
        "bus_errors_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 62 ],
            "CO": [ 59 ],
            "I0": [ "0" ],
            "I1": [ 63 ]
          }
        },
        "bus_errors_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 64 ],
            "E": [ 6 ],
            "Q": [ 63 ]
          }
        },
        "bus_errors_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 62 ],
            "O": [ 64 ]
          }
        },
        "bus_errors_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 65 ],
            "CO": [ 62 ],
            "I0": [ "0" ],
            "I1": [ 66 ]
          }
        },
        "bus_errors_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 67 ],
            "E": [ 6 ],
            "Q": [ 66 ]
          }
        },
        "bus_errors_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 66 ],
            "I3": [ 65 ],
            "O": [ 67 ]
          }
        },
        "bus_errors_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 68 ],
            "CO": [ 65 ],
            "I0": [ "0" ],
            "I1": [ 69 ]
          }
        },
        "bus_errors_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 70 ],
            "E": [ 6 ],
            "Q": [ 69 ]
          }
        },
        "bus_errors_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 68 ],
            "O": [ 70 ]
          }
        },
        "bus_errors_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 71 ],
            "CO": [ 68 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "bus_errors_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 73 ],
            "E": [ 6 ],
            "Q": [ 72 ]
          }
        },
        "bus_errors_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 71 ],
            "O": [ 73 ]
          }
        },
        "bus_errors_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 74 ],
            "CO": [ 71 ],
            "I0": [ "0" ],
            "I1": [ 75 ]
          }
        },
        "bus_errors_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 43 ],
            "O": [ 45 ]
          }
        },
        "bus_errors_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 76 ],
            "CO": [ 43 ],
            "I0": [ "0" ],
            "I1": [ 77 ]
          }
        },
        "bus_errors_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 78 ],
            "E": [ 6 ],
            "Q": [ 77 ]
          }
        },
        "bus_errors_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 79 ],
            "E": [ 6 ],
            "Q": [ 75 ]
          }
        },
        "bus_errors_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 79 ]
          }
        },
        "bus_errors_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 80 ],
            "E": [ 6 ],
            "Q": [ 74 ]
          }
        },
        "bus_errors_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 74 ],
            "O": [ 80 ]
          }
        },
        "bus_errors_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 77 ],
            "I3": [ 76 ],
            "O": [ 78 ]
          }
        },
        "bus_errors_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 81 ],
            "CO": [ 76 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "bus_errors_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 83 ],
            "E": [ 6 ],
            "Q": [ 82 ]
          }
        },
        "bus_errors_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 81 ],
            "O": [ 83 ]
          }
        },
        "bus_errors_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 84 ],
            "CO": [ 81 ],
            "I0": [ "0" ],
            "I1": [ 85 ]
          }
        },
        "bus_errors_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 86 ],
            "E": [ 6 ],
            "Q": [ 85 ]
          }
        },
        "bus_errors_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 85 ],
            "I3": [ 84 ],
            "O": [ 86 ]
          }
        },
        "bus_errors_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 87 ],
            "CO": [ 84 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "bus_errors_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 89 ],
            "E": [ 6 ],
            "Q": [ 88 ]
          }
        },
        "bus_errors_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 88 ],
            "I3": [ 87 ],
            "O": [ 89 ]
          }
        },
        "bus_errors_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 90 ],
            "CO": [ 87 ],
            "I0": [ "0" ],
            "I1": [ 91 ]
          }
        },
        "bus_errors_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 92 ],
            "E": [ 6 ],
            "Q": [ 91 ]
          }
        },
        "bus_errors_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 91 ],
            "I3": [ 90 ],
            "O": [ 92 ]
          }
        },
        "bus_errors_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 93 ],
            "CO": [ 90 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "bus_errors_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 95 ],
            "E": [ 6 ],
            "Q": [ 94 ]
          }
        },
        "bus_errors_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 94 ],
            "I3": [ 93 ],
            "O": [ 95 ]
          }
        },
        "bus_errors_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 96 ],
            "CO": [ 93 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "bus_errors_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 98 ],
            "E": [ 6 ],
            "Q": [ 97 ]
          }
        },
        "bus_errors_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 97 ],
            "I3": [ 96 ],
            "O": [ 98 ]
          }
        },
        "bus_errors_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 12 ],
            "CO": [ 96 ],
            "I0": [ "0" ],
            "I1": [ 11 ]
          }
        },
        "bus_errors_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 7 ],
            "I3": [ 99 ],
            "O": [ 5 ]
          }
        },
        "bus_errors_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 42 ],
            "CO": [ 99 ],
            "I0": [ "0" ],
            "I1": [ 9 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 100 ],
            "I2": [ 101 ],
            "I3": [ 102 ],
            "O": [ 6 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 104 ],
            "I2": [ 105 ],
            "I3": [ 106 ],
            "O": [ 100 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 107 ],
            "I1": [ 108 ],
            "I2": [ 109 ],
            "I3": [ 110 ],
            "O": [ 101 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 85 ],
            "I2": [ 88 ],
            "I3": [ 91 ],
            "O": [ 107 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 7 ],
            "I1": [ 9 ],
            "I2": [ 44 ],
            "I3": [ 77 ],
            "O": [ 108 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 20 ],
            "I2": [ 23 ],
            "I3": [ 26 ],
            "O": [ 109 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 97 ],
            "I2": [ 11 ],
            "I3": [ 14 ],
            "O": [ 110 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 48 ],
            "I2": [ 51 ],
            "I3": [ 54 ],
            "O": [ 103 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 32 ],
            "I2": [ 35 ],
            "I3": [ 38 ],
            "O": [ 104 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 72 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 105 ]
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 57 ],
            "I1": [ 60 ],
            "I2": [ 63 ],
            "I3": [ 66 ],
            "O": [ 106 ]
          }
        },
        "count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 111 ],
            "E": [ "1" ],
            "Q": [ 112 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 114 ],
            "E": [ "1" ],
            "Q": [ 115 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 116 ],
            "E": [ "1" ],
            "Q": [ 117 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 117 ],
            "I2": [ "1" ],
            "I3": [ 118 ],
            "O": [ 116 ]
          }
        },
        "count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 119 ],
            "CO": [ 118 ],
            "I0": [ 120 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 121 ],
            "E": [ "1" ],
            "Q": [ 120 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ "1" ],
            "I3": [ 119 ],
            "O": [ 121 ]
          }
        },
        "count_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 122 ],
            "E": [ "1" ],
            "Q": [ 119 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 119 ],
            "O": [ 122 ]
          }
        },
        "count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ "1" ],
            "I3": [ 123 ],
            "O": [ 114 ]
          }
        },
        "count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 123 ],
            "CO": [ 124 ],
            "I0": [ 115 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 123 ],
            "I0": [ 126 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 127 ],
            "E": [ "1" ],
            "Q": [ 126 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ "1" ],
            "I3": [ 125 ],
            "O": [ 127 ]
          }
        },
        "count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 128 ],
            "CO": [ 125 ],
            "I0": [ 129 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 130 ],
            "E": [ "1" ],
            "Q": [ 129 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ "1" ],
            "I3": [ 128 ],
            "O": [ 130 ]
          }
        },
        "count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 131 ],
            "CO": [ 128 ],
            "I0": [ 132 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 133 ],
            "E": [ "1" ],
            "Q": [ 132 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 132 ],
            "I2": [ "1" ],
            "I3": [ 131 ],
            "O": [ 133 ]
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 134 ],
            "CO": [ 131 ],
            "I0": [ 135 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 135 ],
            "I2": [ "1" ],
            "I3": [ 134 ],
            "O": [ 136 ]
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 137 ],
            "O": [ 135 ]
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 136 ],
            "E": [ "1" ],
            "Q": [ 137 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 138 ],
            "E": [ "1" ],
            "Q": [ 139 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 139 ],
            "I2": [ "1" ],
            "I3": [ 140 ],
            "O": [ 138 ]
          }
        },
        "count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 140 ],
            "CO": [ 134 ],
            "I0": [ 139 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 141 ],
            "CO": [ 140 ],
            "I0": [ 142 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 143 ],
            "E": [ "1" ],
            "Q": [ 142 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 142 ],
            "I2": [ "1" ],
            "I3": [ 141 ],
            "O": [ 143 ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 144 ],
            "CO": [ 141 ],
            "I0": [ 145 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ "1" ],
            "I3": [ 144 ],
            "O": [ 146 ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 147 ],
            "O": [ 145 ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 146 ],
            "E": [ "1" ],
            "Q": [ 147 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 148 ],
            "I2": [ 149 ],
            "I3": [ 150 ],
            "O": [ 151 ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 152 ],
            "E": [ "1" ],
            "Q": [ 149 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 149 ],
            "O": [ 153 ]
          }
        },
        "count_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 154 ],
            "E": [ "1" ],
            "Q": [ 155 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 155 ],
            "I2": [ "1" ],
            "I3": [ 156 ],
            "O": [ 154 ]
          }
        },
        "count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 156 ],
            "CO": [ 144 ],
            "I0": [ 155 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 157 ],
            "CO": [ 156 ],
            "I0": [ 158 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 159 ],
            "E": [ "1" ],
            "Q": [ 158 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 158 ],
            "I2": [ "1" ],
            "I3": [ 157 ],
            "O": [ 159 ]
          }
        },
        "count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 160 ],
            "CO": [ 157 ],
            "I0": [ 161 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 162 ],
            "E": [ "1" ],
            "Q": [ 161 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 161 ],
            "I2": [ "1" ],
            "I3": [ 160 ],
            "O": [ 162 ]
          }
        },
        "count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 118 ],
            "CO": [ 160 ],
            "I0": [ 117 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ "1" ],
            "I3": [ 163 ],
            "O": [ 111 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 163 ],
            "CO": [ 164 ],
            "I0": [ 112 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 164 ],
            "CO": [ 165 ],
            "I0": [ 166 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 165 ],
            "CO": [ 167 ],
            "I0": [ 168 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 167 ],
            "CO": [ 169 ],
            "I0": [ 153 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 170 ],
            "I1": [ "0" ],
            "I2": [ "1" ],
            "I3": [ 169 ],
            "O": [ 171 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ "1" ],
            "I3": [ 167 ],
            "O": [ 152 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 168 ],
            "I2": [ "1" ],
            "I3": [ 165 ],
            "O": [ 172 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 148 ],
            "O": [ 168 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 172 ],
            "E": [ "1" ],
            "Q": [ 148 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ "1" ],
            "I3": [ 164 ],
            "O": [ 173 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 150 ],
            "O": [ 166 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 173 ],
            "E": [ "1" ],
            "Q": [ 150 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 124 ],
            "CO": [ 163 ],
            "I0": [ 174 ],
            "I1": [ "1" ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 174 ],
            "I2": [ "1" ],
            "I3": [ 124 ],
            "O": [ 175 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 176 ],
            "O": [ 174 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 175 ],
            "E": [ "1" ],
            "Q": [ 176 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 137 ],
            "I1": [ 170 ],
            "I2": [ 119 ],
            "I3": [ 176 ],
            "O": [ 177 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 171 ],
            "E": [ "1" ],
            "Q": [ 170 ],
            "R": [ 113 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 151 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 102 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 180 ],
            "I2": [ 181 ],
            "I3": [ 182 ],
            "O": [ 183 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 185 ],
            "I2": [ 186 ],
            "I3": [ 187 ],
            "O": [ 188 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 189 ],
            "I2": [ 190 ],
            "I3": [ 191 ],
            "O": [ 178 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 161 ],
            "I2": [ 117 ],
            "I3": [ 120 ],
            "O": [ 189 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 115 ],
            "I2": [ 126 ],
            "I3": [ 129 ],
            "O": [ 190 ]
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 132 ],
            "I1": [ 139 ],
            "I2": [ 142 ],
            "I3": [ 155 ],
            "O": [ 191 ]
          }
        },
        "cpu_rst_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "E": [ 193 ],
            "Q": [ 194 ]
          }
        },
        "cpu_rst_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 194 ],
            "I2": [ 195 ],
            "I3": [ 196 ],
            "O": [ 197 ]
          }
        },
        "cpu_rst_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 75 ],
            "I1": [ 198 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 196 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 201 ],
            "I3": [ 195 ],
            "O": [ 193 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 202 ],
            "I3": [ 203 ],
            "O": [ 201 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 202 ],
            "I2": [ 204 ],
            "I3": [ 205 ],
            "O": [ 206 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 207 ],
            "I1": [ 208 ],
            "I2": [ 209 ],
            "I3": [ 210 ],
            "O": [ 202 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 203 ],
            "I3": [ 212 ],
            "O": [ 213 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 195 ],
            "I3": [ 213 ],
            "O": [ 215 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 216 ],
            "I3": [ 217 ],
            "O": [ 218 ]
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 220 ],
            "I3": [ 204 ],
            "O": [ 203 ]
          }
        },
        "csr_bankarray_csrbank0_scratch0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 201 ],
            "I3": [ 199 ],
            "O": [ 221 ]
          }
        },
        "csr_bankarray_csrbank1_en0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 222 ],
            "I3": [ 200 ],
            "O": [ 223 ]
          }
        },
        "csr_bankarray_csrbank1_en0_re_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 220 ],
            "I3": [ 224 ],
            "O": [ 222 ]
          }
        },
        "csr_bankarray_csrbank1_en0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 205 ],
            "I3": [ 225 ],
            "O": [ 226 ]
          }
        },
        "csr_bankarray_csrbank1_en0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 227 ],
            "I2": [ 210 ],
            "I3": [ 204 ],
            "O": [ 224 ]
          }
        },
        "csr_bankarray_csrbank1_ev_enable0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 222 ],
            "I3": [ 228 ],
            "O": [ 229 ]
          }
        },
        "csr_bankarray_csrbank1_ev_enable0_re_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 230 ],
            "I2": [ 231 ],
            "I3": [ 232 ],
            "O": [ 228 ]
          }
        },
        "csr_bankarray_csrbank1_ev_pending_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 222 ],
            "I3": [ 234 ],
            "O": [ 235 ]
          }
        },
        "csr_bankarray_csrbank1_load0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 222 ],
            "I3": [ 195 ],
            "O": [ 236 ]
          }
        },
        "csr_bankarray_csrbank1_reload0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 222 ],
            "I3": [ 199 ],
            "O": [ 237 ]
          }
        },
        "csr_bankarray_csrbank1_update_value0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 222 ],
            "I3": [ 238 ],
            "O": [ 239 ]
          }
        },
        "csr_bankarray_csrbank2_ev_enable0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 240 ],
            "I3": [ 241 ],
            "O": [ 242 ]
          }
        },
        "csr_bankarray_csrbank2_ev_enable0_re_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 203 ],
            "I3": [ 212 ],
            "O": [ 241 ]
          }
        },
        "csr_bankarray_csrbank2_ev_pending_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 243 ],
            "I3": [ 241 ],
            "O": [ 244 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 245 ],
            "Q": [ 246 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 247 ],
            "Q": [ 248 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 250 ],
            "I2": [ 251 ],
            "I3": [ 252 ],
            "O": [ 247 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 254 ],
            "O": [ 252 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 255 ],
            "Q": [ 256 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 258 ],
            "I2": [ 259 ],
            "I3": [ 260 ],
            "O": [ 255 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 261 ],
            "Q": [ 262 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 250 ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 261 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 266 ],
            "I3": [ 233 ],
            "O": [ 267 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 230 ],
            "I3": [ 268 ],
            "O": [ 263 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 269 ],
            "I2": [ 270 ],
            "I3": [ 271 ],
            "O": [ 264 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 249 ],
            "I2": [ 269 ],
            "I3": [ 273 ],
            "O": [ 265 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 232 ],
            "I1": [ 274 ],
            "I2": [ 269 ],
            "I3": [ 270 ],
            "O": [ 195 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 268 ],
            "I3": [ 204 ],
            "O": [ 270 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 275 ],
            "Q": [ 276 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 278 ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 275 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 230 ],
            "I2": [ 268 ],
            "I3": [ 279 ],
            "O": [ 277 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 266 ],
            "I3": [ 258 ],
            "O": [ 278 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 280 ],
            "Q": [ 281 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 258 ],
            "I2": [ 282 ],
            "I3": [ 283 ],
            "O": [ 280 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 231 ],
            "I2": [ 269 ],
            "I3": [ 271 ],
            "O": [ 260 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 268 ],
            "I3": [ 204 ],
            "O": [ 258 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 269 ],
            "I3": [ 284 ],
            "O": [ 282 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 249 ],
            "I2": [ 285 ],
            "I3": [ 286 ],
            "O": [ 283 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 263 ],
            "I2": [ 285 ],
            "I3": [ 232 ],
            "O": [ 200 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 268 ],
            "I3": [ 285 ],
            "O": [ 271 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 204 ],
            "O": [ 249 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 266 ],
            "I1": [ 233 ],
            "I2": [ 268 ],
            "I3": [ 204 ],
            "O": [ 231 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 266 ],
            "I2": [ 233 ],
            "I3": [ 204 ],
            "O": [ 285 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 249 ],
            "I2": [ 267 ],
            "I3": [ 231 ],
            "O": [ 286 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 287 ],
            "Q": [ 288 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 271 ],
            "I2": [ 265 ],
            "I3": [ 289 ],
            "O": [ 287 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 284 ],
            "I2": [ 253 ],
            "I3": [ 254 ],
            "O": [ 289 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 230 ],
            "I3": [ 267 ],
            "O": [ 284 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 268 ],
            "I2": [ 274 ],
            "I3": [ 279 ],
            "O": [ 253 ]
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 250 ],
            "I2": [ 290 ],
            "I3": [ 291 ],
            "O": [ 245 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 292 ],
            "Q": [ 293 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 197 ],
            "Q": [ 294 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 295 ],
            "Q": [ 296 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 297 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 295 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 298 ],
            "E": [ 221 ],
            "Q": [ 297 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 300 ],
            "O": [ 298 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 301 ],
            "Q": [ 302 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 303 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 301 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 304 ],
            "Q": [ 305 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 306 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 304 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 307 ],
            "E": [ 221 ],
            "Q": [ 306 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 308 ],
            "O": [ 307 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 309 ],
            "Q": [ 310 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 311 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 309 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 312 ],
            "Q": [ 313 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 314 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 312 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 315 ],
            "E": [ 221 ],
            "Q": [ 314 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 316 ],
            "O": [ 315 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 317 ],
            "Q": [ 318 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 319 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 317 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 320 ],
            "Q": [ 321 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 322 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 320 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 323 ],
            "Q": [ 324 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 325 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 323 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 326 ],
            "Q": [ 327 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 328 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 326 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 221 ],
            "Q": [ 328 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 330 ],
            "O": [ 329 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 331 ],
            "Q": [ 332 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 333 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 331 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 334 ],
            "Q": [ 335 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 336 ],
            "Q": [ 337 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 14 ],
            "I1": [ 338 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 336 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 339 ],
            "E": [ 221 ],
            "Q": [ 338 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 340 ],
            "O": [ 339 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 341 ],
            "Q": [ 342 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 343 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 341 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 344 ],
            "E": [ 221 ],
            "Q": [ 343 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 345 ],
            "O": [ 344 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 346 ],
            "Q": [ 347 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 97 ],
            "I1": [ 348 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 346 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 349 ],
            "Q": [ 350 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 351 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 349 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 352 ],
            "Q": [ 353 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 91 ],
            "I1": [ 354 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 352 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 355 ],
            "Q": [ 356 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 357 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 355 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 358 ],
            "E": [ 221 ],
            "Q": [ 357 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 359 ],
            "O": [ 358 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 360 ],
            "Q": [ 361 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 362 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 360 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 363 ],
            "Q": [ 364 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 365 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 363 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 366 ],
            "Q": [ 367 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 368 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 366 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 369 ],
            "E": [ 221 ],
            "Q": [ 368 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 370 ],
            "O": [ 369 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 371 ],
            "Q": [ 372 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 373 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 371 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 374 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 334 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 375 ],
            "Q": [ 376 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 377 ],
            "Q": [ 378 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 9 ],
            "I1": [ 379 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 377 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 380 ],
            "Q": [ 381 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 7 ],
            "I1": [ 382 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 380 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 383 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 375 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 384 ],
            "E": [ 221 ],
            "Q": [ 383 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 385 ],
            "O": [ 384 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 386 ],
            "Q": [ 387 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 388 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 386 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 389 ],
            "E": [ 221 ],
            "Q": [ 388 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 390 ],
            "O": [ 389 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 391 ],
            "Q": [ 392 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 393 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 391 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 394 ],
            "E": [ 221 ],
            "Q": [ 393 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 395 ],
            "O": [ 394 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 396 ],
            "Q": [ 397 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 60 ],
            "I1": [ 398 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 396 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 399 ],
            "E": [ 221 ],
            "Q": [ 398 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 400 ],
            "O": [ 399 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 401 ],
            "Q": [ 179 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 57 ],
            "I1": [ 402 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 401 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 403 ],
            "Q": [ 404 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 405 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 403 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 406 ],
            "Q": [ 407 ],
            "R": [ 206 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 408 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 406 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 409 ],
            "E": [ 221 ],
            "Q": [ 408 ]
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 410 ],
            "O": [ 409 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 411 ],
            "Q": [ 412 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 413 ],
            "Q": [ 414 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 415 ],
            "Q": [ 416 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 417 ],
            "I2": [ 195 ],
            "I3": [ 418 ],
            "O": [ 415 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 418 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 421 ],
            "Q": [ 422 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 199 ],
            "I3": [ 424 ],
            "O": [ 421 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 425 ],
            "I1": [ 426 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 424 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 427 ],
            "Q": [ 428 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 429 ],
            "I2": [ 199 ],
            "I3": [ 430 ],
            "O": [ 427 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 430 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 433 ],
            "Q": [ 434 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 435 ],
            "I2": [ 199 ],
            "I3": [ 436 ],
            "O": [ 433 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 437 ],
            "I1": [ 438 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 436 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 439 ],
            "Q": [ 440 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 441 ],
            "I2": [ 199 ],
            "I3": [ 442 ],
            "O": [ 439 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 443 ],
            "I1": [ 444 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 442 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 445 ],
            "Q": [ 446 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 447 ],
            "I2": [ 195 ],
            "I3": [ 448 ],
            "O": [ 445 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 449 ],
            "I1": [ 450 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 448 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 451 ],
            "Q": [ 452 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 453 ],
            "I2": [ 195 ],
            "I3": [ 454 ],
            "O": [ 451 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 455 ],
            "I1": [ 456 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 454 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 457 ],
            "Q": [ 458 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 459 ],
            "I2": [ 199 ],
            "I3": [ 460 ],
            "O": [ 457 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 460 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 463 ],
            "Q": [ 464 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 465 ],
            "I2": [ 195 ],
            "I3": [ 466 ],
            "O": [ 463 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 468 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 466 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 469 ],
            "Q": [ 470 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 471 ],
            "I2": [ 199 ],
            "I3": [ 472 ],
            "O": [ 469 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 473 ],
            "I1": [ 474 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 472 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 475 ],
            "I2": [ 195 ],
            "I3": [ 476 ],
            "O": [ 413 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 478 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 476 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 479 ],
            "Q": [ 480 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 481 ],
            "Q": [ 482 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 483 ],
            "I2": [ 195 ],
            "I3": [ 484 ],
            "O": [ 481 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 486 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 484 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 487 ],
            "Q": [ 488 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 489 ],
            "I2": [ 199 ],
            "I3": [ 490 ],
            "O": [ 487 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 491 ],
            "I1": [ 492 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 490 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 493 ],
            "Q": [ 494 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 199 ],
            "I3": [ 496 ],
            "O": [ 493 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 498 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 496 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 499 ],
            "Q": [ 500 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 501 ],
            "I2": [ 195 ],
            "I3": [ 502 ],
            "O": [ 499 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 504 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 502 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 505 ],
            "Q": [ 506 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 507 ],
            "I2": [ 199 ],
            "I3": [ 508 ],
            "O": [ 505 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 510 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 508 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 511 ],
            "Q": [ 512 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 513 ],
            "I2": [ 195 ],
            "I3": [ 514 ],
            "O": [ 511 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 516 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 514 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 517 ],
            "Q": [ 518 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 519 ],
            "I2": [ 199 ],
            "I3": [ 520 ],
            "O": [ 517 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 522 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 520 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 523 ],
            "Q": [ 524 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 525 ],
            "I2": [ 195 ],
            "I3": [ 526 ],
            "O": [ 523 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 527 ],
            "I1": [ 528 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 526 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 529 ],
            "Q": [ 530 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 531 ],
            "I2": [ 199 ],
            "I3": [ 532 ],
            "O": [ 529 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 534 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 532 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 535 ],
            "Q": [ 536 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 195 ],
            "I3": [ 538 ],
            "O": [ 535 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 540 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 538 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 541 ],
            "I2": [ 199 ],
            "I3": [ 542 ],
            "O": [ 479 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 544 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 542 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 545 ],
            "Q": [ 546 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 547 ],
            "Q": [ 548 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 549 ],
            "I2": [ 199 ],
            "I3": [ 550 ],
            "O": [ 547 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 550 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 553 ],
            "Q": [ 554 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 555 ],
            "I2": [ 195 ],
            "I3": [ 556 ],
            "O": [ 553 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 558 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 556 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 559 ],
            "I2": [ 199 ],
            "I3": [ 560 ],
            "O": [ 545 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 562 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 560 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 563 ],
            "Q": [ 564 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 565 ],
            "I2": [ 199 ],
            "I3": [ 566 ],
            "O": [ 563 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 568 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 566 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 569 ],
            "Q": [ 570 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 571 ],
            "I2": [ 199 ],
            "I3": [ 572 ],
            "O": [ 569 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 574 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 572 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 575 ],
            "Q": [ 576 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 577 ],
            "I2": [ 199 ],
            "I3": [ 578 ],
            "O": [ 575 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 579 ],
            "I1": [ 580 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 578 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 581 ],
            "Q": [ 180 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 582 ],
            "I2": [ 199 ],
            "I3": [ 583 ],
            "O": [ 581 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 584 ],
            "I1": [ 585 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 583 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 586 ],
            "Q": [ 587 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 588 ],
            "I2": [ 195 ],
            "I3": [ 589 ],
            "O": [ 586 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 590 ],
            "I1": [ 591 ],
            "I2": [ 199 ],
            "I3": [ 243 ],
            "O": [ 589 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 592 ],
            "Q": [ 593 ],
            "R": [ 226 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 594 ],
            "I2": [ 199 ],
            "I3": [ 595 ],
            "O": [ 592 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 597 ],
            "I2": [ 243 ],
            "I3": [ 195 ],
            "O": [ 595 ]
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 598 ],
            "I1": [ 599 ],
            "I2": [ 600 ],
            "I3": [ 601 ],
            "O": [ 411 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 602 ],
            "Q": [ 603 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 605 ],
            "Q": [ 606 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 238 ],
            "I2": [ 608 ],
            "I3": [ 609 ],
            "O": [ 605 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 610 ],
            "Q": [ 611 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 612 ],
            "Q": [ 613 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 614 ],
            "Q": [ 615 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 616 ],
            "Q": [ 617 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 618 ],
            "Q": [ 619 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 620 ],
            "Q": [ 181 ],
            "R": [ 604 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 622 ],
            "I2": [ 623 ],
            "I3": [ 624 ],
            "O": [ 602 ]
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 212 ],
            "I2": [ 205 ],
            "I3": [ 225 ],
            "O": [ 604 ]
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 625 ],
            "Q": [ 626 ]
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 208 ],
            "I3": [ 627 ],
            "O": [ 625 ]
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 227 ],
            "I3": [ 627 ],
            "O": [ 212 ]
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 240 ],
            "I1": [ 243 ],
            "I2": [ 234 ],
            "I3": [ 238 ],
            "O": [ 225 ]
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 199 ],
            "I2": [ 200 ],
            "I3": [ 195 ],
            "O": [ 205 ]
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 210 ],
            "I3": [ 204 ],
            "O": [ 627 ]
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 207 ],
            "I3": [ 208 ],
            "O": [ 227 ]
          }
        },
        "dbus_we_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 628 ],
            "E": [ 629 ],
            "Q": [ 219 ]
          }
        },
        "dbus_we_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 631 ],
            "I2": [ 632 ],
            "I3": [ 633 ],
            "O": [ 628 ]
          }
        },
        "grant_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 634 ],
            "Q": [ 220 ]
          }
        },
        "grant_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 635 ],
            "I2": [ 636 ],
            "I3": [ 220 ],
            "O": [ 637 ]
          }
        },
        "grant_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 638 ],
            "I2": [ 639 ],
            "I3": [ 220 ],
            "O": [ 640 ]
          }
        },
        "grant_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 641 ],
            "I2": [ 642 ],
            "I3": [ 220 ],
            "O": [ 643 ]
          }
        },
        "grant_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 644 ],
            "I2": [ 645 ],
            "I3": [ 220 ],
            "O": [ 646 ]
          }
        },
        "grant_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 647 ],
            "I2": [ 648 ],
            "I3": [ 220 ],
            "O": [ 257 ]
          }
        },
        "grant_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 649 ],
            "I2": [ 650 ],
            "I3": [ 220 ],
            "O": [ 266 ]
          }
        },
        "grant_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 651 ],
            "I2": [ 652 ],
            "I3": [ 220 ],
            "O": [ 230 ]
          }
        },
        "grant_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 653 ],
            "I2": [ 654 ],
            "I3": [ 220 ],
            "O": [ 233 ]
          }
        },
        "minimalservsoc_ram_bus_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 655 ],
            "Q": [ 656 ]
          }
        },
        "minimalservsoc_ram_bus_ack_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 656 ],
            "I2": [ 657 ],
            "I3": [ 658 ],
            "O": [ 655 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 659 ],
            "Q": [ 660 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 660 ],
            "I3": [ 661 ],
            "O": [ 659 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 656 ],
            "I2": [ 660 ],
            "I3": [ 102 ],
            "O": [ 662 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 657 ],
            "I3": [ 662 ],
            "O": [ 113 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 220 ],
            "I3": [ 662 ],
            "O": [ 663 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 664 ],
            "I2": [ 665 ],
            "I3": [ 666 ],
            "O": [ 667 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 668 ],
            "I2": [ 669 ],
            "I3": [ 670 ],
            "O": [ 671 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 220 ],
            "I3": [ 661 ],
            "O": [ 672 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 664 ],
            "I2": [ 674 ],
            "I3": [ 672 ],
            "O": [ 675 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 664 ],
            "I2": [ 674 ],
            "I3": [ 672 ],
            "O": [ 676 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 664 ],
            "I2": [ 677 ],
            "I3": [ 672 ],
            "O": [ 678 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 673 ],
            "I2": [ 677 ],
            "I3": [ 672 ],
            "O": [ 679 ]
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 680 ],
            "I3": [ 677 ],
            "O": [ 674 ]
          }
        },
        "regs0_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3 ],
            "Q": [ 681 ]
          }
        },
        "regs1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 681 ],
            "Q": [ 682 ]
          }
        },
        "reset_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 193 ],
            "Q": [ 683 ]
          }
        },
        "reset_re_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 194 ],
            "I2": [ 684 ],
            "I3": [ 683 ],
            "O": [ 685 ]
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 669 ],
            "I2": [ 670 ],
            "I3": [ 686 ],
            "O": [ 687 ]
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 666 ],
            "I3": [ 688 ],
            "O": [ 686 ]
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 666 ],
            "I2": [ 688 ],
            "I3": [ 689 ],
            "O": [ 690 ]
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 665 ],
            "I3": [ 689 ],
            "O": [ 691 ]
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 680 ],
            "I1": [ 692 ],
            "I2": [ 693 ],
            "I3": [ 694 ],
            "O": [ 695 ]
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 664 ],
            "I2": [ 680 ],
            "I3": [ 677 ],
            "O": [ 688 ]
          }
        },
        "reset_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 193 ],
            "Q": [ 684 ]
          }
        },
        "reset_storage_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 195 ],
            "I3": [ 697 ],
            "O": [ 292 ]
          }
        },
        "reset_storage_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 698 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 697 ]
          }
        },
        "rom.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1000111000001100100011000101101100001100000011000100110100010100000011110010111010001110000011100000110000001000010011100010111000001111000011011000110000101100000011100000111001100110000001000100111010100101100011010001110100001100000010001000110000001100",
            "INIT_1": "0000110000001010100011010101100000001100000011001100110000001110000011010000010011001100000011000100110001011001000011111010010100011001001010001000111101111010101011010100100100001110000011100000110000000100010011010000110000001101100001110000110000001010",
            "INIT_2": "1100111000001111100011000000100000001110000011000100111000101100110011000000111000001110001011100110011000000101010011000000111010101101000011010000110000001010000011000000110000001100101101100000111000001110100011000000010010001100000111000000110100001101",
            "INIT_3": "1100110000001110010011001010011100001111110100100001100100001000110011010011111100011100101001100000111000001110100011000000010001001110000011110000111111010010010011000000100010001100000011011000110000001101000011100000111010001100000001001100111000011111",
            "INIT_4": "0000111111110000011001100001010001001101000011101010110100001101000011000000101010001101010110001000111000101100000011100000111100001101000001000000110000001100100011010000110100001100000010000000110100001100110011010011111100001100101001100100110000000100",
            "INIT_5": "1100111100001100000011001100001101001101000001001100111100001100100011110100100010101100000010000100110000111110010011000101100100001111111100000101110000000100000011011011011100001100010110010010110000001010010011111111000010001101001111101100111010000100",
            "INIT_6": "0000111100001100100011110000110000001100000011000100110100000100100011100100100100001100110000110000110010000010110011110000110000001100110000111100111100001100010011010000010010001110010010010100110110000110100011100100100100011001100000100000110011000011",
            "INIT_7": "0000110000001000010011110000110000001100000011000000110000001100000011010000010000001110000011000000110100001100000011100000100000001111000011000000110000001100000011110000110000001100000011000010011000000100000011010000110000001110000011000000110000001000",
            "INIT_8": "1000110100001101001011000000100000001111000011000000110000001100100011000011110000001101000001000000111000001100000011000001110010001100001011000001100100101000100011000000110010001101001011000000110100001110000011010000010001001111000011000000111000001100",
            "INIT_9": "0000111000001100010011000001110000001110000010000000111100001100000011000000110000001111000011000000110000001100101001100001010100001101000011100000111000001100100011000000100000001110000111011000111100001100000011000000110000001101000001001000111000001100",
            "INIT_A": "0000110100000100000011000011111000001111101001000000111000001100000110010000100000101101000011110000111100001100000011000000110011001100000101001100110100101100000011100000110000001100000010000100111100001100000011000000110000001100000011000000110100000100",
            "INIT_B": "1100111100001100000011001100001100100110010000010100110110000110100011100100100100001100100000101100111100001100110011110000110000001100000011000000110100000100110011100000110000001101000011010000111000001010000011110000110000001100000011000000111100001100",
            "INIT_C": "0000111000001110100011010010110000001110001011000100110100010100110011100011110000001110010010010000111000101010110011110000110000001100110000110000110011000011010011010000010010001110010010010100110110000110100011100000100011001111000011000000110011000011",
            "INIT_D": "0000110000001000000011001000011000001110000011100000111100001100100011010001010110001110000011100000110000001100000011000000101010001111001111110000110100001100010011100001111001001101000001001000111000001100010011010000110100001110010110101101100100001000",
            "INIT_E": "0000111110100101100011100000100000001100000011001000110000001100000011110000110010001101000101011000111000001110010011010001110000001100000010000100111100111111001011000000111010001110001011000100111100001111011001110000010111001100000011001000110100001101",
            "INIT_F": "1100111010110100000011110000111100001100000010100000111000001100100011000101101000001110000011100100110100010100000011110010111010001110000011100000110100001101100110010000100000001111000011011000110000101100000011100010111001011100000001011101111010100101",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 640 ],
            "I1": [ 643 ],
            "I2": [ 646 ],
            "I3": [ 257 ],
            "O": [ 715 ]
          }
        },
        "rom.0.0_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 711 ],
            "O": [ 718 ]
          }
        },
        "rom.0.0_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 719 ],
            "I3": [ 709 ],
            "O": [ 720 ]
          }
        },
        "rom.0.0_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 716 ],
            "I2": [ 707 ],
            "I3": [ 722 ],
            "O": [ 723 ]
          }
        },
        "rom.0.0_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 705 ],
            "I3": [ 724 ],
            "O": [ 725 ]
          }
        },
        "rom.0.0_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 726 ],
            "I3": [ 703 ],
            "O": [ 727 ]
          }
        },
        "rom.0.0_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 728 ],
            "I3": [ 701 ],
            "O": [ 729 ]
          }
        },
        "rom.0.0_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 716 ],
            "I2": [ 699 ],
            "I3": [ 730 ],
            "O": [ 731 ]
          }
        },
        "rom.0.0_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 732 ],
            "I3": [ 713 ],
            "O": [ 733 ]
          }
        },
        "rom.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1001101000001100101100001100110010010000000011000111000001011100101100001100110010100111000011110010000000011001101100100000111000110001010011010011000001001100000100000000110001100101000011000011001000001101001000000000110000110000100011101011000000001100",
            "INIT_1": "1011000000001110001001011000110110110010100011100011000000001110000100010010011011110000110011000011000000001101011000000000110010100101010011111110010111001101011100010000111010010000000011000111000000001100001100000000110111100010000011000111000000001100",
            "INIT_2": "0001100000001111001000000001100110110010000011001011000011001110001100000000111010010000000111000111000001001100001100001000110110100000000011000011000000001110001100001000110000011010000011100001000011001100101100011100110001110000010011010110000010101100",
            "INIT_3": "1110011110001110001100000010110101100000000011000111000000001101101001001000110100011010000011101001000001001100101100000100110000110000000011010010000001001100001100000000110101100110110011011001101000001100100100000100110010110000110011000111000001001100",
            "INIT_4": "0000010100001101010110100100111000110000100011011010000000001100101100000000111000100101100011010011001000001110000100000100110000110001100011000111000001011100010010001000111000110000000011000010010110001100101001001000110100011010000011101001000101100110",
            "INIT_5": "0100110000001100100100000100110101100100100011101000110000001100110010000000110010110010000011000100110011001110111100100000111010000101000011010001101101001110011001100100111100100101100011011100101000011011001100001100110011110000110011000110011000001110",
            "INIT_6": "1111000000001100010110000000110010010000000011000110010000001100100110000100110101100000100011100011000011001111110011000000110000110000110011110100110000001100110001000010011010011000010011010010010010001110110010000000110000110000110011110011000011001111",
            "INIT_7": "0011000000001100111001000000110000110000000011111001000000001101011100000000111010110000000011010011000000001110111000000001100111110000000011000011000000001111011100000000110010010000000011010011000000001111001100000000111011100000000011000011000000001111",
            "INIT_8": "0110001000001100001100000000111101110000000011000011001010001101011001000010110111010000001001100011000101001100101100100001110011100000001011000011000000001111011100110000110001011010000011001001000000001101001100000000111000100100000011001110000000001100",
            "INIT_9": "0011000100001100001100101000110011100000000110010011000010001100011100010000111000110000000011000001000100001100101100100000110100110000000011100010000011001100101100111000110011110001000011010101100000001100100100000000110001110000000011001001100101001100",
            "INIT_A": "0101000000100110101100100000111100110000000011100110000010001100101100101000110100110000000011110111000000001100010100011100110011110010100111001000111000001100001000000100110000110000000011001110010000001100001100000000111110010000000011010011000000001110",
            "INIT_B": "0100110000001100100100000100110100110000110011110010010010001110110010000000110000110000110011111100110000001100010011000000110010010000000011000011000000001100010110010000110011100010000011000011000000001111001100000000110001110001010011100011000001001100",
            "INIT_C": "0011000011001111001100000000111010010001110011011011001011011100001100000010110111100000100011000111000101001100110011000000110000110000110011111001000001001101011001001000111010011000010011010010010010001110110010000001100111001100000011000011000011001111",
            "INIT_D": "1011000000001101101100100100110000110000000011000001000101001101001100100000111110110000100011100110000000001100001100001000110011110001000011110011000000001100001100000000110001000101111001101001101011001101001100001001111011100000010011001011000001001111",
            "INIT_E": "0110000000001110101100000110110000110000110011100011000000001110100100010100110100110010000011111111000010001110001100000000110110100000100110010111000000001111001100101000110000110010000011100101000001001100010110101100111110110010100011010010000010001100",
            "INIT_F": "0101100011001110011000001000110001110000000011101011001001001111101100001100110000110000000011000101000001110110101100001100110010100111000011110010000000001100101100100100111000110001010011010011000001001100000100000001110000100101010011000001101000001101",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.10": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011000000110000010010110011110010001001011100000000001100111000000001110011010010000010001110000000001100110000000000110011000001001011001111000000001100110000000000010001011000000111001111001000001100111000000000100011000000000011001111000000001100110000",
            "INIT_1": "0000001100110100000100100011000000001011001100000000000100110001000001110011010001000011001100010010000100110000000000100010000100000011001101000000101101110111000000110011000000000001001100000010000100111000001000010011000000000010001100000001001010110100",
            "INIT_2": "0010000000110000000100100011000000011010001100001000001100110010000000110011000000010000000100100010010100110001101000010011000000000010001100000010000100110000000000110011000000000011001101000000010100110001000000111011100000100001001100000100111010110000",
            "INIT_3": "0010100111111100001000010011000000001110111001010000111101111000100001110111100000000111011100000000110110110101000011111011000100001011101100000000111011110000000011110111100000011110001100000010100111110100100011010111000000100101101110000010100100110000",
            "INIT_4": "0000110111010010000011110011110000000011101100000000111010111100000011110111100000001111111101000000011101110001000010011111000000001111011100000000111110111100010001100011100000001111101100000000111111110100000100100111111000000101011100010011110001110100",
            "INIT_5": "0000011101110100000010011111110010000111001101000000101100110000000010100111110000001111011100000000111111110000000001110011110011001001001100000000111101111000000010111111010100000010101100000000111111110000000011111111110000000011111101010000011101110000",
            "INIT_6": "0000111110110100000001110111010000001101101101010010110101110000000010111111001001001110101110000001011010111100000011111111000000101101101101000000010100110000001011011111010000011110101100000000101100111000000011101010000100001011111101010000001111111100",
            "INIT_7": "0000001100110000000010110011100000001111001110001000100101110100001001010111100000000111001101000000101000110000001011010011100000001111111100000000111100110100000001110111000000001101010101100000001111110100000010110011000000001110001110001000011100111100",
            "INIT_8": "0110010000110000000000110011001000000011001100000010000100110000000000010011000000000011001100000000001100110000001000010011000000000010001000010000001100110000100000110011100000000111011101000000100100111001000001111111110000000011001100000000111011110000",
            "INIT_9": "0000001100110000000000100011000000000011001100100000001100110000000100100011000000110000001100000000000100010010000100100011000000110000001100000010000000110000000000110011000000000011001100000000001100110000000000010011000100000011001100000001001000110000",
            "INIT_A": "0001001000110000000000110011000000000011001100000000001000100011000000110011000000000011001100000000001100110000000100000011000000100001001100000010000100110000000000100011000000000011001100000000001100110000000000110011000010011000001100000011000000110000",
            "INIT_B": "0000001100110000000100000001001000000011001100100000001100110000001000000011000000000011001100000000001100110000000000110011000000000001001100000001001000110000001100000011000001100100001100000000001100110000000100100011000000000011001100000000000100110000",
            "INIT_C": "0000001100110000000000110011001000000001001100000000001100110000000000110011000100000010001100000000001100110000000000110011000000000011001100101000100100110000000000110011000000000011001100000000001000110010000000110011000000000011001100000000001100110000",
            "INIT_D": "0000001100110000000000110011000000000011001100010000000100110000000000110011000000000011001100000100011000110010000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000100000010001000010000001100110000",
            "INIT_E": "0000001000110000000000110011000000000011001100000000001100110000100010010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100010000000100010010000000110011000000000011001100000000001000110010",
            "INIT_F": "0000001100110001010001100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100001000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.10_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 766 ],
            "I3": [ 758 ],
            "O": [ 767 ]
          }
        },
        "rom.0.11": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1101001100000111010000110000001111000001000000011100001100000011101000110000101111000011000000101101101100000011110100110000011101000011000000111100011100000001111000110000001110000011000000111100001100000010110110110000001111000011000000111111001101001011",
            "INIT_1": "1100001100000011010000110000101101000011001000011000001100000101100100110000011110000011000000111100001100000010111000111000001111000011000000110100001100010010110000110000000111000011000000111100001100000011101000111100011011100111000000111100001100000011",
            "INIT_2": "1100001100000010110000110000001111001011001000010100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011110000110000001101010011100011011100001100010010110100110000001110100011000000111111001000000010",
            "INIT_3": "1000001100011010111010110000011011001111000001111100111100001111010001110001011010101111000011011100111100001111100011110010110110100011110001101111101100001111110011110000111100101111000001110100001100110100110000010001110010010111001010010000101100001011",
            "INIT_4": "0110111100010110100010110000101111010111001011001100001100000011110111110011110001001111000000110101011110001001010111110001111011011111000010111000101100000011111011100000111011111111001111001111001110000111010001110011010011011011000011010101101100001111",
            "INIT_5": "1111011100001001111011110001011011101111000011110000101101000110100001111000011111001111000111101111111100000111010101110000011111101101000011011101001100001111101000110000001111010111001011000101011100001111111000111000001101000111001101001101101100001001",
            "INIT_6": "1110101100001111010100111000110111110111000101101101101100001111001010110000001111000110000011101100111100011110101101110000001101000111001001011000111100001001010011110000111110101011000010111100111100001110001001110000111111100111001011010101011100100101",
            "INIT_7": "1110001100000011111000110000101101000011000001111100010100001001110100110000111110000011000100101100111100001110101001110000111111110011110000110101011100000111101100110000110101001111000011111000101100101001110011110010110010001111000010111111111100001111",
            "INIT_8": "1100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010100110000011111100111000011011100001100001011110001110000011110100011010001101111001110000111",
            "INIT_9": "1000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001111000011000000110100001110001001110000110000001111000011000000111000001100000011",
            "INIT_A": "1100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001111000011000000111000001101000110110000110000001111000011000000111100001100000011010000110000001111000001000000011100001100000011",
            "INIT_B": "1100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000111100001100000011010000111000100111000011000000111100001100000011100000110000001111000010000000101100001100000011110000110000001101000011000000111100001100000001",
            "INIT_C": "0100001100000011110000110000000111000011000000111100001100000011100000110100011011000011000000111100001100000011110000110000001101000011000000111100000100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011",
            "INIT_D": "1100001100000011110000110000001101000011100010011100001100000011110000110000001110000011000000111100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011",
            "INIT_E": "1100001100000011110000110000001111000011000000110100001100000011110000010000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011",
            "INIT_F": "1000001100000011110000100000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001111000011000000111000001101000110",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.12": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100000001000011110000001101001111000100110110111100000010000011110000001100001111000000111001111100000011000011110000000100001111000000110100111100000011001011110000001100001110110100101000111110000011000111110000001100001111010000110100111100000001000011",
            "INIT_1": "1100000011110011110000100100001111010000100000111100000111000011110000011000001111000000110000111100100011000011111000001110001111000000110001110110100001000011110100000110001111000000110000111100000010100011110000001100001011000000110000111100100011100011",
            "INIT_2": "1100000011000011110000001100001111000000010000111100010011000011110000001100001111000000110000111001010010001011110000001001001111000000111000111100000011000011110000000100001111000000110000011100000010010111110000000010101111000000111000111100000011010011",
            "INIT_3": "1111000011001111111100001010011111110000110001111101100011110011011110000101011111110001110001111111000011011111111000011010001111110000110011101111000011000111110110001111001111010011010000111110000010111111111000000001111111000001001010111111001011000011",
            "INIT_4": "1111001010001111101101000010001111000000010011111111000011111111111100000101101111010010010000111111000011001101111000101100101111100000100010111111000011010111110100001101001111110000111010111101000001000111111000001101011111110000010101111110001010001011",
            "INIT_5": "1101000011100011111001001101101111000000101010111111001011100110111100011111101111100000000110111101000001000111111100001100001111010000110110111100000000001011111100001111111111010000010110111111001011001111110100000100001111110000100011111111000001100111",
            "INIT_6": "1101000001000111111100001100000111110000111111111100100010100011111100101100011111010000010110111110010011010011110100010100011111110000100100111101100111010111111000101010101111110000110001111101100011110011111100111100111111010000110010110110100001000111",
            "INIT_7": "1100100011100011110100000101001111000000110010111100000000111111110000001000001111100000110011111101100011110111111100011111101111010000010000111111000011001111111100011100011111110010100011111001010000101011110000000011111111110001111110111111000011010011",
            "INIT_8": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000011000011011110000100001111010000110101111110000011100011110000001000001111000000110000101111000011111111",
            "INIT_9": "1100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011100101001000001111000000110000111100000011000011110000001100001111000000010000111100000011000001110000001100001111000000100000111100000011000011",
            "INIT_A": "1100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011110000001100001111000000100000111100000011000010110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011",
            "INIT_B": "1100000011000011110000001100001110010100100000111100000011000011110000001100001111000000110000111100000001000011110000001100000111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011",
            "INIT_C": "0110100001000011110000001100001111000000110000111100000010000011110000001100001011000000110000111100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011",
            "INIT_D": "1100000011000011110000000100001111000000110000011100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000011000011",
            "INIT_E": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011100101001000001111000000110000111100000011000011",
            "INIT_F": "1100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011110000001100001111000000100000111100000011000010",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.13": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000110111000000000011101100000000001000110000000000110011000000000011101101000000001100110000000000111011001000000001010110100000001100111000000000110111000100000010001100000000001100110000000000110011000000000011101100100000000100110000000000110111000000",
            "INIT_1": "0000010011000100010010111101000000001101110100010000110011000100000010001001010000001110110010000000110011001000100001101110000000000100110000000000110011000000100001101111001000001000110000000000110011000000000111101100000000001111111001000000010011000000",
            "INIT_2": "0000110011000000000011001100000000000100011010000000110011000100000011001100000000001000110000000000110011000000010010011100000110000110111000000000010011000000000011001100000001011001110000000010101011000001000011101101001000001101111100000000110011000000",
            "INIT_3": "0000111111100000000011001110000110100101111001000001010111010000001111101111000000001101111100001010001011000000001011001111000010000110111100001010010111010000000101011101000001111011111000000000110011110001000010001110001100001100111100101111001111000000",
            "INIT_4": "0000101011001001001111001111001000001110111100100010110011000000000101001101001001011000111000001011010111100000001010001100000000011101111100001010010011100000001111101111000000010100110100000111100111100000101101001111000000111100111000100000100010011100",
            "INIT_5": "0111101011100000000010001110000000111101111100000110100111010000000111001101100000010100110100110101100111100000101101001111000000101010111000000011110011110010000111001110000000101100111100100000111111100000010100000110100000001110110100010010110011100110",
            "INIT_6": "0011110111100000111100001110000000101000110000000011110011110000101101011100000000111100111100100001010111010000001011011110010010110100111100010011110111100000001010001001010011110001110000000011111111110000000111101100100000000100110100000011111011110000",
            "INIT_7": "0000010011000000000011001101000000011111110000000000101011100011001111101100000000011111111100000011110011110000000011001101000001010000011110001001011111110000000111111110000000101000111000010010111011110010001111101111001100111100111000000001010011010000",
            "INIT_8": "0000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000000011001100000000001100110000000000010011000000000111001101000000101110111100000000101011100000000011001100000001011000110100000000110111110000",
            "INIT_9": "0000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
            "INIT_A": "0000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000",
            "INIT_B": "0000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000000",
            "INIT_C": "0000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100011010000000110011000000",
            "INIT_D": "0000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000000011001100000000001100110000000000010011000000",
            "INIT_E": "0000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
            "INIT_F": "0000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 766, 810, 811, 812, 813, 814 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.14": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
            "INIT_1": "0000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100",
            "INIT_2": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100",
            "INIT_3": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100",
            "INIT_4": "0000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100",
            "INIT_5": "0000110000001000000011000000110000001100000011000000110000001100000011000000110000100110000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
            "INIT_6": "0000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
            "INIT_7": "0010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100",
            "INIT_8": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100",
            "INIT_9": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100",
            "INIT_A": "0000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000110000100110000001000000110000001100000011000000110000001100000010000000110000001100",
            "INIT_B": "0000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
            "INIT_C": "0000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
            "INIT_D": "0000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100",
            "INIT_E": "0000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100",
            "INIT_F": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.14_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 827 ],
            "I3": [ 831 ],
            "O": [ 832 ]
          }
        },
        "rom.0.14_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 825 ],
            "I3": [ 833 ],
            "O": [ 834 ]
          }
        },
        "rom.0.14_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 716 ],
            "I2": [ 835 ],
            "I3": [ 823 ],
            "O": [ 836 ]
          }
        },
        "rom.0.14_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 821 ],
            "I3": [ 837 ],
            "O": [ 838 ]
          }
        },
        "rom.0.14_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 819 ],
            "I3": [ 839 ],
            "O": [ 840 ]
          }
        },
        "rom.0.14_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 817 ],
            "I3": [ 841 ],
            "O": [ 842 ]
          }
        },
        "rom.0.14_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 716 ],
            "I2": [ 843 ],
            "I3": [ 815 ],
            "O": [ 844 ]
          }
        },
        "rom.0.14_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 845 ],
            "I3": [ 829 ],
            "O": [ 846 ]
          }
        },
        "rom.0.15": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100",
            "INIT_1": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100",
            "INIT_2": "0001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100",
            "INIT_3": "0011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
            "INIT_4": "0011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100",
            "INIT_5": "0010000000011001001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100",
            "INIT_6": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100",
            "INIT_7": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100",
            "INIT_8": "0001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100",
            "INIT_9": "0011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
            "INIT_A": "0011000000001100001100000000110010010000000011000011000000001100001100000000110000110000000011000010000000011001001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100",
            "INIT_B": "0011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100",
            "INIT_C": "0011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000110000000001100",
            "INIT_D": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100100100000000110000110000000011000011000000001100",
            "INIT_E": "0001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100001100000000110000110000000011000001000000100110",
            "INIT_F": "0011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110010010000000011000011000000001100001100000000110000110000000011000010000000011001001100000000110000110000000011000011000000001100",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.15_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 863 ],
            "I3": [ 859 ],
            "O": [ 864 ]
          }
        },
        "rom.0.15_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 857 ],
            "I3": [ 865 ],
            "O": [ 866 ]
          }
        },
        "rom.0.15_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 855 ],
            "I3": [ 867 ],
            "O": [ 868 ]
          }
        },
        "rom.0.15_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 869 ],
            "I3": [ 853 ],
            "O": [ 870 ]
          }
        },
        "rom.0.15_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 871 ],
            "I3": [ 849 ],
            "O": [ 872 ]
          }
        },
        "rom.0.15_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 873 ],
            "I3": [ 847 ],
            "O": [ 874 ]
          }
        },
        "rom.0.15_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 861 ],
            "I3": [ 875 ],
            "O": [ 876 ]
          }
        },
        "rom.0.16": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000",
            "INIT_1": "0011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
            "INIT_2": "0011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
            "INIT_3": "0011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000",
            "INIT_4": "0011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000",
            "INIT_5": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000",
            "INIT_6": "0011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000",
            "INIT_7": "0011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
            "INIT_8": "0011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
            "INIT_9": "0011000010010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000",
            "INIT_A": "0011000000110000001100000011000000010010000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000",
            "INIT_B": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000110000000110000001100000011000000110000",
            "INIT_C": "0011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000001100000011000000110000001100000010000100100000",
            "INIT_D": "0011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000000100100001000000110000001100000011000000110000",
            "INIT_E": "0011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
            "INIT_F": "0011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000001100000011000000010010000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.16_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 893 ],
            "I3": [ 887 ],
            "O": [ 894 ]
          }
        },
        "rom.0.16_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 895 ],
            "I3": [ 885 ],
            "O": [ 896 ]
          }
        },
        "rom.0.16_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 881 ],
            "I3": [ 897 ],
            "O": [ 898 ]
          }
        },
        "rom.0.16_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 879 ],
            "I3": [ 899 ],
            "O": [ 900 ]
          }
        },
        "rom.0.16_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 877 ],
            "I3": [ 901 ],
            "O": [ 902 ]
          }
        },
        "rom.0.16_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 903 ],
            "I3": [ 891 ],
            "O": [ 904 ]
          }
        },
        "rom.0.17": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000001100110000000000110011000000000011001100000000001100110000000000010001001000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000001000110001100000000001100110000",
            "INIT_1": "0000001100110000000000100010000100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100001000100100110000000000110011000000000011001100000000001000110000",
            "INIT_2": "0000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000100011000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000",
            "INIT_3": "0000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000100010010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100010010",
            "INIT_4": "0000001100110000000000010011000000000011001100000000001100110000010001100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100001000000110011000000000011001100000000001100110000",
            "INIT_5": "0000001100110000000000110011000010001001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000000000010001001000000011001100000000001100110000000000100011000000000011001100000000001100110000",
            "INIT_6": "0000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010000100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000",
            "INIT_7": "0000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000100100000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000100011000110000",
            "INIT_8": "0000001100110000000000110011000000000010001000010000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000100010010011000000000011001100000000001100110000",
            "INIT_9": "0000000100010010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000010001100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000",
            "INIT_A": "0000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000010001001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000",
            "INIT_B": "0000001100110000000000110011000000000001001100000000001100110000000000110011000001000110001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010000100000011001100000000001100110000",
            "INIT_C": "0000001100110000000000110011000000000011001100001000100100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000100100000001100110000000000110011000000000010001100000000001100110000",
            "INIT_D": "0100011000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000000000010001000010000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000",
            "INIT_E": "0000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100010010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000",
            "INIT_F": "0000001100110000000000110011000000000011001100000000001000100001000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000010001001001100000000001100110000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 905, 906, 843, 907, 908, 909, 839, 910, 911, 912, 835, 913, 914, 915, 831, 916 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.17_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 917 ],
            "I3": [ 908 ],
            "O": [ 918 ]
          }
        },
        "rom.0.17_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 919 ],
            "I3": [ 905 ],
            "O": [ 920 ]
          }
        },
        "rom.0.17_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 921 ],
            "I3": [ 914 ],
            "O": [ 922 ]
          }
        },
        "rom.0.18": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000111100001100000011010000111000100111000011000000111100001100000011100000110000001111000010000000101100001100000011",
            "INIT_1": "1100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111100001100000011100000110100011011000011000000111100001100000011110000110000001101000011000000111100000100000001110000110000001110000011000000111100001100000010",
            "INIT_2": "1000001100000011110000110000001011000011000000111100001100000011110000110000001101000011100010011100001100000011110000110000001110000011000000111100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011",
            "INIT_3": "1100001100000011110000110000001110000011010001101100001100000011110000110000001111000011000000110100001100000011110000010000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011",
            "INIT_4": "0100001110001001110000110000001111000011000000111000001100000011110000100000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001",
            "INIT_5": "1100001100000011010000110000001111000001000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000111100001100000011",
            "INIT_6": "1100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111100001100000011100000110100011011000011000000111100001100000011",
            "INIT_7": "1100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011110000110000001101000011100010011100001100000011110000110000001110000011000000111100001000000010",
            "INIT_8": "1000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011110000110000001110000011010001101100001100000011110000110000001111000011000000110100001100000011110000010000000111000011000000111000001100000011",
            "INIT_9": "1100001100000011100000110000001111000011000000101100001100000011110000110000001111000011000000110100001110001001110000110000001111000011000000111000001100000011110000100000001011000011000000111100001100000011010000110000001111000011000000011100001100000011",
            "INIT_A": "1100001100000001110000110000001111000011000000111000001101000110110000110000001111000011000000111100001100000011010000110000001111000001000000011100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001",
            "INIT_B": "1100001100000011010000111000100111000011000000111100001100000011100000110000001111000010000000101100001100000011110000110000001101000011000000111100001100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011",
            "INIT_C": "1100001100000011110000110000001101000011000000111100000100000001110000110000001110000011000000111100001100000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011",
            "INIT_D": "1100001000000010110000110000001111000011000000110100001100000011110000110000000111000011000000111000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011110000110000001110000011010001101100001100000011",
            "INIT_E": "1000001100000011110000110000001011000011000000111100001100000011010000110000001111000011000000011100001100000011100000110000001111000011000000101100001100000011110000110000001111000011000000110100001110001001110000110000001111000011000000111000001100000011",
            "INIT_F": "1100001100000011100000110000001111000011000000101100001100000011110000110000001101000011000000111100001100000001110000110000001111000011000000111000001101000110110000110000001111000011000000111100001100000011010000110000001111000001000000011100001100000011",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 841, 923, 873, 924, 837, 925, 926, 927, 833, 928, 867, 929, 845, 930, 863, 931 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.19": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100000011000011110000000100001111000000110000111100000011000011110000001100001110010100100000111100000011000011110000001100001111000000110000111100000001000011110000001100000111000000110000111100000010000011110000001100001111000000110000111100000011000011",
            "INIT_1": "1100000011000011110000001100001111000000110000110110100001000011110000001100001111000000110000111100000010000011110000001100001011000000110000111100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011",
            "INIT_2": "1001010010000011110000001100001111000000110000111100000011000011110000000100001111000000110000011100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011",
            "INIT_3": "1100000011000011110000001000001111000000110000101100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011",
            "INIT_4": "1100000011000001110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011",
            "INIT_5": "1100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011110000001100001110010100100000111100000011000011110000001100001111000000110000111100000001000011",
            "INIT_6": "1100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000110000110110100001000011110000001100001111000000110000111100000010000011110000001100001011000000110000111100000011000011",
            "INIT_7": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000110000111001010010000011110000001100001111000000110000111100000011000011110000000100001111000000110000011100000011000011110000001000001111000000110000111100000011000011",
            "INIT_8": "1100000011000011110000001100001111000000110000111100000011000011011010000100001111000000110000111100000011000011110000001000001111000000110000101100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011",
            "INIT_9": "1100000011000011100101001000001111000000110000111100000011000011110000001100001111000000010000111100000011000001110000001100001111000000100000111100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011",
            "INIT_A": "1100000011000011110000001100001111000000100000111100000011000010110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011",
            "INIT_B": "1100000001000011110000001100000111000000110000111100000010000011110000001100001111000000110000111100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000110000110110100001000011",
            "INIT_C": "1100000011000011110000000100001111000000110000111100000011000011110000001000001111000000110000111100000011000011110000001100001111000000010000111100000011000011110000001100001111000000110000111001010010000011110000001100001111000000110000111100000011000011",
            "INIT_D": "1100000011000011110000001100001111000000010000111100000011000011110000001100001111000000100000111100000011000011110000001100001111000000110000111100000011000011011010000100001111000000110000111100000011000011110000001000001111000000110000101100000011000011",
            "INIT_E": "1100000011000011110000001100001111000000110000111100000001000011110000001100001111000000110000111100000011000011100101001000001111000000110000111100000011000011110000001100001111000000010000111100000011000001110000001100001111000000100000111100000011000011",
            "INIT_F": "1100000010000011110000001100001111000000110000111100000011000011110000001100001101101000010000111100000011000011110000001100001111000000100000111100000011000010110000001100001111000000110000111100000001000011110000001100001111000000110000111100000010000011",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 871, 932, 901, 933, 869, 934, 897, 935, 865, 936, 895, 937, 875, 938, 939, 940 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.1_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 941 ],
            "I3": [ 746 ],
            "O": [ 942 ]
          }
        },
        "rom.0.1_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 744 ],
            "I3": [ 943 ],
            "O": [ 944 ]
          }
        },
        "rom.0.1_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 945 ],
            "I3": [ 742 ],
            "O": [ 946 ]
          }
        },
        "rom.0.1_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 740 ],
            "I3": [ 947 ],
            "O": [ 948 ]
          }
        },
        "rom.0.1_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 738 ],
            "I3": [ 949 ],
            "O": [ 950 ]
          }
        },
        "rom.0.1_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 736 ],
            "I3": [ 951 ],
            "O": [ 952 ]
          }
        },
        "rom.0.1_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 953 ],
            "I3": [ 734 ],
            "O": [ 954 ]
          }
        },
        "rom.0.1_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 748 ],
            "I3": [ 955 ],
            "O": [ 956 ]
          }
        },
        "rom.0.2": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011110110110000001100000011000010010110110100000011000001110000001100001011000110111100111000100011000000110000001110001011001001110101011100001011110010010000011101000111000000111000001001010011000000100000001110010011000000111000101100001011100010011001",
            "INIT_1": "0011010010110010001111001011000000110000001100100011010000010000001101001111000000111000000110000011000000100000011101000010011101110100101001110011000000110001111101001101000010111100000110100111000001110001001100100110000011110100101001010011100000110010",
            "INIT_2": "0011010000100000101101000011000000111101101100000011000001110000001101000001000011110000110110100011000000110000001100000010000010110000001100000011010001110000001110001011000000110000100100000011010000110011101101000111000000111000001100000010000110100000",
            "INIT_3": "0011000000001101001100000110000010111100011100001011100000100101001100000011000000111000000100001011010010110001011110001100111100110000011000001111110001110000101110000011000000111000101001000011000000011010000111101001000101111000111001110011001000110000",
            "INIT_4": "0111010000110000101110100011000000110000001000001011000000110000001101001011001000111100101100000011000110010000001101000011000000110100011100000011101000110000001000011010000000111000001100001011000110011010001100000011000000110000100100001011110001110000",
            "INIT_5": "0011010010010000001110000110010000110100100110000011100001100000001111000011000001111000000110000011000011110000011100000100111111010110100100001011110001110000101110001011000100110000100010000111000000001111111100001101101100110000001100011111110001000100",
            "INIT_6": "0011000000110000001100001001000000110000001100000011010000110000001110000010010000100001110010000011000011001100001111000011000000110000010011000011010010010000001111000011000000111000001001000011000011001000001111000011000000110000110011000011000001001100",
            "INIT_7": "0011000000110000001100000011000000110000011100000001001011010000001100001011000000110000001100000011000011100000001100000011000000110000001100000011000001110000001100001001000000110000011100000011000010110000001100001110000000110000001100000011000011110000",
            "INIT_8": "0010000111100000111100000011000000111000001100100011000001110010001100001001000000110000001100000011100010100111001100001100100000110000001100000111010010110000001100000110011100110000100100000111000000110000101111000111000110111000011000100011000000110000",
            "INIT_9": "0011100000100111001100101110000000110000001100000111010001110011001100000111000101110000110100011011100001110011001100001011000011111000001000000011110010110011001100001111000100110000001100000011000010010000001100000011000000110000001100000011000100110000",
            "INIT_A": "1011000000110010001100000011000011111000001000001011000010110010001100001110010101110000001100001011100000010000001100001111001100110000101100000011000001100000001100001111001100110000001100000011000000110000001100000111000000010010110100000111010010110001",
            "INIT_B": "0011010010010000001110000110010000110000100011000011000011001000001111000011000000110000110011000011110000110000001101001001000000111000001100000111000001110001101100000011001000100001110010101111110000110000001111001011001100110000011100000011010011010001",
            "INIT_C": "0011010001001111001111001101000101110100011100010011010011110011101100001110001000111000001100000111000000110000001111000011000000110000010011000001001011000100001101001001100000111000001001000011000011001000001111000011000000111100001100000011000001001100",
            "INIT_D": "0011100000110000001111001010010000110000100100000011010101110000011111001011000010110000101100100010010100100010001101000011000000111100011100110011000000110000101110001001000000110000101100000011100010100101001110101110000010111000001100000011010011110000",
            "INIT_E": "0111001011100101001111000011000000111010101100000011000000110000000101110101000001111100101100001011000010100111001100000010000010110100101100100011010000110001001101000011000000110001000100000111010000100100001100000001101010111000101000000011110010011000",
            "INIT_F": "1011000000011000001000010010000000110000101100100011110010110000001100000011000010110000100100000011000001110000001100001011000110111100111000100011000000110000101100001011001001110101011100001011110010010000011100000111000000110100011001010011000011100000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.20": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000110011000000000001000110100000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000",
            "INIT_1": "0000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
            "INIT_2": "0000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000",
            "INIT_3": "0000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000",
            "INIT_4": "0000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000",
            "INIT_5": "0000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000110100000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000",
            "INIT_6": "0000010011000000000011001100000000001100110000000000110011000000000010001001010000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000",
            "INIT_7": "0000110011000000000011001100000000000100011010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
            "INIT_8": "0000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
            "INIT_9": "0000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001100110000000000100010010100",
            "INIT_A": "0000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000110011000000000001000110100000001100110000000000110011000000",
            "INIT_B": "0000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000110011000000000010001001010000001100110000000000110011000000000011001100000000000100110000000000110011000000",
            "INIT_C": "0000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000011001100000000000100011010000000110011000000000011001100000000001000110000000000110011000000000011001100000000001100110000000000010011000000",
            "INIT_D": "0000110011000000000001001100000000001100110000000000110011000000000011001100000000001000100101000000110011000000000011001100000000001100110000000000010011000000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000",
            "INIT_E": "0000110011000000000011001100000000001100110000000000010001101000000011001100000000001100110000000000100011000000000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000",
            "INIT_F": "0000100010010100000011001100000000001100110000000000110011000000000001001100000000001100110000000000110011000000000010001100000000001100110000000000110011000000000011001100000000000100110000000000110011000000000011001100000000001000110000000000110011000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 899, 973, 919, 974, 975, 976, 917, 977, 893, 978, 979, 980, 903, 981, 921, 982 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.21": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100",
            "INIT_1": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100",
            "INIT_2": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100",
            "INIT_3": "0000110000001100000011000000110000001100000011000000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100",
            "INIT_4": "0000110000001100000110010000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
            "INIT_5": "0000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
            "INIT_6": "0000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000011000010011000000100",
            "INIT_7": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000011000001100100001000000011000000110000001100000011000000110000001100",
            "INIT_8": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100001001100000010000001100000011000000110000001100000011000000100000001100000011000000110000001100",
            "INIT_9": "0000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100",
            "INIT_A": "0000110000001000000011000000110000001100000011000000110000001100000011000000110000100110000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000",
            "INIT_B": "0000110000001100000011000000110000011001000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100",
            "INIT_C": "0010011000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100",
            "INIT_D": "0000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000001100",
            "INIT_E": "0000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001100000110010000100000001100000011000000110000001100",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.21_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 995 ],
            "I3": [ 1000 ],
            "O": [ 1001 ]
          }
        },
        "rom.0.21_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 1002 ],
            "I2": [ 102 ],
            "I3": [ 1003 ],
            "O": [ 1004 ]
          }
        },
        "rom.0.21_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 718 ],
            "I3": [ 832 ],
            "O": [ 1005 ]
          }
        },
        "rom.0.21_RDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1006 ],
            "I3": [ 764 ],
            "O": [ 1000 ]
          }
        },
        "rom.0.21_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 993 ],
            "I3": [ 1007 ],
            "O": [ 632 ]
          }
        },
        "rom.0.21_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 1008 ],
            "I2": [ 102 ],
            "I3": [ 1009 ],
            "O": [ 631 ]
          }
        },
        "rom.0.21_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 834 ],
            "I3": [ 720 ],
            "O": [ 633 ]
          }
        },
        "rom.0.21_RDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 776 ],
            "I3": [ 1010 ],
            "O": [ 1007 ]
          }
        },
        "rom.0.21_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 721 ],
            "I3": [ 991 ],
            "O": [ 1011 ]
          }
        },
        "rom.0.21_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 989 ],
            "I3": [ 1012 ],
            "O": [ 1013 ]
          }
        },
        "rom.0.21_RDATA_4_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 1014 ],
            "I2": [ 102 ],
            "I3": [ 1015 ],
            "O": [ 1016 ]
          }
        },
        "rom.0.21_RDATA_4_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 838 ],
            "I3": [ 725 ],
            "O": [ 1017 ]
          }
        },
        "rom.0.21_RDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 772 ],
            "I3": [ 1018 ],
            "O": [ 1012 ]
          }
        },
        "rom.0.21_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 987 ],
            "I3": [ 1019 ],
            "O": [ 1020 ]
          }
        },
        "rom.0.21_RDATA_5_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 1021 ],
            "I2": [ 102 ],
            "I3": [ 1022 ],
            "O": [ 1023 ]
          }
        },
        "rom.0.21_RDATA_5_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 727 ],
            "I3": [ 840 ],
            "O": [ 1024 ]
          }
        },
        "rom.0.21_RDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1025 ],
            "I3": [ 756 ],
            "O": [ 1019 ]
          }
        },
        "rom.0.21_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 985 ],
            "I3": [ 1026 ],
            "O": [ 1027 ]
          }
        },
        "rom.0.21_RDATA_6_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 1028 ],
            "I2": [ 102 ],
            "I3": [ 1029 ],
            "O": [ 1030 ]
          }
        },
        "rom.0.21_RDATA_6_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 729 ],
            "I3": [ 842 ],
            "O": [ 1031 ]
          }
        },
        "rom.0.21_RDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1032 ],
            "I3": [ 768 ],
            "O": [ 1026 ]
          }
        },
        "rom.0.21_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 721 ],
            "I3": [ 983 ],
            "O": [ 1033 ]
          }
        },
        "rom.0.21_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 997 ],
            "I3": [ 1034 ],
            "O": [ 1035 ]
          }
        },
        "rom.0.21_RDATA_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1035 ],
            "I3": [ 1036 ],
            "O": [ 1037 ]
          }
        },
        "rom.0.21_RDATA_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 846 ],
            "I3": [ 733 ],
            "O": [ 1036 ]
          }
        },
        "rom.0.21_RDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 780 ],
            "I3": [ 1038 ],
            "O": [ 1034 ]
          }
        },
        "rom.0.22": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011000000001100001100000000110001100000000011000011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100",
            "INIT_1": "1001000000001100001100000000110000110000000011000011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100",
            "INIT_2": "0011000000001100001100000000110000010000001001100011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
            "INIT_3": "0011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100",
            "INIT_4": "0010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110010010000000011000011000000001100001100000000110000110000000011000010000000011001",
            "INIT_5": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100001100000000110000110000000011000011000000001100000100000010011000110000000011000011000000001100",
            "INIT_6": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100001000000001100100110000000011000011000000001100001100000000110000010000000011000011000000001100",
            "INIT_7": "0001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100",
            "INIT_8": "0011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
            "INIT_9": "0011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100",
            "INIT_A": "0010000000011001001100000000110000110000000011000011000000001100000100000000110000110000000011000011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110001100000000011000011000000001100",
            "INIT_B": "0011000000001100001000000000110000110000000011000011000000001100001100000000110000010000000011000011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011001001000000001100001100000000110000110000000011000011000000001100",
            "INIT_C": "0011000000001100001100000000110000100000000011000011000000001100001100000000110000110000000011000001000000001100001100000000110000110000000011000110000000001100001100000000110000110000000011000011000000001100001100000000110000010000001001100011000000001100",
            "INIT_D": "0001000000001100001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100100100000000110000110000000011000011000000001100001100000000110000100000000110010011000000001100001100000000110000110000000011000001000000001100",
            "INIT_E": "0011000000001100000100000000110000110000000011000011000000001100011000000000110000110000000011000011000000001100001100000000110000110000000011000001000000100110001100000000110000110000000011000010000000001100001100000000110000110000000011000011000000001100",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.22_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1051 ],
            "I3": [ 1055 ],
            "O": [ 1056 ]
          }
        },
        "rom.0.22_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1056 ],
            "I3": [ 1057 ],
            "O": [ 1058 ]
          }
        },
        "rom.0.22_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 864 ],
            "I3": [ 942 ],
            "O": [ 1057 ]
          }
        },
        "rom.0.22_RDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1059 ],
            "I3": [ 782 ],
            "O": [ 1055 ]
          }
        },
        "rom.0.22_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1049 ],
            "I3": [ 1060 ],
            "O": [ 1061 ]
          }
        },
        "rom.0.22_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1061 ],
            "I3": [ 1062 ],
            "O": [ 1063 ]
          }
        },
        "rom.0.22_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 866 ],
            "I3": [ 944 ],
            "O": [ 1062 ]
          }
        },
        "rom.0.22_RDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 792 ],
            "I3": [ 1064 ],
            "O": [ 1060 ]
          }
        },
        "rom.0.22_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1047 ],
            "I3": [ 1065 ],
            "O": [ 1066 ]
          }
        },
        "rom.0.22_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1066 ],
            "I3": [ 1067 ],
            "O": [ 1068 ]
          }
        },
        "rom.0.22_RDATA_3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 868 ],
            "I3": [ 946 ],
            "O": [ 1067 ]
          }
        },
        "rom.0.22_RDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1069 ],
            "I3": [ 778 ],
            "O": [ 1065 ]
          }
        },
        "rom.0.22_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1045 ],
            "I3": [ 1070 ],
            "O": [ 1071 ]
          }
        },
        "rom.0.22_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1071 ],
            "I3": [ 1072 ],
            "O": [ 1073 ]
          }
        },
        "rom.0.22_RDATA_4_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 870 ],
            "I3": [ 948 ],
            "O": [ 1072 ]
          }
        },
        "rom.0.22_RDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 788 ],
            "I3": [ 1074 ],
            "O": [ 1070 ]
          }
        },
        "rom.0.22_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1043 ],
            "I3": [ 1075 ],
            "O": [ 1076 ]
          }
        },
        "rom.0.22_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1076 ],
            "I3": [ 1077 ],
            "O": [ 1078 ]
          }
        },
        "rom.0.22_RDATA_5_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1079 ],
            "I3": [ 950 ],
            "O": [ 1077 ]
          }
        },
        "rom.0.22_RDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 926 ],
            "I3": [ 851 ],
            "O": [ 1075 ]
          }
        },
        "rom.0.22_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1041 ],
            "I3": [ 1080 ],
            "O": [ 1081 ]
          }
        },
        "rom.0.22_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ],
            "O": [ 1083 ]
          }
        },
        "rom.0.22_RDATA_6_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 872 ],
            "I3": [ 952 ],
            "O": [ 1082 ]
          }
        },
        "rom.0.22_RDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1084 ],
            "I3": [ 784 ],
            "O": [ 1080 ]
          }
        },
        "rom.0.22_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1039 ],
            "I3": [ 1085 ],
            "O": [ 1086 ]
          }
        },
        "rom.0.22_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1086 ],
            "I3": [ 1087 ],
            "O": [ 1088 ]
          }
        },
        "rom.0.22_RDATA_8_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 874 ],
            "I3": [ 954 ],
            "O": [ 1087 ]
          }
        },
        "rom.0.22_RDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 770 ],
            "I3": [ 1089 ],
            "O": [ 1085 ]
          }
        },
        "rom.0.22_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1053 ],
            "I3": [ 1090 ],
            "O": [ 1091 ]
          }
        },
        "rom.0.22_RDATA_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1091 ],
            "I3": [ 1092 ],
            "O": [ 1093 ]
          }
        },
        "rom.0.22_RDATA_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 876 ],
            "I3": [ 956 ],
            "O": [ 1092 ]
          }
        },
        "rom.0.22_RDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 796 ],
            "I3": [ 1094 ],
            "O": [ 1090 ]
          }
        },
        "rom.0.23": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011000000110000001100000011000000100001001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
            "INIT_1": "0001001000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000",
            "INIT_2": "0011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000",
            "INIT_3": "0011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000",
            "INIT_4": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000001100000011000000010010000100000011000000110000001100000011000000110000001000000011000000110000",
            "INIT_5": "0011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000",
            "INIT_6": "0011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
            "INIT_7": "0011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
            "INIT_8": "0011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000010010000",
            "INIT_9": "0011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000001100000001100000011000000110000001100000011000000110000",
            "INIT_A": "0011000000110000001100000011000000110000001100000011000000010000001100000011000000110000001100000011000000100000001100000011000000110000001100000011000000110000001100001001000000110000001100000011000000110000001100000011000000100001001000000011000000110000",
            "INIT_B": "0011000000100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000001100000110000000110000001100000011000000110000001100000011000000110000001100000001001000010000001100000011000000110000001100000011000000100000",
            "INIT_C": "0011000000110000001100000010000000110000001100000011000000110000001100000011000000110000100100000011000000110000001100000011000000110000001100000010000100100000001100000011000000110000001100000011000000110000001100000001000000110000001100000011000000110000",
            "INIT_D": "0011000000110000001100000011000000110000011000000011000000110000001100000011000000110000001100000011000000110000000100100001000000110000001100000011000000110000001100000010000000110000001100000011000000110000001100000011000000110000000100000011000000110000",
            "INIT_E": "0011000000010000001100000011000000110000001100000011000000110000001000010010000000110000001100000011000000110000001100000011000000110000000100000011000000110000001100000011000000110000001000000011000000110000001100000011000000110000001100000011000000010000",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.23_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1107 ],
            "I3": [ 1111 ],
            "O": [ 1112 ]
          }
        },
        "rom.0.23_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1112 ],
            "I3": [ 1113 ],
            "O": [ 1114 ]
          }
        },
        "rom.0.23_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1115 ],
            "I3": [ 1116 ],
            "O": [ 1113 ]
          }
        },
        "rom.0.23_RDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 889 ],
            "I3": [ 939 ],
            "O": [ 1111 ]
          }
        },
        "rom.0.23_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1105 ],
            "I3": [ 1117 ],
            "O": [ 1118 ]
          }
        },
        "rom.0.23_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1118 ],
            "I3": [ 1119 ],
            "O": [ 1120 ]
          }
        },
        "rom.0.23_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 894 ],
            "I3": [ 1121 ],
            "O": [ 1119 ]
          }
        },
        "rom.0.23_RDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1122 ],
            "I3": [ 808 ],
            "O": [ 1117 ]
          }
        },
        "rom.0.23_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1103 ],
            "I3": [ 1123 ],
            "O": [ 1124 ]
          }
        },
        "rom.0.23_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1124 ],
            "I3": [ 1125 ],
            "O": [ 1126 ]
          }
        },
        "rom.0.23_RDATA_3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 896 ],
            "I3": [ 1127 ],
            "O": [ 1125 ]
          }
        },
        "rom.0.23_RDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 794 ],
            "I3": [ 1128 ],
            "O": [ 1123 ]
          }
        },
        "rom.0.23_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1101 ],
            "I3": [ 1129 ],
            "O": [ 1130 ]
          }
        },
        "rom.0.23_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1130 ],
            "I3": [ 1131 ],
            "O": [ 1132 ]
          }
        },
        "rom.0.23_RDATA_4_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1133 ],
            "I3": [ 1134 ],
            "O": [ 1131 ]
          }
        },
        "rom.0.23_RDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 883 ],
            "I3": [ 975 ],
            "O": [ 1129 ]
          }
        },
        "rom.0.23_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1099 ],
            "I3": [ 1135 ],
            "O": [ 1136 ]
          }
        },
        "rom.0.23_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1136 ],
            "I3": [ 1137 ],
            "O": [ 1138 ]
          }
        },
        "rom.0.23_RDATA_5_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 898 ],
            "I3": [ 1139 ],
            "O": [ 1137 ]
          }
        },
        "rom.0.23_RDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1140 ],
            "I3": [ 790 ],
            "O": [ 1135 ]
          }
        },
        "rom.0.23_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1097 ],
            "I3": [ 1141 ],
            "O": [ 1142 ]
          }
        },
        "rom.0.23_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1142 ],
            "I3": [ 1143 ],
            "O": [ 1144 ]
          }
        },
        "rom.0.23_RDATA_6_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 900 ],
            "I3": [ 1145 ],
            "O": [ 1143 ]
          }
        },
        "rom.0.23_RDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1146 ],
            "I3": [ 800 ],
            "O": [ 1141 ]
          }
        },
        "rom.0.23_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1095 ],
            "I3": [ 1147 ],
            "O": [ 1148 ]
          }
        },
        "rom.0.23_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1148 ],
            "I3": [ 1149 ],
            "O": [ 1150 ]
          }
        },
        "rom.0.23_RDATA_8_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 902 ],
            "I3": [ 1151 ],
            "O": [ 1149 ]
          }
        },
        "rom.0.23_RDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1152 ],
            "I3": [ 786 ],
            "O": [ 1147 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1153 ],
            "Q": [ 721 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 208 ],
            "Q": [ 999 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1154 ],
            "I1": [ 1155 ],
            "I2": [ 220 ],
            "I3": [ 1153 ],
            "O": [ 1156 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1157 ],
            "I3": [ 1153 ],
            "O": [ 210 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1158 ],
            "I2": [ 1159 ],
            "I3": [ 220 ],
            "O": [ 207 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1160 ],
            "I2": [ 1161 ],
            "I3": [ 220 ],
            "O": [ 1157 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1162 ],
            "I2": [ 1163 ],
            "I3": [ 220 ],
            "O": [ 209 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1164 ],
            "I1": [ 1165 ],
            "I2": [ 1166 ],
            "I3": [ 1167 ],
            "O": [ 1168 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1169 ],
            "I2": [ 1170 ],
            "I3": [ 220 ],
            "O": [ 1164 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1171 ],
            "I2": [ 1172 ],
            "I3": [ 220 ],
            "O": [ 1165 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1173 ],
            "I2": [ 1174 ],
            "I3": [ 220 ],
            "O": [ 1166 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 1176 ],
            "I2": [ 220 ],
            "I3": [ 1177 ],
            "O": [ 1178 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1179 ],
            "I3": [ 1180 ],
            "O": [ 1177 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 1157 ],
            "I3": [ 1178 ],
            "O": [ 1167 ]
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1181 ],
            "I2": [ 1182 ],
            "I3": [ 220 ],
            "O": [ 1153 ]
          }
        },
        "rom.0.23_RDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1183 ],
            "I3": [ 811 ],
            "O": [ 1184 ]
          }
        },
        "rom.0.24": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
            "INIT_1": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00",
            "INIT_2": "xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00",
            "INIT_3": "xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
            "INIT_4": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
            "INIT_5": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00",
            "INIT_6": "xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00",
            "INIT_7": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
            "INIT_8": "xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10",
            "INIT_9": "xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
            "INIT_A": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
            "INIT_B": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00",
            "INIT_C": "xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx01xx10xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00",
            "INIT_D": "xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx10xx01xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00",
            "INIT_E": "xx00xx01xx01xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx10xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx11xx11xx00xx00xx01xx11xx00xx00xx11xx11xx00",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.24_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1193 ],
            "I3": [ 1201 ],
            "O": [ 1202 ]
          }
        },
        "rom.0.24_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1202 ],
            "I3": [ 1203 ],
            "O": [ 1204 ]
          }
        },
        "rom.0.24_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 767 ],
            "I3": [ 1205 ],
            "O": [ 1203 ]
          }
        },
        "rom.0.24_RDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 979 ],
            "I3": [ 911 ],
            "O": [ 1201 ]
          }
        },
        "rom.0.24_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1189 ],
            "I3": [ 1206 ],
            "O": [ 1207 ]
          }
        },
        "rom.0.24_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1207 ],
            "I3": [ 1208 ],
            "O": [ 1209 ]
          }
        },
        "rom.0.24_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1210 ],
            "I3": [ 918 ],
            "O": [ 1208 ]
          }
        },
        "rom.0.24_RDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 754 ],
            "I3": [ 806 ],
            "O": [ 1206 ]
          }
        },
        "rom.0.24_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1185 ],
            "I3": [ 1211 ],
            "O": [ 1212 ]
          }
        },
        "rom.0.24_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1212 ],
            "I3": [ 1213 ],
            "O": [ 1214 ]
          }
        },
        "rom.0.24_RDATA_5_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1215 ],
            "I3": [ 920 ],
            "O": [ 1213 ]
          }
        },
        "rom.0.24_RDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 802 ],
            "I3": [ 750 ],
            "O": [ 1211 ]
          }
        },
        "rom.0.24_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1197 ],
            "I3": [ 1216 ],
            "O": [ 1217 ]
          }
        },
        "rom.0.24_RDATA_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1217 ],
            "I3": [ 1218 ],
            "O": [ 1219 ]
          }
        },
        "rom.0.24_RDATA_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1220 ],
            "I3": [ 922 ],
            "O": [ 1218 ]
          }
        },
        "rom.0.24_RDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 813 ],
            "I3": [ 762 ],
            "O": [ 1216 ]
          }
        },
        "rom.0.2_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 969 ],
            "I3": [ 1221 ],
            "O": [ 1116 ]
          }
        },
        "rom.0.2_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 967 ],
            "I3": [ 1222 ],
            "O": [ 1121 ]
          }
        },
        "rom.0.2_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1223 ],
            "I3": [ 965 ],
            "O": [ 1127 ]
          }
        },
        "rom.0.2_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1224 ],
            "I3": [ 963 ],
            "O": [ 1134 ]
          }
        },
        "rom.0.2_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 961 ],
            "I3": [ 1225 ],
            "O": [ 1139 ]
          }
        },
        "rom.0.2_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 959 ],
            "I3": [ 1226 ],
            "O": [ 1145 ]
          }
        },
        "rom.0.2_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1227 ],
            "I3": [ 957 ],
            "O": [ 1151 ]
          }
        },
        "rom.0.2_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1228 ],
            "I3": [ 971 ],
            "O": [ 1229 ]
          }
        },
        "rom.0.2_RDATA_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1229 ],
            "I3": [ 904 ],
            "O": [ 1230 ]
          }
        },
        "rom.0.2_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 1231 ],
            "I3": [ 1230 ],
            "O": [ 1232 ]
          }
        },
        "rom.0.2_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 999 ],
            "I2": [ 1109 ],
            "I3": [ 1184 ],
            "O": [ 1231 ]
          }
        },
        "rom.0.3": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0100001100110100000011011111010001100001001100000000101100111000000011100111000000001011101110001000011100110100000011111111000010001001011101000100001100110001000001110011010000000010101100000000001100110000000011110111000000001011011110000000011100110000",
            "INIT_1": "0000001110111100000000110011000000000001001100011000001100110000000011110011110001000110101100000000011110110000010110100011001000011010001111000000000100110001001011011111000000100101001101000001001000111000000010100010000100010110001100000000101100111000",
            "INIT_2": "0000101111111000000011110111000000001011011110001000100101110100000010110011110000100101001101000000001000111000000010110011010000000011001110000001101010111010000000110011000000000001010100100000011100111100000000110011100010000010001100000000101110111000",
            "INIT_3": "0100111010111000000010111011100000000011111110000010110101111100000000010011000001000011001100000010110101111000001100000011000000001110111000010000001110111000001010010011100100000111001100000000000110111000000000111011010000110000101100000000001010110000",
            "INIT_4": "0001111000111100000010101011100000001011011101000000111101110000000010110111110000000011001100000000000111010110000001110011010000000011001100000000101001110100000000110011000000000111011110000010010100110000000011011111010001000011001100000010110100111100",
            "INIT_5": "0001101010110000001011010011110000010010101100000010100011100101001100001011100000001111011111000010010100110100000101000111010000110100101110000000101110110000100001100111000000101001111111000000101111110000001111000111110010001101011101010110000110111100",
            "INIT_6": "0000001100110000000000010001001000000111001111000001001010110000001000000011000000001011111101000000001100111000001101000011000000000001011101000001001000110100001101000111010001100100001100000000011100111100011100000011000000001011001111000000000100110100",
            "INIT_7": "0000101101111000010000110011010000000101011101000100101110110000100000110011000000001110011100000000011110111100000000110011100000001011001111001000110101110000000010110011010000000111011101000000001000110000000000110011000001000011001100000000101100111100",
            "INIT_8": "0000101111111100000011110111000001000011001100000000110111110100000000111111110000000111101101000110110010111000000010111011100000001111011100000000101100111000000001010111000000000111001100000000111110110100000100101011000000001110011000010000011100110100",
            "INIT_9": "0000101000110010000000111011000000001111001100000000101101111000100010010111000000011110001110001010010100110100000000100011100000000111011100000000101110110000000010110011110000000111001100000000000100010010000011110011010000000011001100000000011011110000",
            "INIT_A": "0000011100111100010001101011000000000111001111001000001101111100000011110111110000000101001100000000111111110000000001110011010000000011101100001000011001100001000011111011100000001011011110000000011100110000000000010011010000000111001100000001001010111000",
            "INIT_B": "0101001000110000001011010111100000000010001100000000101111110000001100000011100000001111011111000011010000110000000111001101011000100101001101000001001010110000001000000011100000001111111111000000001100110000001001010011000000001001111101000100101100111100",
            "INIT_C": "0000000100110100010000110011010000000111101101100000101110111000000011100110000101100001001100010000111111110000011100000011000000000101011101000000011100110000000100101011100010100000001100000000101111111100001111001111000000111000001110001000110101110100",
            "INIT_D": "0000101101111010010000110011000000000101010101100000011110111100000010111011100000000010001100000000101110111000100001110011010000000011001100100000000100110000000000110011110000100101001101010100111010111000000010111111010000100001011110010000101101111000",
            "INIT_E": "0001101011111000000011111111001001000011001100000000010101110100010000110011000000001011001110000000001000110000000001110111000000000011001110000000111101111101100011010111010000000111111100001001011001110000000010101011000010000011001100001000001100110000",
            "INIT_F": "0000101001111000000001111111110000001111001111010100001100110000000000010011010000100001101110001000011100110100010001100011100000000011101110001000001100111000000011110111110000000101001101000100001100110001000011110011110000000011101100001000001000100001",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1233, 1234, 730, 1235, 1236, 1237, 726, 1238, 1239, 1240, 722, 1241, 1242, 1243, 717, 1244 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.3_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1239 ],
            "I3": [ 1245 ],
            "O": [ 1205 ]
          }
        },
        "rom.0.3_RDATA_2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1246 ],
            "I3": [ 1236 ],
            "O": [ 1210 ]
          }
        },
        "rom.0.3_RDATA_4_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1247 ],
            "I3": [ 1233 ],
            "O": [ 1215 ]
          }
        },
        "rom.0.3_RDATA_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1248 ],
            "I3": [ 1242 ],
            "O": [ 1220 ]
          }
        },
        "rom.0.4": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1001011100000001011000110110100111010011000001111000101101100100100111110001101011110011100000111110011100011010000001110011010001011001000010011101001100000111101010110000101110000111000011101100001100000111111001110001101001000011000001110001111100001001",
            "INIT_1": "0000111100101101010101111000100110010111000000110101101100000111100010110010000110000110000011101110001100000011111100110000101101000011000001111101001100000001011111110010010110000011000000111100001100000010110010110000011110010011100001110100001100000011",
            "INIT_2": "1001001110010110111001110001101001000011000000110110100100010100011100110010010110100011000000111101001100001010110010110000111111110011000010110100001101000011110100110000000111000011000010111000001110000011110000110000101011101011000000111111001110000011",
            "INIT_3": "1100001010000010111000111000001101001011001010010100001101000011110101110000000111010011000001111000101100110000110000110000001010010011001101001110001100000011010000110000001111011111000001010001111100100001010110110010010110000011011001001100011100101101",
            "INIT_4": "1000101100100001101001111000011010101111000110101110011100011010010000110000001111000011000000011111001100000011100000110000001111000011000000101010111100011010100101110000101111100111000111100100011110001101011110110010000111110011000001111000101100100001",
            "INIT_5": "0111001100101101100010110010000110010111000000101100011100110000111000110000001101000011010000111101011100010100110000110100001101110011001011011000101101100100101011110001111010010011100101100100101100001011010000110000001101001001000010010111001100101101",
            "INIT_6": "1100001100000001100101110000001110000011100000111000011100001110111010110000001110010011000110101111001100001011000100111000110111000011000101101111001100000111101000110000001111000010100000101110001100000011111100110000101101000011000001111011001100000101",
            "INIT_7": "0100001100000111010111110000110111010011010000110101101100101101100010110100011000110011000111101001001100111000111100110000101101000011000001111100000100000101111100110000011110100011000000111100001110000010111000110000011111110011000010110100001100000111",
            "INIT_8": "1001001110010110111001110001101001010111100011010100101101101001001001110011110000001011001010011100001010000010110000111000001111110111001111000100001100000011110111110001110011010011000101101010101100101001100001110000111010111111000110101100111100001011",
            "INIT_9": "1100101100001011100100110000111111100111000110100100001100000111010110010000100111010011000001111010001100000011110000110000101010100011000101101110101100001011010000110000001111000111000000011100001101001011001000110000101111000011000000101001101100111100",
            "INIT_A": "1010101100001011100001100000111010001111001111001110001100001011000100110000011111010111000001010000111100100101100000110000001110000111000011101011111100011010111000111000001101000011000001111001001100000101111000110001011001011011000011111000101101100100",
            "INIT_B": "1101001100000111100010110011000011000011000000101100011100110100111101110000111100010011000000111100011100000101011110110010000110001011000000111000011100001110110000110000011111110011100001111111011100001111010101111000110101001011001101000101101100101101",
            "INIT_C": "0100101100001001110100110000111110000011000000110110001100001010101011110001101011001011000010110000011100110100011111110000000111000011010000111101001100000111100010110110010011101011000010111001001110010110111101110001111001000011000000111100000100000001",
            "INIT_D": "0100001100000111010111110000110111000011010000110010001100101001111000110000001011101111000011111100001100000011111001110001101001000011100010011011111100000011111110110010010110101011000010110110001000000010100101110001101011110111000011110100001100000111",
            "INIT_E": "1001001110010110000001110011010001110111000010011100001101000011110100110000011110001011011001001101001100000011011110110100001111110111000011110001001100000111110000010100000100100111001011011000001100010010000110110010110011101011000000111111011100001111",
            "INIT_F": "1110001110000111111100110000111111000011000001110100001110001001110100110000001111010011000001111010001100000011110000100000101011100011000000111110001100001011010100110100001101111111000101001101001100000111100010110010000110000111000011101110101100001011",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 728, 1249, 953, 1250, 724, 1251, 949, 1252, 719, 1253, 945, 1254, 732, 1255, 941, 1256 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.5": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100000110010111110100101101001111100000101010111111000010000110111100011000011111110000111101111101000001000011111000010100101111110010111110111110000010101011111000000110001111100001101111111110000011001011110100000100001111110000010111111101001101001011",
            "INIT_1": "1101001100000111111000000101100111010001001001111110001000001011111100001000011111100001100111111110000011110011110100000100001111000000100101111100000011010011110000101000001111001000110000111101000011110011110001001100001111100001111100110110100001000011",
            "INIT_2": "1110000111100111110100000100001111110000010111111101001001111011110000101000101111000000110100111101000011001011111000001101001111000000010000111100000001101011110000001101001111010000110100111001010010100011110000001101001111000000111000111110000011100011",
            "INIT_3": "1110000011001011111000001111011111000010010000111100000011011111110001001101001111000000001000111110000010010111110001001100001111000101011110111111000011110111011110000101011111000100110000111111001100100111111000100000101111000000110000101110000011001011",
            "INIT_4": "1100000010010111111000010011001111011001100100111101000001000011110100000111111111000000100101111101000011011011101101001010101111000000111010111101100110010011111100011111011111010000000001111101000011000001110100100111101111100000101010111111000010000111",
            "INIT_5": "1110001000001011111100001000011111100001101111111100000000101111111100001111011101111000010101111110010011100011110100001101001111000010100010111111000010000110110110011010011111100001111001111100001001000011110100001100011111010010011100111100001010001011",
            "INIT_6": "1100000011110011110100011000011110010100100000111100000110111111110011001110001111100001111001111100000001000011110100011100000111011000110100111100000010100011110100001000011111000000110000111110000011110011110100000100001111000000111000111110000110010111",
            "INIT_7": "0111100001000111110001100111101111110000110100111110001010101011111100001000011011110011100000111110000111100111110000000100001111000000110001111111000011010011110000001010001111010000100001111100000011000011110000001110001111010000010000111100000011000011",
            "INIT_8": "1110000111100111110100000100001111100100010110011111001001110011110000111000101111100010000011111100000011101011111100001111011111000000010000111101000011010111110001000111101111100000000010111100000011101011111000011010111111011001100100111110000001001011",
            "INIT_9": "1110000010000111111000011110011111010000010000111100000010010111111100100111001111000000101000111110000011000011111100001100101111000001111000111100010001000011110000001101001111100000111000111101100011010011100101101010001111000000110000111100000101101011",
            "INIT_A": "1100100011000011111000011010111111110001111101111100000001000011110100011101011111000100110000111110001100100011110000001101001111100001100111111100100111100111111000001110011101101000000101111101000111100011110100001101001111000010100010111110000011000010",
            "INIT_B": "1110000010101011111100001000011111000000100100111100000001111111110001000100001111010001110101111101000011000011110100100111101110110100101010111110000110111111111100001000111111100000111000111101000000010011110001001100000111110010011100111100001010001011",
            "INIT_C": "1101001001101111111000000000101111000000110000111110001011101011110110011001001111100000010010110110100101000011110000100111001111010000110100111110000010101011111100001000011011000000111001111110000111100111110000000101001111010000110101111111000011111011",
            "INIT_D": "1101000011000111110000100111101111010000110110111001011010001011110100001100001111011000111100111111000011110111110100000100001111110000010011011101000110001111111000000000101111001000110000111110001011101011111000011110011111000100010000111101000011010111",
            "INIT_E": "1110000111100111011010010100001111000010111110111101000011010011111000001010101111110000100001101110000011001111111100100000111111000100010000111101000111010111110100001101001111000011100010111100000011000011110100111101011111000000111000111100000000010011",
            "INIT_F": "1110000011100111110100001100111111010000010100111111000011100101110100001101001111000000101000111110000011000011110100001100001111110000111101111100000001000011110000001001011111000110011010111100000010000011111100001000011111010001001110111100100011110011",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 951, 1257, 1227, 1258, 947, 1259, 1225, 1260, 943, 1261, 1223, 1262, 955, 1263, 1221, 1264 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.6": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000110111010001001010101110000010000110111000000111101111100001000111101110000100000100110001000001110111010000111100111100001000001010110000000000110011001000001011101110001001001001110110011010010011100000000101000111100010100110110001101000011111110010",
            "INIT_1": "0000110011000001000011011111001000001000110000111111000011110010011110111100000101001001111000010000010011000000010010011101000000001100110100010000111111010000000010101001010000001100110000000000111011000000000011111110000000000100110100000000110111000000",
            "INIT_2": "0000010011010000101101101101000010100111110001101000001011100010010110011110000000101101110100000000110011100100000011111110000000000101011010001011010011010010000011011101000000001010110000000000110011100000010010011101100000011111111100000000010011000000",
            "INIT_3": "0000111011001000000001001100000000001100110000001000011111100000000011011101000000001000100101100111101011100001011010011111000011110000111100100000010011000100010010001101000010100101111100000010100011000011111100011110001000101110110100000001111111110000",
            "INIT_4": "0111101111100001101001101100001100011110111000010101000101101000100001111110011001011000110100010000100011000000000011001100100001001011110010000001111011100001000001001100010000011101110100011010010111110000001010001100001000001100110010000111101111100001",
            "INIT_5": "0010101010110110011110111110000101001011110110011111000011110011000001001100010000001101110001000000110111010000001010101110000001011000111100000111100111100001000111111111000100000100110100001010010011100000010110011110000010100000111000100101100011110000",
            "INIT_6": "1000011111110000000010001100000100001100110000000100100111010001000011101110000000000100110100001011010011100000000011011111000000001010110000000000110011100000010110111100000100101100111000000000010011000000000111101100000000001100111001001000011111110001",
            "INIT_7": "0000110011010000101001011111001000101010111000000101100011011000011110101110000100011110111000010000010011010000101101001110000000001110111100000000100011001000000011001110000001011010110000010010110011100000000011111110000000010100011010000000111011000100",
            "INIT_8": "0000010011010000101101001111000010100111110100100010101011100010010110001111000001001001110000110000111011000000010000011101000000011101110100000000110111000000000011011101001000101010101101100010111011100000010010011101000100011110111000010000010011000010",
            "INIT_9": "0001111011100001000001001101000000001100110100000000110011010001100000101100001000001100110000000010110011010000000011011110000000001111111000000000010001101000000011011100000000001101110100000000101011000000000011001110000000001110110000000001111111110010",
            "INIT_A": "0010111011100000010010011101100100000101110000000001110111010000000011001110000000001101110100000010100010010110000011001100000001011000111100010001111111110000000001001100000000001100110100010000111111010000001010001100000000001100111000000000110011001000",
            "INIT_B": "1000011011100000011110101110000101101001111100011111000011110010000101010110100000001100110001000000110111010000001010001100001000001100110010000100100111011001000111111111000100000100110000000001110111010001000011011101000000101000110000100101100011110000",
            "INIT_C": "1000011111110010001010101011011000111110111100000000110011000000000111101110000100000100110000100101100111000000000011111101101000101010111000001000011011000000011110011110000100011111111100000000010011010000101001001110000000001101111001000000100011001000",
            "INIT_D": "0000110011010000101001111101001000101010111000000101100011110000011110001111000000001110111000000100000111010000000111011101000011110000110100100000100011000001111100001110001000101110110000000000110011001000000001001101000010110101111100000000110011000100",
            "INIT_E": "0000010011010000111100011110000000101111110100000010101011100000100001101110000001111010111000011010010011100000010100001101001110010111111000000000110011000100000010001100000001011000111100000000110011010000111100101100000000011111111100000001010101111001",
            "INIT_F": "0000110111001000000001011101000000001111111000000001111111110000000010001100000000001100110000000010110011010000010010011101100000000100110001000001110111010000010110011100000100001101110100100010101010110100011110101110000101011000111100110001111111110000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1226, 1265, 1247, 1266, 1224, 1267, 1246, 1268, 1222, 1269, 1245, 1270, 1228, 1271, 1248, 1272 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.7": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000111010000000110011110101100010001101001011011101111000001100000011100000111100100110000001000100110100011100000011110010111011001110000010100100110000001100100011000000110000001111000111100000110000000100100011100010110110001101000011010000110000101010",
            "INIT_1": "0100110000001100001011010101100000011001000010000000110000011100111011010000111100001110000111100001110000000101010111000000110110001111000011110000110000101000010011110101100000001110011110100000111000011110010011010000010000001110111000011100111110000110",
            "INIT_2": "0010011100010101110011001111001110001101101001110000110000001000100011110101100010001111010110000000111100011111010011010000010000001110101001001000110100001101000011100010101001001111010110001000111000101100101011010100100100001101000001001100111110110101",
            "INIT_3": "0000111100011111010011010000010001001111101001001000110110100111000011100010101001001111010110001100111000101100000011100001111000001101000001001100111110110101110011000000110000001100000010000000110000001100000011000101100110111100000011000000111000011110",
            "INIT_4": "0000111100001111010011110010110000001100000001010100111000101110000011010000110110001100000010000100111100111111000011101000010010001110001011000100110000000100100011000001110011001110000011011000110100001101000110010010100010001101110000111000111001011001",
            "INIT_5": "0000110000001100000011100010110101011100000011011000110000000101000011000000110001001101000111000000110000001000110011000000110001001100001011001100110000001110000011110001111100100111000101010100110000001101100011010000110100001100000010101000110101011000",
            "INIT_6": "1000110000001000001011000000110011001100110100111000111110100100010011010000010000001110100101110110110100011100000011010000110110011001001010100001111000001100100011100010111000001110000011101000110100010101000011010001110100001110000111101100110000101010",
            "INIT_7": "0101110000001101000011000000101010001100000011001000110101111010111011000000111000001110000111110010011100010100010011110011110010001100000011000000110000001000100011110011110110001101000111010000111010100100000011010001010110001101000011000000111000001111",
            "INIT_8": "0100111110100100010011010001110000001101000011011001101100101000110011100010110010101100000011110000111000011111010111000000010001001101001111001000111110000111000011000000100011001111011110001100111000101100010011110001111000001100000101010000110001001001",
            "INIT_9": "0100111000011111011001110000010001001101000111000000110100001101000011000000100001001111111100001010110000001110000011100000111000001101010100001000111010110101000011010000110100001100001010101000110000011100000011000000110011001100000011100000110101010000",
            "INIT_A": "0000111010100100000011000000110100001100000001000000110100011100000011010001110100001110000010001000110000011100110011010001110000001110000011100000110000010101100011101011010101001101000111000000110000001000101011000000110011001101000111011100111000101100",
            "INIT_B": "1000111000101100100011110011110100001111101101000100110100010100100111100010110100001111001111110000111000001010100011110010110001011110101001011000111100001100010011010000010000001111010110000000110010100110100011000000110000011001000010000000110000001111",
            "INIT_C": "0010110000001010010011000000110000001100000011110001111000001111000011000000010010001100000011010100110000001110100011000000100001001100000011000000110000001111010011000000110000011100001011100010011000000100010011010000110000001100000011000110110000001010",
            "INIT_D": "0000110000001110000011100000101010001100000011000000110000101101010011000000110000001100000001000000110000011100000011000000111010001101000011010011100100001010000011000010110101001100000011000001111000001111000011000000010010001100000011001000110100001101",
            "INIT_E": "1000110000011101010011000010110000001100000010001100110000001100000011000001111010001100000011000000110100001101001001100001010101001100001011000000110000001100000011100000101010001100000011001000110000001100000011010000110100001100000001000000110000011100",
            "INIT_F": "0000110000000100100011000000110101001100001011001001110000001101000110010000100000001100000011111100110000001100001011000000111001001100000001000100110000001100100111000000110100001100000010001100110000001100000011000001111000101100000011100100110000000100",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1273, 1274, 1032, 1275, 1025, 1276, 1018, 1277, 1278, 1279, 1010, 1280, 1006, 1281, 1038, 1282 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.7_RDATA_6_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 716 ],
            "I2": [ 1278 ],
            "I3": [ 760 ],
            "O": [ 1283 ]
          }
        },
        "rom.0.7_RDATA_6_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 836 ],
            "I3": [ 723 ],
            "O": [ 1284 ]
          }
        },
        "rom.0.7_RDATA_8_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 716 ],
            "I2": [ 1273 ],
            "I3": [ 752 ],
            "O": [ 1285 ]
          }
        },
        "rom.0.7_RDATA_8_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 844 ],
            "I3": [ 731 ],
            "O": [ 1286 ]
          }
        },
        "rom.0.8": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1110001000011001100011100100110110110000110011000111000000001110000100000100110000011010000011100011000000011100111000001100110011110010000011110011001101001100001100000100110001010001010011010011000000001100101100001010110011100000000011000111001100001100",
            "INIT_1": "1011001010001101111000100000110001110000010011001111001011001110011100010000111101010000010011010101101100001111001100100000110110100010000011101010010110001111111001110000110010110000101111001101000000001101000110111000111111011010110011010001100000001111",
            "INIT_2": "0101101011011110000110000000111101100010100011101011000010001100001001110000111001110001000011101101000001011100100110110000111101011010010011011100101010001100101100001000111010100111000011101111000111101100011100010000111011010001001001101101101001011100",
            "INIT_3": "1101000001011100100110110000111100011010000011010010001000001110101100101000110010100101000011101111000011101100110100000100110101011010100011101101101001011100101100001000110111100010000110011011000000001101101001011000111101110001000011101101000000001101",
            "INIT_4": "0111000001001110010100000100110100110010100011100011000001001110011000000000110010110010010011100111000000001111001100101000110000110010000011100001000001100110011100000100111000011000100011110010001000001110101001011000111111011010110011000111000100001110",
            "INIT_5": "0011000010001100101100101000111011010001000011011010011010001111001100000000110000110001000011010010000000011001001100001000110010100100110011010011000100001111010100000101110011100100011011010011000000001101001000000000110010110000000011100010010110001101",
            "INIT_6": "0011000010001100101100000000110010011011110011000111000000001110110100011110011011100101010011010011000100001111001000000000110000100101111011011001101010001110011100000000111010010000110011010101100001001110101100011000110111100000100011100111000100001101",
            "INIT_7": "1001100000001111001000000001100110011000000011111010010110001101001100010000111001010000000111000111000101001101001100001000110100100010000011000011000000001100111100001110110001110011010011011001000010001100011100010000110100110000000011000110001010001110",
            "INIT_8": "0101100011011110001100010000110100100000000011001010010101101101111100001000110000110001000011110001000101001101011100010000110010110000100011010010001010001100001100001000110001001101100011001111000010101100110100000000110001110000000111001111000111001101",
            "INIT_9": "0000010001001101011100000101110000110001000011010010000000001110001100011000110000110000110111000011000000001110000100000100110001110010000011000110010001101101010010000000111000011010000011001011001011001100111100101000111000110001000011100001000001100110",
            "INIT_A": "0000110100001110000100000000110000110000100011000011000000011100001000000000110000110000001011001111001010001100110110100000110010010000010011000011001001011100010011100100110100011001000011110010000000011011001100101000110011011010000111000011000100001110",
            "INIT_B": "1111000011001110011100100000111110010001010011010111001010001111111100010100111111100010000011101111001010001111111001011100111001110001100011110100111100001101110001010010011010011010010011110011000010001110011000000000110000110000010011000011000011001100",
            "INIT_C": "0011000010001100001100100000110001110000010011001001000001001100001100010000110000110000000011001011000010001101001000000011100100110010000011000111000001001100001100000000110111010000100011000011000000001100001001010000110000100000100011000111001100001111",
            "INIT_D": "0110000000001100001100001100110000110001000011000011000010001100001100000000110100010000001001110011001001001100001100000000110000100000000011100011000010001100001100001000110000110000000011010101000000001100001100010000110000110000000011000010000000001110",
            "INIT_E": "0111000001001100001100001001110000100000000110010011000000001100101100001100110000110000001011000001000001001100011100001100110000110000100111000010000000001100011100001000110000110001000011000011000000101100000100000100110000110000100011010011001001001100",
            "INIT_F": "0001000100100110001100000000110010110000100011010010000000101100001100000100110001110000010011000011000000011110000100000000110000110000100011000011000000001111001000000010110000110000010011000011000000001100101100001100110010010000000011000011000010001100",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1089, 1287, 1084, 1288, 1289, 1290, 1074, 1291, 1069, 1292, 1064, 1293, 1059, 1294, 1094, 1295 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.8_RDATA_7_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1289 ],
            "I3": [ 774 ],
            "O": [ 1079 ]
          }
        },
        "rom.0.9": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011110011100101011110001010010000110000001100000111000001010000001101001011000000110000000110100011000000100000001100001011000010111100111100100011000000110000001101001001000001110100011100001011100010110000001100001011001010100001000010001111000000110011",
            "INIT_1": "0011000000100010111111001010010110110000101100000011010000110001011101000100010100110000001100010011110011011011101110001110000010111000100110100011000000100111011110001010010100110000011100011001001011010001101101011101101010110000000110000111000011100010",
            "INIT_2": "1011000010011010011100001110001010110100110011110011110001110010011110001011000100110100100100000011110010011011001111011101101010110000001100100010100100100010001100000011001001111000101001010011000000110001011101000101000010111100010110101011000000011010",
            "INIT_3": "0011110010011011101101011101101010110000011000100011001000110000001100000011001001111000101001010011000000110001000100100001000110110100010110101011000000011010001100000010001011111100101001011011000010110011001100000111000111110100110100001011100001011010",
            "INIT_4": "0011000010010001011101000111000001111010101100001011100000110000001000010010000010110000101100100011010000110001001101000011000000110001000100000011010001110000001110000011000000110000101000001011101000110000001101000110011100110100001100011011010010010000",
            "INIT_5": "0011100000110000011101000111000000010010000100001011010010110001001100000011000000110000001000000011001000110000001111001011000000110000011100000111010100010000001101000011000110110000001100010011100000100000101101000011000000110000101100100011110010110000",
            "INIT_6": "1011001000110000101110001011001000110100001100011011000011010000001101000101100100110000001100000011010011100000001100100011000011111100000011010011000001110000011111001001000001110000010110010011001001110000001100000110000000111100101100010011000000110000",
            "INIT_7": "1011100010100010101100001011000001111000111100100011000000110000111101001001000000110100001100010011000000110000001110001010001001110000011100100011100010110000001100001111000000110000110100010011100010110000001101000111000100110000001100001110111111100000",
            "INIT_8": "1011000010110010001100000010000000110010001100001011100000100111011101000011000101110000010001010011010001110001101101000110010010111000010010001011000010011010001110000011001001111000110011100011010000110001000101100001000100111100011100010011000000011000",
            "INIT_9": "0111000001100100001100000011000000110000001000000011001000110000001111001011001011110000110110100011000111010000001100000111000101110000111100011011000010011010011000010010000010110010101100000011100010100100001100000011001001110101000100000111000001100101",
            "INIT_A": "0111010000010000001100000011000000110100011100000011100001100010001110000011000010110000101100000011100010100100011100000100111110010110110100010011110001100101101110000011000001110000001000000011001000110000011111001011000001110000010011111011010011010001",
            "INIT_B": "0111100011110011011100001101000001111000011001111011011011110001101100001010010011100001111000001111000011100101011110001111001100110000010110101111010010010000111110000111000010111000001001010011000011001010011101000011000000110000001100000011000000110000",
            "INIT_C": "0011000000110001001110000011000000110000001100000001001000010000001101000011001000110000001100000011000000100000111100000011000000111000001100000011000000110000001100000001000010110000000110000011001000110000001100000010000000111100101100100111000001110011",
            "INIT_D": "0010000100100000001100000011000000111100101100000011001000110000001101000001000000110100111100000011100100110000001100000010000000111100001100000011000000110001001100100011000000110100000100000011100000110000001101000011001000110000011000000011110000110000",
            "INIT_E": "0011100010110000001100100010000010110100001100000011010001110000001100010011000001110000000100000011100000110000001100000011000000110010001000001011010000110000001100000011000000111100101100000111000010010000001110000011000000110100011100000011100100110000",
            "INIT_F": "1011010000110000001100000011000000110000001000000111100000110000001100000011001000110000001100000011010000010000101100000011000100110000001100000011100011100000011100001011000000110000001100100011010001110000001100010011000000010010000100010011000000110000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 266, 230, 268, 257, 646, 643, 637, 640, 233, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1152, 1296, 1146, 1297, 1140, 1298, 1299, 1300, 1128, 1301, 1122, 1302, 1303, 1304, 1183, 1305 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "rom.0.9_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 209 ],
            "Q": [ 716 ]
          }
        },
        "rom.0.9_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1299 ],
            "I3": [ 804 ],
            "O": [ 1133 ]
          }
        },
        "rom.0.9_RDATA_5_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 1303 ],
            "I3": [ 798 ],
            "O": [ 1115 ]
          }
        },
        "rs232phyrx_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1306 ],
            "Q": [ 1307 ]
          }
        },
        "rs232phyrx_state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1307 ],
            "O": [ 1308 ]
          }
        },
        "rs232phytx_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1309 ],
            "Q": [ 1310 ]
          }
        },
        "rs232phytx_state_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ 1311 ],
            "I3": [ 1312 ],
            "O": [ 1309 ]
          }
        },
        "rs232phytx_state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1310 ],
            "O": [ 1313 ]
          }
        },
        "rx_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1314 ],
            "E": [ 1315 ],
            "Q": [ 1316 ],
            "R": [ 1317 ]
          }
        },
        "rx_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1318 ],
            "E": [ 1315 ],
            "Q": [ 1319 ],
            "R": [ 1317 ]
          }
        },
        "rx_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698.53-698.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1319 ],
            "I3": [ 1320 ],
            "O": [ 1318 ]
          }
        },
        "rx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698.53-698.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1321 ],
            "CO": [ 1320 ],
            "I0": [ "0" ],
            "I1": [ 1322 ]
          }
        },
        "rx_count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1323 ],
            "E": [ 1315 ],
            "Q": [ 1322 ],
            "R": [ 1317 ]
          }
        },
        "rx_count_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698.53-698.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1322 ],
            "I3": [ 1321 ],
            "O": [ 1323 ]
          }
        },
        "rx_count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1324 ],
            "E": [ 1315 ],
            "Q": [ 1321 ],
            "R": [ 1317 ]
          }
        },
        "rx_count_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1321 ],
            "O": [ 1324 ]
          }
        },
        "rx_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698.53-698.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 1325 ],
            "O": [ 1314 ]
          }
        },
        "rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698.53-698.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1320 ],
            "CO": [ 1325 ],
            "I0": [ "0" ],
            "I1": [ 1319 ]
          }
        },
        "rx_count_rs232phyrx_next_value_ce0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1307 ],
            "I3": [ 1326 ],
            "O": [ 1315 ]
          }
        },
        "rx_data_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 682 ],
            "E": [ 1327 ],
            "Q": [ 1328 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1328 ],
            "E": [ 1327 ],
            "Q": [ 1329 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1329 ],
            "E": [ 1327 ],
            "Q": [ 1330 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1330 ],
            "E": [ 1327 ],
            "Q": [ 1331 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1331 ],
            "E": [ 1327 ],
            "Q": [ 1332 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1332 ],
            "E": [ 1327 ],
            "Q": [ 1333 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1333 ],
            "E": [ 1327 ],
            "Q": [ 1334 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1334 ],
            "E": [ 1327 ],
            "Q": [ 1335 ],
            "R": [ 1317 ]
          }
        },
        "rx_data_rs232phyrx_next_value_ce1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1307 ],
            "I3": [ 1326 ],
            "O": [ 1327 ]
          }
        },
        "rx_phase_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1336 ],
            "Q": [ 1337 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1338 ],
            "Q": [ 1339 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1340 ],
            "Q": [ 1341 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1341 ],
            "I3": [ 1342 ],
            "O": [ 1340 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1343 ],
            "CO": [ 1342 ],
            "I0": [ "0" ],
            "I1": [ 1344 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1345 ],
            "Q": [ 1344 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1344 ],
            "I3": [ 1343 ],
            "O": [ 1345 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1346 ],
            "CO": [ 1343 ],
            "I0": [ "1" ],
            "I1": [ 1347 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1348 ],
            "Q": [ 1347 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1347 ],
            "I3": [ 1346 ],
            "O": [ 1348 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1349 ],
            "CO": [ 1346 ],
            "I0": [ "0" ],
            "I1": [ 1350 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1351 ],
            "Q": [ 1350 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1350 ],
            "I3": [ 1349 ],
            "O": [ 1351 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1352 ],
            "CO": [ 1349 ],
            "I0": [ "1" ],
            "I1": [ 1353 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1354 ],
            "Q": [ 1353 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1353 ],
            "I3": [ 1352 ],
            "O": [ 1354 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1355 ],
            "CO": [ 1352 ],
            "I0": [ "0" ],
            "I1": [ 1356 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1357 ],
            "Q": [ 1356 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1356 ],
            "I3": [ 1355 ],
            "O": [ 1357 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1358 ],
            "CO": [ 1355 ],
            "I0": [ "0" ],
            "I1": [ 1359 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1360 ],
            "Q": [ 1359 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1359 ],
            "I3": [ 1358 ],
            "O": [ 1360 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1361 ],
            "CO": [ 1358 ],
            "I0": [ "1" ],
            "I1": [ 1362 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1363 ],
            "Q": [ 1362 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1362 ],
            "I3": [ 1361 ],
            "O": [ 1363 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1364 ],
            "CO": [ 1361 ],
            "I0": [ "0" ],
            "I1": [ 1365 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1366 ],
            "Q": [ 1365 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1365 ],
            "I3": [ 1364 ],
            "O": [ 1366 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1367 ],
            "CO": [ 1364 ],
            "I0": [ "0" ],
            "I1": [ 1368 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1369 ],
            "Q": [ 1368 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1368 ],
            "I3": [ 1367 ],
            "O": [ 1369 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1370 ],
            "CO": [ 1367 ],
            "I0": [ "1" ],
            "I1": [ 1371 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1339 ],
            "I3": [ 1372 ],
            "O": [ 1338 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1373 ],
            "CO": [ 1372 ],
            "I0": [ "0" ],
            "I1": [ 1374 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1375 ],
            "Q": [ 1374 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1376 ],
            "Q": [ 1371 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1371 ],
            "I3": [ 1370 ],
            "O": [ 1376 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1377 ],
            "CO": [ 1370 ],
            "I0": [ "0" ],
            "I1": [ 1378 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1379 ],
            "Q": [ 1378 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1378 ],
            "I3": [ 1377 ],
            "O": [ 1379 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1380 ],
            "CO": [ 1377 ],
            "I0": [ "1" ],
            "I1": [ 1381 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1382 ],
            "Q": [ 1381 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1381 ],
            "I3": [ 1380 ],
            "O": [ 1382 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1383 ],
            "CO": [ 1380 ],
            "I0": [ "0" ],
            "I1": [ 1384 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1385 ],
            "Q": [ 1384 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1384 ],
            "I3": [ 1383 ],
            "O": [ 1385 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1386 ],
            "CO": [ 1383 ],
            "I0": [ "1" ],
            "I1": [ 1387 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1388 ],
            "Q": [ 1387 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1387 ],
            "I3": [ 1386 ],
            "O": [ 1388 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1389 ],
            "CO": [ 1386 ],
            "I0": [ "0" ],
            "I1": [ 1390 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1391 ],
            "Q": [ 1390 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1390 ],
            "I3": [ 1389 ],
            "O": [ 1391 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1392 ],
            "CO": [ 1389 ],
            "I0": [ "0" ],
            "I1": [ 1393 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1394 ],
            "Q": [ 1393 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1393 ],
            "I3": [ 1392 ],
            "O": [ 1394 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1395 ],
            "CO": [ 1392 ],
            "I0": [ "0" ],
            "I1": [ 1396 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1397 ],
            "Q": [ 1396 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1396 ],
            "I3": [ 1395 ],
            "O": [ 1397 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1398 ],
            "CO": [ 1395 ],
            "I0": [ "1" ],
            "I1": [ 1399 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1400 ],
            "Q": [ 1399 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1399 ],
            "I3": [ 1398 ],
            "O": [ 1400 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1401 ],
            "Q": [ 1398 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1398 ],
            "O": [ 1401 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1374 ],
            "I3": [ 1373 ],
            "O": [ 1375 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1402 ],
            "CO": [ 1373 ],
            "I0": [ "0" ],
            "I1": [ 1403 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1404 ],
            "Q": [ 1403 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1403 ],
            "I3": [ 1402 ],
            "O": [ 1404 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1405 ],
            "CO": [ 1402 ],
            "I0": [ "0" ],
            "I1": [ 1406 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1407 ],
            "Q": [ 1406 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1406 ],
            "I3": [ 1405 ],
            "O": [ 1407 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1408 ],
            "CO": [ 1405 ],
            "I0": [ "1" ],
            "I1": [ 1409 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1410 ],
            "Q": [ 1409 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1409 ],
            "I3": [ 1408 ],
            "O": [ 1410 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1411 ],
            "CO": [ 1408 ],
            "I0": [ "0" ],
            "I1": [ 1412 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1413 ],
            "Q": [ 1412 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1412 ],
            "I3": [ 1411 ],
            "O": [ 1413 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1414 ],
            "CO": [ 1411 ],
            "I0": [ "0" ],
            "I1": [ 1415 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1416 ],
            "Q": [ 1415 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1415 ],
            "I3": [ 1414 ],
            "O": [ 1416 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1417 ],
            "CO": [ 1414 ],
            "I0": [ "1" ],
            "I1": [ 1418 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1419 ],
            "Q": [ 1418 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1418 ],
            "I3": [ 1417 ],
            "O": [ 1419 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1420 ],
            "CO": [ 1417 ],
            "I0": [ "1" ],
            "I1": [ 1421 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1422 ],
            "Q": [ 1421 ],
            "R": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1421 ],
            "I3": [ 1420 ],
            "O": [ 1422 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1342 ],
            "CO": [ 1420 ],
            "I0": [ "1" ],
            "I1": [ 1341 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1337 ],
            "I3": [ 1423 ],
            "O": [ 1336 ]
          }
        },
        "rx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1372 ],
            "CO": [ 1423 ],
            "I0": [ "0" ],
            "I1": [ 1339 ]
          }
        },
        "rx_phase_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1424 ],
            "Q": [ 1425 ],
            "S": [ 1308 ]
          }
        },
        "rx_phase_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1425 ],
            "I3": [ 1426 ],
            "O": [ 1424 ]
          }
        },
        "rx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1423 ],
            "CO": [ 1426 ],
            "I0": [ "0" ],
            "I1": [ 1337 ]
          }
        },
        "rx_rx_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 682 ],
            "Q": [ 1427 ]
          }
        },
        "rx_rx_d_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1307 ],
            "I1": [ 682 ],
            "I2": [ 1427 ],
            "I3": [ 1428 ],
            "O": [ 1306 ]
          }
        },
        "rx_rx_d_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1317 ],
            "I3": [ 1429 ],
            "O": [ 1428 ]
          }
        },
        "rx_tick_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1430 ],
            "Q": [ 1326 ],
            "R": [ 1308 ]
          }
        },
        "rx_tick_SB_DFFSR_Q_D_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1426 ],
            "CO": [ 1430 ],
            "I0": [ "0" ],
            "I1": [ 1425 ]
          }
        },
        "rx_tick_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1307 ],
            "I3": [ 1326 ],
            "O": [ 1317 ]
          }
        },
        "rx_tick_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1319 ],
            "I2": [ 1322 ],
            "I3": [ 1321 ],
            "O": [ 1429 ]
          }
        },
        "scratch_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1431 ],
            "E": [ 221 ],
            "Q": [ 382 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1432 ],
            "E": [ 221 ],
            "Q": [ 379 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1433 ],
            "E": [ 221 ],
            "Q": [ 322 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1434 ],
            "O": [ 1433 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1435 ],
            "E": [ 221 ],
            "Q": [ 319 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1436 ],
            "O": [ 1435 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1437 ],
            "E": [ 221 ],
            "Q": [ 311 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1438 ],
            "O": [ 1437 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1439 ],
            "E": [ 221 ],
            "Q": [ 303 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1440 ],
            "O": [ 1439 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1441 ],
            "E": [ 221 ],
            "Q": [ 405 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1442 ],
            "O": [ 1441 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1443 ],
            "E": [ 221 ],
            "Q": [ 402 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1444 ],
            "E": [ 221 ],
            "Q": [ 374 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "E": [ 221 ],
            "Q": [ 198 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 221 ],
            "Q": [ 698 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1445 ],
            "O": [ 1432 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1446 ],
            "E": [ 221 ],
            "Q": [ 373 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1447 ],
            "O": [ 1446 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1448 ],
            "E": [ 221 ],
            "Q": [ 365 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1449 ],
            "O": [ 1448 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1450 ],
            "E": [ 221 ],
            "Q": [ 362 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1451 ],
            "O": [ 1450 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1452 ],
            "E": [ 221 ],
            "Q": [ 354 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1453 ],
            "O": [ 1452 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1454 ],
            "E": [ 221 ],
            "Q": [ 351 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1455 ],
            "O": [ 1454 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1456 ],
            "E": [ 221 ],
            "Q": [ 348 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1457 ],
            "O": [ 1456 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1458 ],
            "E": [ 221 ],
            "Q": [ 333 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1459 ],
            "O": [ 1458 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1460 ],
            "E": [ 221 ],
            "Q": [ 325 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1461 ],
            "O": [ 1460 ]
          }
        },
        "scratch_storage_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1462 ],
            "O": [ 1431 ]
          }
        },
        "serial_tx_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1463 ],
            "E": [ 1464 ],
            "Q": [ 4 ]
          }
        },
        "serial_tx_rs232phytx_next_value_ce1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 1465 ],
            "O": [ 1464 ]
          }
        },
        "serv_rf_top": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646.3-1664.2",
            "module": "$paramod\\serv_rf_top\\RESET_PC=1'0",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "serv_rf_top",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:3.1-212.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:148.4-210.35",
            "hdlname": "serv_rf_top cpu",
            "module": "$paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\\serv_top",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "serv_top",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:3.1-658.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.alu": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:446.13-463.28",
            "hdlname": "serv_rf_top cpu alu",
            "module": "serv_alu",
            "module_hdlname": "serv_alu",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:2.1-68.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61.4-66.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1466 ],
            "Q": [ 1467 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 1468 ],
            "I3": [ 1469 ],
            "O": [ 1466 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000010010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1470 ],
            "I1": [ 1467 ],
            "I2": [ 1471 ],
            "I3": [ 1472 ],
            "O": [ 1473 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1474 ],
            "I2": [ 664 ],
            "I3": [ 680 ],
            "O": [ 1471 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1475 ],
            "I3": [ 1476 ],
            "O": [ 1477 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1474 ],
            "I1": [ 1470 ],
            "I2": [ 680 ],
            "I3": [ 1478 ],
            "O": [ 1479 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 664 ],
            "I2": [ 1470 ],
            "I3": [ 1478 ],
            "O": [ 1480 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1470 ],
            "I2": [ 1467 ],
            "I3": [ 1472 ],
            "O": [ 1481 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1470 ],
            "I2": [ 1467 ],
            "I3": [ 1472 ],
            "O": [ 1469 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1470 ],
            "I2": [ 1482 ],
            "I3": [ 1478 ],
            "O": [ 1483 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001110000110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 1468 ],
            "I2": [ 1484 ],
            "I3": [ 1485 ],
            "O": [ 1472 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1474 ],
            "I3": [ 664 ],
            "O": [ 1486 ]
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1487 ],
            "I3": [ 1488 ],
            "O": [ 1489 ]
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61.4-66.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1490 ],
            "E": [ 670 ],
            "Q": [ 1491 ]
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 693 ],
            "I3": [ 694 ],
            "O": [ 1490 ]
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1491 ],
            "I1": [ 1486 ],
            "I2": [ 1489 ],
            "I3": [ 1481 ],
            "O": [ 693 ]
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1486 ],
            "I2": [ 1483 ],
            "I3": [ 1469 ],
            "O": [ 694 ]
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1474 ],
            "I1": [ 664 ],
            "I2": [ 1491 ],
            "I3": [ 1489 ],
            "O": [ 1475 ]
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 677 ],
            "I3": [ 1492 ],
            "O": [ 1476 ]
          }
        },
        "serv_rf_top.cpu.alu.i_en_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 670 ],
            "I3": [ 689 ],
            "O": [ 1493 ]
          }
        },
        "serv_rf_top.cpu.alu.i_en_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 1495 ],
            "I2": [ 1496 ],
            "I3": [ 1487 ],
            "O": [ 670 ]
          }
        },
        "serv_rf_top.cpu.alu.i_rs1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1497 ],
            "Q": [ 1470 ]
          }
        },
        "serv_rf_top.cpu.bne_or_bge_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1498 ],
            "E": [ 629 ],
            "Q": [ 680 ]
          }
        },
        "serv_rf_top.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1499 ],
            "I3": [ 1058 ],
            "O": [ 1498 ]
          }
        },
        "serv_rf_top.cpu.branch_op_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1500 ],
            "E": [ 629 ],
            "Q": [ 665 ]
          }
        },
        "serv_rf_top.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 1016 ],
            "I2": [ 1013 ],
            "I3": [ 1017 ],
            "O": [ 1500 ]
          }
        },
        "serv_rf_top.cpu.bufreg": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:369.4-390.31",
            "hdlname": "serv_rf_top cpu bufreg",
            "module": "$paramod\\serv_bufreg\\MDU=1'0",
            "module_hdlname": "serv_bufreg",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:1.1-51.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.bufreg.c_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1501 ],
            "Q": [ 1502 ]
          }
        },
        "serv_rf_top.cpu.bufreg.c_r_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1502 ],
            "I1": [ 1503 ],
            "I2": [ 1492 ],
            "I3": [ 1504 ],
            "O": [ 1501 ]
          }
        },
        "serv_rf_top.cpu.bufreg.c_r_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000001100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1502 ],
            "I1": [ 1503 ],
            "I2": [ 689 ],
            "I3": [ 1504 ],
            "O": [ 1505 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1506 ],
            "E": [ 1492 ],
            "Q": [ 1172 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1172 ],
            "E": [ 1492 ],
            "Q": [ 1169 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1507 ],
            "E": [ 1492 ],
            "Q": [ 1508 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1508 ],
            "E": [ 1492 ],
            "Q": [ 1509 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1509 ],
            "E": [ 1492 ],
            "Q": [ 1510 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1510 ],
            "E": [ 1492 ],
            "Q": [ 1511 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1511 ],
            "E": [ 1492 ],
            "Q": [ 1175 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1175 ],
            "E": [ 1492 ],
            "Q": [ 1176 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1176 ],
            "E": [ 1492 ],
            "Q": [ 1158 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1158 ],
            "E": [ 1492 ],
            "Q": [ 1161 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1161 ],
            "E": [ 1492 ],
            "Q": [ 1181 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1181 ],
            "E": [ 1492 ],
            "Q": [ 1512 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1169 ],
            "E": [ 1492 ],
            "Q": [ 1513 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1512 ],
            "E": [ 1492 ],
            "Q": [ 1162 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1162 ],
            "E": [ 1492 ],
            "Q": [ 638 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 638 ],
            "E": [ 1492 ],
            "Q": [ 636 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 636 ],
            "E": [ 1492 ],
            "Q": [ 641 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 641 ],
            "E": [ 1492 ],
            "Q": [ 644 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 644 ],
            "E": [ 1492 ],
            "Q": [ 647 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 647 ],
            "E": [ 1492 ],
            "Q": [ 1514 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1514 ],
            "E": [ 1492 ],
            "Q": [ 652 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 652 ],
            "E": [ 1492 ],
            "Q": [ 649 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 649 ],
            "E": [ 1492 ],
            "Q": [ 654 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1513 ],
            "E": [ 1492 ],
            "Q": [ 1515 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1515 ],
            "E": [ 1492 ],
            "Q": [ 1516 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1516 ],
            "E": [ 1492 ],
            "Q": [ 1517 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1517 ],
            "E": [ 1492 ],
            "Q": [ 1174 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1174 ],
            "E": [ 1492 ],
            "Q": [ 1154 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1154 ],
            "E": [ 1492 ],
            "Q": [ 1518 ]
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1518 ],
            "E": [ 1492 ],
            "Q": [ 1507 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1519 ],
            "I1": [ 670 ],
            "I2": [ 1520 ],
            "I3": [ 1521 ],
            "O": [ 1492 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 669 ],
            "I3": [ 1519 ],
            "O": [ 689 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 1470 ],
            "I2": [ 1522 ],
            "I3": [ 692 ],
            "O": [ 1503 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 666 ],
            "I2": [ 1523 ],
            "I3": [ 1484 ],
            "O": [ 1504 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 1522 ],
            "I2": [ 692 ],
            "I3": [ 1489 ],
            "O": [ 1523 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 666 ],
            "I2": [ 692 ],
            "I3": [ 1524 ],
            "O": [ 1519 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1474 ],
            "I2": [ 664 ],
            "I3": [ 680 ],
            "O": [ 1524 ]
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 668 ],
            "I3": [ 669 ],
            "O": [ 1521 ]
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 673 ],
            "E": [ 1525 ],
            "Q": [ 677 ]
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1526 ],
            "I2": [ 689 ],
            "I3": [ 1492 ],
            "O": [ 1525 ]
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1496 ],
            "I2": [ 1487 ],
            "I3": [ 1488 ],
            "O": [ 1526 ]
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 1527 ],
            "I2": [ 1528 ],
            "I3": [ 677 ],
            "O": [ 1529 ]
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 666 ],
            "I2": [ 1529 ],
            "I3": [ 670 ],
            "O": [ 1530 ]
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1530 ],
            "I3": [ 663 ],
            "O": [ 1531 ]
          }
        },
        "serv_rf_top.cpu.bufreg2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:392.17-414.32",
            "hdlname": "serv_rf_top cpu bufreg2",
            "module": "serv_bufreg2",
            "module_hdlname": "serv_bufreg2",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:1.1-65.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1532 ],
            "E": [ 1531 ],
            "Q": [ 1533 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1534 ],
            "E": [ 1531 ],
            "Q": [ 1535 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1536 ],
            "E": [ 1531 ],
            "Q": [ 1537 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1538 ],
            "I2": [ 663 ],
            "I3": [ 1539 ],
            "O": [ 1536 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1540 ],
            "E": [ 1531 ],
            "Q": [ 1541 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 663 ],
            "I3": [ 1542 ],
            "O": [ 1540 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1543 ],
            "E": [ 1531 ],
            "Q": [ 1544 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1541 ],
            "I2": [ 663 ],
            "I3": [ 1545 ],
            "O": [ 1543 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1546 ],
            "E": [ 1531 ],
            "Q": [ 1547 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1544 ],
            "I2": [ 663 ],
            "I3": [ 1548 ],
            "O": [ 1546 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1549 ],
            "I3": [ 1150 ],
            "O": [ 1548 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1550 ],
            "E": [ 1531 ],
            "Q": [ 1551 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1547 ],
            "I2": [ 663 ],
            "I3": [ 1552 ],
            "O": [ 1550 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1553 ],
            "I3": [ 1093 ],
            "O": [ 1552 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1554 ],
            "E": [ 1531 ],
            "Q": [ 1555 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1551 ],
            "I2": [ 663 ],
            "I3": [ 1556 ],
            "O": [ 1554 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1557 ],
            "I3": [ 1073 ],
            "O": [ 1556 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1558 ],
            "E": [ 1531 ],
            "Q": [ 1559 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1555 ],
            "I2": [ 663 ],
            "I3": [ 1560 ],
            "O": [ 1558 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1561 ],
            "E": [ 1531 ],
            "Q": [ 1562 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1559 ],
            "I2": [ 663 ],
            "I3": [ 1563 ],
            "O": [ 1561 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1564 ],
            "E": [ 1531 ],
            "Q": [ 1565 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1562 ],
            "I2": [ 663 ],
            "I3": [ 1566 ],
            "O": [ 1564 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1567 ],
            "E": [ 1531 ],
            "Q": [ 1568 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1565 ],
            "I2": [ 663 ],
            "I3": [ 1498 ],
            "O": [ 1567 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1533 ],
            "I2": [ 663 ],
            "I3": [ 1569 ],
            "O": [ 1534 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1570 ],
            "E": [ 1531 ],
            "Q": [ 1571 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1572 ],
            "E": [ 1531 ],
            "Q": [ 1573 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1568 ],
            "I2": [ 663 ],
            "I3": [ 1574 ],
            "O": [ 1572 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1575 ],
            "E": [ 1531 ],
            "Q": [ 1576 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1573 ],
            "I2": [ 663 ],
            "I3": [ 1577 ],
            "O": [ 1575 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1578 ],
            "I3": [ 1068 ],
            "O": [ 1577 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1579 ],
            "E": [ 1531 ],
            "Q": [ 1580 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1576 ],
            "I2": [ 663 ],
            "I3": [ 1581 ],
            "O": [ 1579 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1582 ],
            "I3": [ 1088 ],
            "O": [ 1581 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1583 ],
            "E": [ 1531 ],
            "Q": [ 1584 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1580 ],
            "I2": [ 663 ],
            "I3": [ 1585 ],
            "O": [ 1583 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1586 ],
            "I3": [ 1037 ],
            "O": [ 1585 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1587 ],
            "E": [ 1531 ],
            "Q": [ 1588 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1584 ],
            "I2": [ 1589 ],
            "I3": [ 663 ],
            "O": [ 1587 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1590 ],
            "E": [ 1531 ],
            "Q": [ 1591 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1588 ],
            "I2": [ 663 ],
            "I3": [ 1500 ],
            "O": [ 1590 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1592 ],
            "E": [ 1531 ],
            "Q": [ 1593 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1594 ],
            "I2": [ 663 ],
            "I3": [ 1595 ],
            "O": [ 1592 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1596 ],
            "E": [ 1531 ],
            "Q": [ 1597 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1598 ],
            "I2": [ 663 ],
            "I3": [ 1599 ],
            "O": [ 1596 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1600 ],
            "E": [ 1531 ],
            "Q": [ 1601 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1602 ],
            "I2": [ 663 ],
            "I3": [ 1603 ],
            "O": [ 1600 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1604 ],
            "E": [ 1531 ],
            "Q": [ 1605 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 1606 ],
            "I2": [ 663 ],
            "I3": [ 1607 ],
            "O": [ 1604 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1601 ],
            "I2": [ 1608 ],
            "I3": [ 1609 ],
            "O": [ 1606 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 1610 ],
            "I2": [ 1611 ],
            "I3": [ 1612 ],
            "O": [ 1607 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1605 ],
            "I2": [ "1" ],
            "I3": [ 1613 ],
            "O": [ 1608 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1591 ],
            "I1": [ 664 ],
            "I2": [ 666 ],
            "I3": [ 1614 ],
            "O": [ 1615 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 664 ],
            "I2": [ 666 ],
            "I3": [ 689 ],
            "O": [ 1609 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1535 ],
            "I2": [ 663 ],
            "I3": [ 1616 ],
            "O": [ 1570 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1617 ],
            "I3": [ 1209 ],
            "O": [ 1616 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1618 ],
            "E": [ 1531 ],
            "Q": [ 1619 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1620 ],
            "E": [ 1531 ],
            "Q": [ 1613 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 1621 ],
            "I2": [ 663 ],
            "I3": [ 1622 ],
            "O": [ 1620 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1605 ],
            "I2": [ 1613 ],
            "I3": [ 1609 ],
            "O": [ 1621 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 1623 ],
            "I2": [ 1624 ],
            "I3": [ 1625 ],
            "O": [ 1622 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1571 ],
            "I2": [ 663 ],
            "I3": [ 1626 ],
            "O": [ 1618 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1627 ],
            "I3": [ 1204 ],
            "O": [ 1626 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1628 ],
            "E": [ 1531 ],
            "Q": [ 1629 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1619 ],
            "I2": [ 663 ],
            "I3": [ 1630 ],
            "O": [ 1628 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1631 ],
            "I3": [ 1214 ],
            "O": [ 1630 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1632 ],
            "E": [ 1531 ],
            "Q": [ 1633 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1629 ],
            "I2": [ 663 ],
            "I3": [ 1634 ],
            "O": [ 1632 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1635 ],
            "E": [ 1531 ],
            "Q": [ 1636 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1633 ],
            "I2": [ 663 ],
            "I3": [ 1637 ],
            "O": [ 1635 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1638 ],
            "I3": [ 1132 ],
            "O": [ 1637 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1639 ],
            "E": [ 1531 ],
            "Q": [ 1640 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1636 ],
            "I2": [ 663 ],
            "I3": [ 1641 ],
            "O": [ 1639 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1642 ],
            "I3": [ 1120 ],
            "O": [ 1641 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1643 ],
            "E": [ 1531 ],
            "Q": [ 1644 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1640 ],
            "I2": [ 663 ],
            "I3": [ 1645 ],
            "O": [ 1643 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 1646 ],
            "O": [ 1645 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 350 ],
            "I1": [ 500 ],
            "I2": [ 182 ],
            "I3": [ 1647 ],
            "O": [ 1646 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 1650 ],
            "O": [ 1647 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1651 ],
            "E": [ 1531 ],
            "Q": [ 1538 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1644 ],
            "I2": [ 663 ],
            "I3": [ 1652 ],
            "O": [ 1651 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1478 ],
            "I2": [ 663 ],
            "I3": [ 1653 ],
            "O": [ 1532 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1474 ],
            "I2": [ 664 ],
            "I3": [ 680 ],
            "O": [ 1482 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 1484 ],
            "I3": [ 1485 ],
            "O": [ 1478 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60.4-63.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1654 ],
            "E": [ 1531 ],
            "Q": [ 1655 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1656 ],
            "I2": [ 663 ],
            "I3": [ 628 ],
            "O": [ 1654 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1474 ],
            "I2": [ 666 ],
            "I3": [ 1656 ],
            "O": [ 1657 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1615 ],
            "I1": [ 1655 ],
            "I2": [ 1609 ],
            "I3": [ 1658 ],
            "O": [ 1656 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1659 ],
            "CO": [ 1658 ],
            "I0": [ 1593 ],
            "I1": [ "1" ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1660 ],
            "CO": [ 1659 ],
            "I0": [ 1597 ],
            "I1": [ "1" ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1661 ],
            "CO": [ 1660 ],
            "I0": [ 1601 ],
            "I1": [ "1" ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1613 ],
            "CO": [ 1661 ],
            "I0": [ 1605 ],
            "I1": [ "1" ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1601 ],
            "I2": [ "1" ],
            "I3": [ 1661 ],
            "O": [ 1662 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1597 ],
            "I2": [ 1662 ],
            "I3": [ 1609 ],
            "O": [ 1602 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 1023 ],
            "I2": [ 1020 ],
            "I3": [ 1024 ],
            "O": [ 1603 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1597 ],
            "I2": [ "1" ],
            "I3": [ 1660 ],
            "O": [ 1663 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1593 ],
            "I2": [ 1663 ],
            "I3": [ 1609 ],
            "O": [ 1598 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 1004 ],
            "I2": [ 1001 ],
            "I3": [ 1005 ],
            "O": [ 1599 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1593 ],
            "I2": [ "1" ],
            "I3": [ 1659 ],
            "O": [ 1664 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1655 ],
            "I2": [ 1664 ],
            "I3": [ 1609 ],
            "O": [ 1594 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 1030 ],
            "I2": [ 1027 ],
            "I3": [ 1031 ],
            "O": [ 1595 ]
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1655 ],
            "I3": [ 220 ],
            "O": [ 395 ]
          }
        },
        "serv_rf_top.cpu.csr_d_sel_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1563 ],
            "E": [ 629 ],
            "Q": [ 1474 ]
          }
        },
        "serv_rf_top.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1665 ],
            "I3": [ 1063 ],
            "O": [ 1563 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1666 ],
            "E": [ 1667 ],
            "Q": [ 1668 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1669 ],
            "I2": [ 629 ],
            "I3": [ 1560 ],
            "O": [ 1666 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 1670 ],
            "O": [ 1560 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 446 ],
            "I1": [ 318 ],
            "I2": [ 182 ],
            "I3": [ 1671 ],
            "O": [ 1670 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1672 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 1674 ],
            "O": [ 1671 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 1675 ],
            "I3": [ 629 ],
            "O": [ 1667 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1668 ],
            "I1": [ 1676 ],
            "I2": [ 1677 ],
            "I3": [ 1678 ],
            "O": [ 1679 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1681 ],
            "I2": [ 1682 ],
            "I3": [ 1683 ],
            "O": [ 1678 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1684 ],
            "I1": [ 1685 ],
            "I2": [ 1686 ],
            "I3": [ 1687 ],
            "O": [ 1688 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1669 ],
            "I2": [ 1676 ],
            "I3": [ 1689 ],
            "O": [ 1690 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 1692 ],
            "I2": [ 1693 ],
            "I3": [ 1694 ],
            "O": [ 1689 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1474 ],
            "I2": [ 1668 ],
            "I3": [ 1470 ],
            "O": [ 1695 ]
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1682 ],
            "I1": [ 1485 ],
            "I2": [ 1696 ],
            "I3": [ 1697 ],
            "O": [ 1698 ]
          }
        },
        "serv_rf_top.cpu.ctrl": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:420.4-444.33",
            "hdlname": "serv_rf_top cpu ctrl",
            "module": "$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\\serv_ctrl",
            "module_hdlname": "serv_ctrl",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:2.1-83.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1699 ],
            "E": [ 1493 ],
            "Q": [ 1171 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1171 ],
            "E": [ 1493 ],
            "Q": [ 1170 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1700 ],
            "E": [ 1493 ],
            "Q": [ 1701 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1701 ],
            "E": [ 1493 ],
            "Q": [ 1702 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1702 ],
            "E": [ 1493 ],
            "Q": [ 1703 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1703 ],
            "E": [ 1493 ],
            "Q": [ 1704 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1704 ],
            "E": [ 1493 ],
            "Q": [ 1179 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1179 ],
            "E": [ 1493 ],
            "Q": [ 1180 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1180 ],
            "E": [ 1493 ],
            "Q": [ 1159 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1159 ],
            "E": [ 1493 ],
            "Q": [ 1160 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1160 ],
            "E": [ 1493 ],
            "Q": [ 1182 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1182 ],
            "E": [ 1493 ],
            "Q": [ 1705 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1170 ],
            "E": [ 1493 ],
            "Q": [ 1706 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1705 ],
            "E": [ 1493 ],
            "Q": [ 1163 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1163 ],
            "E": [ 1493 ],
            "Q": [ 639 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 639 ],
            "E": [ 1493 ],
            "Q": [ 635 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 635 ],
            "E": [ 1493 ],
            "Q": [ 642 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 642 ],
            "E": [ 1493 ],
            "Q": [ 645 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 645 ],
            "E": [ 1493 ],
            "Q": [ 648 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 648 ],
            "E": [ 1493 ],
            "Q": [ 1707 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1707 ],
            "E": [ 1493 ],
            "Q": [ 651 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 651 ],
            "E": [ 1493 ],
            "Q": [ 650 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 650 ],
            "E": [ 1493 ],
            "Q": [ 653 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1706 ],
            "E": [ 1493 ],
            "Q": [ 1708 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 653 ],
            "E": [ 1493 ],
            "Q": [ 1709 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1708 ],
            "E": [ 1493 ],
            "Q": [ 1710 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1710 ],
            "E": [ 1493 ],
            "Q": [ 1711 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1711 ],
            "E": [ 1493 ],
            "Q": [ 1173 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1173 ],
            "E": [ 1493 ],
            "Q": [ 1155 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1155 ],
            "E": [ 1493 ],
            "Q": [ 1712 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1712 ],
            "E": [ 1493 ],
            "Q": [ 1700 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1489 ],
            "I1": [ 1683 ],
            "I2": [ 1485 ],
            "I3": [ 1713 ],
            "O": [ 1699 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1709 ],
            "E": [ 1493 ],
            "Q": [ 1714 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1715 ],
            "Q": [ 1716 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 1717 ],
            "I3": [ 689 ],
            "O": [ 1715 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1714 ],
            "I1": [ 1495 ],
            "I2": [ 1716 ],
            "I3": [ 1488 ],
            "O": [ 1718 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1714 ],
            "I1": [ 1495 ],
            "I2": [ 1716 ],
            "I3": [ 1488 ],
            "O": [ 1717 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71.4-82.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1719 ],
            "Q": [ 1720 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 689 ],
            "I3": [ 1721 ],
            "O": [ 1719 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1720 ],
            "I2": [ 1722 ],
            "I3": [ 1723 ],
            "O": [ 1721 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1720 ],
            "I3": [ 1722 ],
            "O": [ 1724 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1714 ],
            "I2": [ 1725 ],
            "I3": [ 1726 ],
            "O": [ 1722 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1691 ],
            "I2": [ 1727 ],
            "I3": [ 1728 ],
            "O": [ 1726 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 219 ],
            "I2": [ 1522 ],
            "I3": [ 692 ],
            "O": [ 1728 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001110100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 677 ],
            "I1": [ 1729 ],
            "I2": [ 1730 ],
            "I3": [ 1492 ],
            "O": [ 1723 ]
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 666 ],
            "I3": [ 692 ],
            "O": [ 1729 ]
          }
        },
        "serv_rf_top.cpu.decode": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:284.4-345.39",
            "hdlname": "serv_rf_top cpu decode",
            "module": "$paramod\\serv_decode\\PRE_REGISTER=s32'00000000000000000000000000000001\\MDU=1'0",
            "module_hdlname": "serv_decode",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:2.1-365.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.decode.co_mem_word_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1566 ],
            "E": [ 629 ],
            "Q": [ 664 ]
          }
        },
        "serv_rf_top.cpu.decode.imm30_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1569 ],
            "E": [ 629 ],
            "Q": [ 1731 ]
          }
        },
        "serv_rf_top.cpu.decode.imm30_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1732 ],
            "I3": [ 1219 ],
            "O": [ 1569 ]
          }
        },
        "serv_rf_top.cpu.decode.imm30_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1172 ],
            "I1": [ 1731 ],
            "I2": [ 689 ],
            "I3": [ 1505 ],
            "O": [ 1506 ]
          }
        },
        "serv_rf_top.cpu.decode.imm30_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 1731 ],
            "I2": [ 665 ],
            "I3": [ 219 ],
            "O": [ 1733 ]
          }
        },
        "serv_rf_top.cpu.decode.op20_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1542 ],
            "E": [ 629 ],
            "Q": [ 1691 ]
          }
        },
        "serv_rf_top.cpu.decode.op20_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1734 ],
            "I3": [ 1138 ],
            "O": [ 1542 ]
          }
        },
        "serv_rf_top.cpu.decode.op21_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1539 ],
            "E": [ 629 ],
            "Q": [ 1735 ]
          }
        },
        "serv_rf_top.cpu.decode.op21_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1736 ],
            "I3": [ 1114 ],
            "O": [ 1539 ]
          }
        },
        "serv_rf_top.cpu.decode.op21_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1735 ],
            "I2": [ 1471 ],
            "I3": [ 1727 ],
            "O": [ 1737 ]
          }
        },
        "serv_rf_top.cpu.decode.op21_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 666 ],
            "I2": [ 1735 ],
            "I3": [ 1471 ],
            "O": [ 1738 ]
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1652 ],
            "E": [ 629 ],
            "Q": [ 1739 ]
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1740 ],
            "I3": [ 1144 ],
            "O": [ 1652 ]
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 1692 ],
            "I2": [ 1739 ],
            "I3": [ 1488 ],
            "O": [ 1741 ]
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1527 ],
            "I2": [ 1528 ],
            "I3": [ 1742 ],
            "O": [ 1488 ]
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1471 ],
            "I3": [ 1727 ],
            "O": [ 1693 ]
          }
        },
        "serv_rf_top.cpu.decode.op26_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1634 ],
            "E": [ 629 ],
            "Q": [ 1692 ]
          }
        },
        "serv_rf_top.cpu.decode.op26_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1743 ],
            "I3": [ 1232 ],
            "O": [ 1634 ]
          }
        },
        "serv_rf_top.cpu.decode.op26_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 361 ],
            "I1": [ 518 ],
            "I2": [ 182 ],
            "I3": [ 1744 ],
            "O": [ 1743 ]
          }
        },
        "serv_rf_top.cpu.decode.opcode_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1595 ],
            "E": [ 629 ],
            "Q": [ 666 ]
          }
        },
        "serv_rf_top.cpu.decode.opcode_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1599 ],
            "E": [ 629 ],
            "Q": [ 1522 ]
          }
        },
        "serv_rf_top.cpu.decode.opcode_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238.10-249.13|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1603 ],
            "E": [ 629 ],
            "Q": [ 692 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:539.3-569.29",
            "hdlname": "serv_rf_top cpu genblk3.csr",
            "module": "$paramod\\serv_csr\\RESET_STRATEGY=t32'01001101010010010100111001001001",
            "module_hdlname": "serv_csr",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:2.1-142.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76.4-140.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1745 ],
            "E": [ 1746 ],
            "Q": [ 1747 ],
            "R": [ 1677 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1677 ],
            "I3": [ 1745 ],
            "O": [ 1748 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000001111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 680 ],
            "I2": [ 1695 ],
            "I3": [ 1698 ],
            "O": [ 1745 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1677 ],
            "I3": [ 1749 ],
            "O": [ 1746 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 1735 ],
            "I2": [ 1614 ],
            "I3": [ 1693 ],
            "O": [ 1749 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1614 ],
            "I1": [ 1750 ],
            "I2": [ 1747 ],
            "I3": [ 1488 ],
            "O": [ 1751 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 1735 ],
            "I2": [ 670 ],
            "I3": [ 1693 ],
            "O": [ 1752 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76.4-140.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1753 ],
            "E": [ 1754 ],
            "Q": [ 1755 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76.4-140.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1756 ],
            "E": [ 1754 ],
            "Q": [ 1757 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 1755 ],
            "I3": [ 1677 ],
            "O": [ 1756 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76.4-140.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1758 ],
            "E": [ 1754 ],
            "Q": [ 1759 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1760 ],
            "I3": [ 1738 ],
            "O": [ 1758 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 219 ],
            "I2": [ 668 ],
            "I3": [ 1757 ],
            "O": [ 1760 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76.4-140.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1761 ],
            "E": [ 1754 ],
            "Q": [ 1750 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 668 ],
            "I2": [ 1759 ],
            "I3": [ 1738 ],
            "O": [ 1761 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1691 ],
            "I2": [ 1738 ],
            "I3": [ 1748 ],
            "O": [ 1753 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76.4-140.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1762 ],
            "E": [ 1763 ],
            "Q": [ 1764 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1737 ],
            "I2": [ 1765 ],
            "I3": [ 1766 ],
            "O": [ 1763 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1764 ],
            "I3": [ 1765 ],
            "O": [ 1697 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1741 ],
            "I3": [ 1693 ],
            "O": [ 1765 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1676 ],
            "I2": [ 1682 ],
            "I3": [ 1683 ],
            "O": [ 1684 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1691 ],
            "I2": [ 1681 ],
            "I3": [ 1693 ],
            "O": [ 1682 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1751 ],
            "I3": [ 1752 ],
            "O": [ 1696 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76.4-140.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1764 ],
            "E": [ 1766 ],
            "Q": [ 1767 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1488 ],
            "I2": [ 1752 ],
            "I3": [ 1766 ],
            "O": [ 1754 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1614 ],
            "I3": [ 1677 ],
            "O": [ 1766 ]
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 668 ],
            "I1": [ 1767 ],
            "I2": [ 1737 ],
            "I3": [ 1748 ],
            "O": [ 1762 ]
          }
        },
        "serv_rf_top.cpu.immdec": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:347.16-365.38",
            "hdlname": "serv_rf_top cpu immdec",
            "module": "serv_immdec",
            "module_hdlname": "serv_immdec",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:2.1-95.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.immdec.i_wb_en_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 220 ],
            "I3": [ 662 ],
            "O": [ 629 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1768 ],
            "E": [ 1769 ],
            "Q": [ 1770 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1771 ],
            "E": [ 1769 ],
            "Q": [ 1772 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1770 ],
            "I2": [ 629 ],
            "I3": [ 1577 ],
            "O": [ 1771 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1773 ],
            "E": [ 1769 ],
            "Q": [ 1774 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1772 ],
            "I2": [ 629 ],
            "I3": [ 1581 ],
            "O": [ 1773 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1775 ],
            "E": [ 1769 ],
            "Q": [ 1776 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1774 ],
            "I2": [ 629 ],
            "I3": [ 1585 ],
            "O": [ 1775 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1777 ],
            "E": [ 1769 ],
            "Q": [ 1778 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1776 ],
            "I2": [ 1589 ],
            "I3": [ 629 ],
            "O": [ 1777 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1779 ],
            "I2": [ 629 ],
            "I3": [ 1574 ],
            "O": [ 1768 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 1780 ],
            "I3": [ 1078 ],
            "O": [ 1574 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1781 ],
            "I2": [ 670 ],
            "I3": [ 629 ],
            "O": [ 1769 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1782 ],
            "E": [ 1667 ],
            "Q": [ 1783 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1784 ],
            "E": [ 1667 ],
            "Q": [ 1785 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1783 ],
            "I2": [ 629 ],
            "I3": [ 1548 ],
            "O": [ 1784 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1786 ],
            "E": [ 1667 ],
            "Q": [ 1787 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1785 ],
            "I2": [ 629 ],
            "I3": [ 1552 ],
            "O": [ 1786 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1788 ],
            "E": [ 1667 ],
            "Q": [ 1669 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1787 ],
            "I2": [ 629 ],
            "I3": [ 1556 ],
            "O": [ 1788 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1789 ],
            "E": [ 1667 ],
            "Q": [ 1790 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1668 ],
            "I2": [ 629 ],
            "I3": [ 1563 ],
            "O": [ 1789 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1791 ],
            "E": [ 1667 ],
            "Q": [ 1792 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1790 ],
            "I2": [ 629 ],
            "I3": [ 1566 ],
            "O": [ 1791 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1793 ],
            "E": [ 1667 ],
            "Q": [ 1794 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1792 ],
            "I2": [ 629 ],
            "I3": [ 1498 ],
            "O": [ 1793 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1795 ],
            "E": [ 1667 ],
            "Q": [ 1796 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1794 ],
            "I2": [ 629 ],
            "I3": [ 1797 ],
            "O": [ 1795 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1798 ],
            "I2": [ 629 ],
            "I3": [ 1545 ],
            "O": [ 1782 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1799 ],
            "E": [ 1800 ],
            "Q": [ 1801 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1802 ],
            "E": [ 1800 ],
            "Q": [ 1803 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1801 ],
            "I2": [ 629 ],
            "I3": [ 1645 ],
            "O": [ 1802 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1804 ],
            "E": [ 1800 ],
            "Q": [ 1805 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1803 ],
            "I2": [ 629 ],
            "I3": [ 1652 ],
            "O": [ 1804 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1806 ],
            "E": [ 1800 ],
            "Q": [ 1807 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1805 ],
            "I2": [ 629 ],
            "I3": [ 1539 ],
            "O": [ 1806 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1808 ],
            "E": [ 1800 ],
            "Q": [ 1680 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1807 ],
            "I2": [ 629 ],
            "I3": [ 1797 ],
            "O": [ 1808 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 629 ],
            "I3": [ 1542 ],
            "O": [ 1797 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1779 ],
            "I2": [ 629 ],
            "I3": [ 1641 ],
            "O": [ 1799 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 1809 ],
            "I3": [ 629 ],
            "O": [ 1800 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 692 ],
            "I3": [ 1727 ],
            "O": [ 1809 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1810 ],
            "E": [ 1811 ],
            "Q": [ 1812 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1813 ],
            "E": [ 1811 ],
            "Q": [ 1814 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1812 ],
            "I2": [ 629 ],
            "I3": [ 1616 ],
            "O": [ 1813 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1815 ],
            "E": [ 1811 ],
            "Q": [ 1816 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1814 ],
            "I2": [ 629 ],
            "I3": [ 1626 ],
            "O": [ 1815 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1817 ],
            "E": [ 1811 ],
            "Q": [ 1818 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1816 ],
            "I2": [ 629 ],
            "I3": [ 1630 ],
            "O": [ 1817 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1819 ],
            "E": [ 1811 ],
            "Q": [ 1820 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1818 ],
            "I2": [ 629 ],
            "I3": [ 1634 ],
            "O": [ 1819 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1821 ],
            "E": [ 1811 ],
            "Q": [ 1779 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1820 ],
            "I2": [ 629 ],
            "I3": [ 1637 ],
            "O": [ 1821 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1822 ],
            "I2": [ 629 ],
            "I3": [ 1569 ],
            "O": [ 1810 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1823 ],
            "I2": [ 670 ],
            "I3": [ 629 ],
            "O": [ 1811 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 219 ],
            "I2": [ 666 ],
            "I3": [ 692 ],
            "O": [ 1823 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1653 ],
            "E": [ 629 ],
            "Q": [ 1824 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 1825 ],
            "O": [ 1653 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1474 ],
            "I2": [ 1824 ],
            "I3": [ 1727 ],
            "O": [ 1826 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1474 ],
            "I2": [ 1727 ],
            "I3": [ 1827 ],
            "O": [ 1675 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 666 ],
            "I2": [ 1522 ],
            "I3": [ 692 ],
            "O": [ 1827 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 665 ],
            "I3": [ 666 ],
            "O": [ 1727 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1614 ],
            "I1": [ 1828 ],
            "I2": [ 1826 ],
            "I3": [ 1829 ],
            "O": [ 1730 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1527 ],
            "I2": [ 1528 ],
            "I3": [ 1742 ],
            "O": [ 1828 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001110101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 219 ],
            "I2": [ 1778 ],
            "I3": [ 1725 ],
            "O": [ 1829 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 666 ],
            "I2": [ 1522 ],
            "I3": [ 692 ],
            "O": [ 1725 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41.3-59.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1830 ],
            "E": [ 1831 ],
            "Q": [ 1832 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1826 ],
            "I2": [ 1589 ],
            "I3": [ 629 ],
            "O": [ 1830 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 102 ],
            "I3": [ 188 ],
            "O": [ 1589 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 670 ],
            "I3": [ 629 ],
            "O": [ 1831 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 1832 ],
            "I2": [ 692 ],
            "I3": [ 1833 ],
            "O": [ 1822 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1796 ],
            "I2": [ 1834 ],
            "I3": [ 1826 ],
            "O": [ 1833 ]
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 666 ],
            "I2": [ 1522 ],
            "I3": [ 692 ],
            "O": [ 1834 ]
          }
        },
        "serv_rf_top.cpu.mem_if": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:516.4-533.34",
            "hdlname": "serv_rf_top cpu mem_if",
            "module": "$paramod\\serv_mem_if\\WITH_CSR=1'1",
            "module_hdlname": "serv_mem_if",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:2.1-65.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.mem_if.dat_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 1527 ],
            "I2": [ 1528 ],
            "I3": [ 680 ],
            "O": [ 1835 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53.4-56.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1836 ],
            "E": [ 1835 ],
            "Q": [ 1837 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1838 ],
            "I3": [ 1839 ],
            "O": [ 1836 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1555 ],
            "I1": [ 673 ],
            "I2": [ 1613 ],
            "I3": [ 677 ],
            "O": [ 1838 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1640 ],
            "I1": [ 1584 ],
            "I2": [ 673 ],
            "I3": [ 677 ],
            "O": [ 1839 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1474 ],
            "I1": [ 1837 ],
            "I2": [ 1835 ],
            "I3": [ 1836 ],
            "O": [ 1840 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 666 ],
            "I1": [ 692 ],
            "I2": [ 1840 ],
            "I3": [ 1841 ],
            "O": [ 1842 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1842 ],
            "I2": [ 1698 ],
            "I3": [ 1843 ],
            "O": [ 1844 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 666 ],
            "I3": [ 692 ],
            "O": [ 1845 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1477 ],
            "I1": [ 1479 ],
            "I2": [ 1480 ],
            "I3": [ 1473 ],
            "O": [ 1846 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1729 ],
            "I1": [ 1489 ],
            "I2": [ 1724 ],
            "I3": [ 1723 ],
            "O": [ 1843 ]
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 665 ],
            "I3": [ 1718 ],
            "O": [ 1841 ]
          }
        },
        "serv_rf_top.cpu.rf_if": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:467.4-512.33",
            "hdlname": "serv_rf_top cpu rf_if",
            "module": "$paramod\\serv_rf_if\\WITH_CSR=s32'00000000000000000000000000000001",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "serv_rf_if",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:2.1-149.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.state": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:228.4-279.31",
            "hdlname": "serv_rf_top cpu state",
            "module": "$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\\serv_state",
            "module_hdlname": "serv_state",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:1.1-204.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:193.3-199.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1847 ],
            "E": [ 1848 ],
            "Q": [ 668 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 690 ],
            "I2": [ 691 ],
            "I3": [ 695 ],
            "O": [ 1847 ]
          }
        },
        "serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 668 ],
            "I3": [ 1738 ],
            "O": [ 1677 ]
          }
        },
        "serv_rf_top.cpu.state.i_ctrl_misalign_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35.4-44.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1849 ],
            "E": [ 1525 ],
            "Q": [ 673 ]
          }
        },
        "serv_rf_top.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 654 ],
            "I2": [ 689 ],
            "I3": [ 1505 ],
            "O": [ 1849 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1493 ],
            "E": [ 1850 ],
            "Q": [ 1851 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1848 ],
            "I3": [ 629 ],
            "O": [ 1850 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ 1851 ],
            "I2": [ 685 ],
            "I3": [ 687 ],
            "O": [ 634 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ 1851 ],
            "I2": [ 685 ],
            "I3": [ 687 ],
            "O": [ 657 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 1852 ],
            "I2": [ 657 ],
            "I3": [ 1853 ],
            "O": [ 204 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1514 ],
            "I2": [ 1707 ],
            "I3": [ 220 ],
            "O": [ 268 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1854 ],
            "I3": [ 1855 ],
            "O": [ 1852 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1856 ],
            "I3": [ 1857 ],
            "O": [ 1853 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 1708 ],
            "I2": [ 1710 ],
            "I3": [ 1858 ],
            "O": [ 1856 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1513 ],
            "I1": [ 1515 ],
            "I2": [ 1516 ],
            "I3": [ 1859 ],
            "O": [ 1857 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 220 ],
            "I3": [ 1860 ],
            "O": [ 1859 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1517 ],
            "I1": [ 1508 ],
            "I2": [ 1509 ],
            "I3": [ 1510 ],
            "O": [ 1860 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1704 ],
            "I2": [ 220 ],
            "I3": [ 1861 ],
            "O": [ 1858 ]
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1701 ],
            "I2": [ 1702 ],
            "I3": [ 1703 ],
            "O": [ 1861 ]
          }
        },
        "serv_rf_top.cpu.state.init_done_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 689 ],
            "E": [ 1848 ],
            "Q": [ 669 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.init_done_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1614 ],
            "I3": [ 685 ],
            "O": [ 1848 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1862 ],
            "Q": [ 1527 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1863 ],
            "Q": [ 1528 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168.16-168.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1528 ],
            "I3": [ 1864 ],
            "O": [ 1863 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168.16-168.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1864 ],
            "I0": [ 1494 ],
            "I1": [ 1742 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1865 ],
            "Q": [ 1742 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168.16-168.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1494 ],
            "I2": [ 1742 ],
            "I3": [ "0" ],
            "O": [ 1865 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168.16-168.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1527 ],
            "I3": [ 1866 ],
            "O": [ 1862 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168.16-168.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1864 ],
            "CO": [ 1866 ],
            "I0": [ "0" ],
            "I1": [ 1528 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_done_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1867 ],
            "Q": [ 1614 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_done_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1527 ],
            "I1": [ 1528 ],
            "I2": [ 1495 ],
            "I3": [ 1742 ],
            "O": [ 1867 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1495 ],
            "Q": [ 1494 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1496 ],
            "Q": [ 1495 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1487 ],
            "Q": [ 1496 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1868 ],
            "Q": [ 1487 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1494 ],
            "I2": [ 1614 ],
            "I3": [ 1869 ],
            "O": [ 1868 ]
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1870 ],
            "E": [ 1848 ],
            "Q": [ 1871 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 691 ],
            "I3": [ 695 ],
            "O": [ 1870 ]
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1871 ],
            "I1": [ 1718 ],
            "I2": [ 1683 ],
            "I3": [ 1872 ],
            "O": [ 1713 ]
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1737 ],
            "I3": [ 1677 ],
            "O": [ 1683 ]
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 1677 ],
            "I2": [ 1476 ],
            "I3": [ 1872 ],
            "O": [ 1873 ]
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1845 ],
            "I1": [ 1677 ],
            "I2": [ 1844 ],
            "I3": [ 1846 ],
            "O": [ 1874 ]
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1724 ],
            "I3": [ 1723 ],
            "O": [ 1872 ]
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124.4-180.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1875 ],
            "Q": [ 1876 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1614 ],
            "I3": [ 689 ],
            "O": [ 1875 ]
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 668 ],
            "I2": [ 1876 ],
            "I3": [ 629 ],
            "O": [ 1877 ]
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 666 ],
            "I2": [ 1876 ],
            "I3": [ 669 ],
            "O": [ 1878 ]
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_LUT4_I2_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1655 ],
            "I2": [ 1474 ],
            "I3": [ 1878 ],
            "O": [ 1520 ]
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1879 ],
            "I3": [ 1877 ],
            "O": [ 1880 ]
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 667 ],
            "I1": [ 671 ],
            "I2": [ 1657 ],
            "I3": [ 663 ],
            "O": [ 1879 ]
          }
        },
        "serv_rf_top.rf_ram": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:132.4-138.24",
            "hdlname": "serv_rf_top rf_ram",
            "module": "$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\\serv_rf_ram",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "serv_rf_ram",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:1.1-44.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1881, 1679, 1690, 1685, 1686, 1687, 1684, "0", 1882, 1883, 1884 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900 ],
            "RE": [ "1" ],
            "WADDR": [ 1901, 1902, 1903, 1904, 1905, 1906, 1907, "0", 1908, 1909, 1910 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1911 ],
            "WDATA": [ "0", "0", "0", 1912, "0", "0", "0", "0", "0", "0", "0", 1913, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1914 ],
            "O": [ 1909 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1882 ],
            "I2": [ "1" ],
            "I3": [ 1915 ],
            "O": [ 1908 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1916 ],
            "CO": [ 1915 ],
            "I0": [ 1883 ],
            "I1": [ "1" ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1676 ],
            "CO": [ 1916 ],
            "I0": [ 1884 ],
            "I1": [ "0" ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1770 ],
            "I3": [ 1907 ],
            "O": [ 1906 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1772 ],
            "I3": [ 1907 ],
            "O": [ 1905 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1774 ],
            "I3": [ 1907 ],
            "O": [ 1904 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1917 ],
            "I3": [ 1677 ],
            "O": [ 1903 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1776 ],
            "I1": [ 1691 ],
            "I2": [ 1676 ],
            "I3": [ 1692 ],
            "O": [ 1917 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1778 ],
            "I1": [ 1676 ],
            "I2": [ 1681 ],
            "I3": [ 1677 ],
            "O": [ 1902 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_7_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1735 ],
            "I3": [ 1692 ],
            "O": [ 1681 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1881 ],
            "I2": [ "1" ],
            "I3": [ 1918 ],
            "O": [ 1901 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_8_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1915 ],
            "CO": [ 1918 ],
            "I0": [ 1882 ],
            "I1": [ "1" ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1676 ],
            "I3": [ 1677 ],
            "O": [ 1907 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1884 ],
            "I3": [ 1676 ],
            "O": [ 1910 ]
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1919 ],
            "I1": [ 1676 ],
            "I2": [ 1873 ],
            "I3": [ 1874 ],
            "O": [ 1913 ]
          }
        },
        "serv_rf_top.rf_ram.regzero_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:33.4-34.62|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1920 ],
            "Q": [ 1921 ]
          }
        },
        "serv_rf_top.rf_ram.regzero_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1679 ],
            "I2": [ 1688 ],
            "I3": [ 1690 ],
            "O": [ 1920 ]
          }
        },
        "serv_rf_top.rf_ram_if": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:107.4-127.25",
            "hdlname": "serv_rf_top rf_ram_if",
            "module": "$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\\serv_rf_ram_if",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "serv_rf_ram_if",
            "module_src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:2.1-150.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1922 ],
            "Q": [ 1881 ],
            "R": [ 1880 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1923 ],
            "Q": [ 1882 ],
            "R": [ 1880 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1882 ],
            "I3": [ 1924 ],
            "O": [ 1923 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1925 ],
            "CO": [ 1924 ],
            "I0": [ "0" ],
            "I1": [ 1883 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1914 ],
            "Q": [ 1883 ],
            "R": [ 1880 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1883 ],
            "I3": [ 1925 ],
            "O": [ 1914 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1676 ],
            "CO": [ 1925 ],
            "I0": [ "0" ],
            "I1": [ 1884 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1881 ],
            "I3": [ 1926 ],
            "O": [ 1922 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1924 ],
            "CO": [ 1926 ],
            "I0": [ "0" ],
            "I1": [ 1882 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1927 ],
            "Q": [ 1884 ],
            "S": [ 1879 ]
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1910 ],
            "I3": [ 1877 ],
            "O": [ 1927 ]
          }
        },
        "serv_rf_top.rf_ram_if.rdata0_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1928 ],
            "Q": [ 1929 ],
            "R": [ 1930 ]
          }
        },
        "serv_rf_top.rf_ram_if.rdata0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1929 ],
            "I1": [ 1676 ],
            "I2": [ 1921 ],
            "I3": [ 1888 ],
            "O": [ 1497 ]
          }
        },
        "serv_rf_top.rf_ram_if.rdata1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122.6-122.63|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1928 ],
            "E": [ 1931 ],
            "Q": [ 1932 ]
          }
        },
        "serv_rf_top.rf_ram_if.rdata1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1921 ],
            "I3": [ 1896 ],
            "O": [ 1928 ]
          }
        },
        "serv_rf_top.rf_ram_if.rdata1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1931 ],
            "I1": [ 1932 ],
            "I2": [ 1921 ],
            "I3": [ 1888 ],
            "O": [ 1485 ]
          }
        },
        "serv_rf_top.rf_ram_if.rdata1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 680 ],
            "I3": [ 1733 ],
            "O": [ 1468 ]
          }
        },
        "serv_rf_top.rf_ram_if.rdata1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1614 ],
            "I2": [ 1826 ],
            "I3": [ 1829 ],
            "O": [ 1484 ]
          }
        },
        "serv_rf_top.rf_ram_if.rgnt_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1933 ],
            "Q": [ 1934 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.rf_ram_if.rgnt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1934 ],
            "I2": [ 670 ],
            "I3": [ 1879 ],
            "O": [ 1869 ]
          }
        },
        "serv_rf_top.rf_ram_if.rreq_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1877 ],
            "Q": [ 1933 ],
            "R": [ 685 ]
          }
        },
        "serv_rf_top.rf_ram_if.rtrig1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1676 ],
            "Q": [ 1931 ]
          }
        },
        "serv_rf_top.rf_ram_if.wdata0_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77.6-77.52|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1935 ],
            "Q": [ 1936 ]
          }
        },
        "serv_rf_top.rf_ram_if.wdata0_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1873 ],
            "I3": [ 1874 ],
            "O": [ 1935 ]
          }
        },
        "serv_rf_top.rf_ram_if.wdata0_r_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1676 ],
            "I2": [ 1937 ],
            "I3": [ 1936 ],
            "O": [ 1912 ]
          }
        },
        "serv_rf_top.rf_ram_if.wdata1_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82.4-88.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1938 ],
            "Q": [ 1919 ]
          }
        },
        "serv_rf_top.rf_ram_if.wdata1_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82.4-88.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1919 ],
            "Q": [ 1937 ]
          }
        },
        "serv_rf_top.rf_ram_if.wdata1_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1714 ],
            "I2": [ 1677 ],
            "I3": [ 1748 ],
            "O": [ 1938 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82.4-88.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1939 ],
            "Q": [ 1940 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 1677 ],
            "I3": [ 1941 ],
            "O": [ 1939 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1772 ],
            "I1": [ 1942 ],
            "I2": [ 1781 ],
            "I3": [ 689 ],
            "O": [ 1941 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1770 ],
            "I1": [ 1774 ],
            "I2": [ 1776 ],
            "I3": [ 1778 ],
            "O": [ 1942 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 219 ],
            "I2": [ 666 ],
            "I3": [ 692 ],
            "O": [ 1781 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1676 ],
            "I2": [ 1940 ],
            "I3": [ 1943 ],
            "O": [ 1911 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82.4-88.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1944 ],
            "Q": [ 1943 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 670 ],
            "I3": [ 1945 ],
            "O": [ 1944 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1801 ],
            "I1": [ 1676 ],
            "I2": [ 1737 ],
            "I3": [ 1945 ],
            "O": [ 1946 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1807 ],
            "I1": [ 1676 ],
            "I2": [ 1737 ],
            "I3": [ 1945 ],
            "O": [ 1694 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1783 ],
            "I2": [ 1676 ],
            "I3": [ 1946 ],
            "O": [ 1687 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1805 ],
            "I1": [ 1787 ],
            "I2": [ 1676 ],
            "I3": [ 1684 ],
            "O": [ 1685 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1803 ],
            "I1": [ 1785 ],
            "I2": [ 1676 ],
            "I3": [ 1684 ],
            "O": [ 1686 ]
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1677 ],
            "I3": [ 1682 ],
            "O": [ 1945 ]
          }
        },
        "serv_rf_top.rf_ram_if.wtrig0_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125.4-146.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1930 ],
            "Q": [ 1676 ],
            "R": [ 1880 ]
          }
        },
        "serv_rf_top.rf_ram_if.wtrig0_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1676 ],
            "O": [ 1930 ]
          }
        },
        "slave_sel_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1947 ],
            "Q": [ 1948 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1949 ],
            "Q": [ 185 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 657 ],
            "I3": [ 1949 ],
            "O": [ 661 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1950 ],
            "I1": [ 1156 ],
            "I2": [ 1168 ],
            "I3": [ 1853 ],
            "O": [ 1949 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1154 ],
            "I1": [ 1155 ],
            "I2": [ 220 ],
            "I3": [ 1950 ],
            "O": [ 1854 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1164 ],
            "I1": [ 1165 ],
            "I2": [ 1166 ],
            "I3": [ 1178 ],
            "O": [ 1855 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1518 ],
            "I1": [ 1507 ],
            "I2": [ 220 ],
            "I3": [ 1951 ],
            "O": [ 1950 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1700 ],
            "O": [ 1951 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 658 ],
            "Q": [ 630 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1854 ],
            "I2": [ 1168 ],
            "I3": [ 1853 ],
            "O": [ 658 ]
          }
        },
        "slave_sel_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1852 ],
            "I3": [ 1853 ],
            "O": [ 1947 ]
          }
        },
        "sram.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 679 ],
            "WDATA": [ "0", "0", "0", 1968, "0", "0", "0", "0", "0", "0", "0", 1969, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1705 ],
            "I2": [ 1512 ],
            "I3": [ 220 ],
            "O": [ 208 ]
          }
        },
        "sram.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1968 ],
            "Q": [ 1970 ]
          }
        },
        "sram.0.0_RDATA_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 186 ],
            "I2": [ 1970 ],
            "I3": [ 1955 ],
            "O": [ 1624 ]
          }
        },
        "sram.0.0_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ 288 ],
            "I2": [ 182 ],
            "I3": [ 1971 ],
            "O": [ 1623 ]
          }
        },
        "sram.0.0_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 999 ],
            "I1": [ 1033 ],
            "I2": [ 1285 ],
            "I3": [ 1286 ],
            "O": [ 1625 ]
          }
        },
        "sram.0.0_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 603 ],
            "I2": [ 293 ],
            "I3": [ 412 ],
            "O": [ 1971 ]
          }
        },
        "sram.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1969 ],
            "Q": [ 1972 ]
          }
        },
        "sram.0.0_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 1972 ],
            "I2": [ 186 ],
            "I3": [ 1963 ],
            "O": [ 1611 ]
          }
        },
        "sram.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 626 ],
            "I2": [ 182 ],
            "I3": [ 1973 ],
            "O": [ 1610 ]
          }
        },
        "sram.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 999 ],
            "I1": [ 1011 ],
            "I2": [ 1283 ],
            "I3": [ 1284 ],
            "O": [ 1612 ]
          }
        },
        "sram.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 606 ],
            "I2": [ 414 ],
            "I3": [ 294 ],
            "O": [ 1973 ]
          }
        },
        "sram.0.0_WDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1968 ],
            "O": [ 696 ]
          }
        },
        "sram.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1613 ],
            "I3": [ 220 ],
            "O": [ 1968 ]
          }
        },
        "sram.0.0_WDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1969 ],
            "O": [ 192 ]
          }
        },
        "sram.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1605 ],
            "I3": [ 220 ],
            "O": [ 1969 ]
          }
        },
        "sram.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 679 ],
            "WDATA": [ "0", "0", "0", 1990, "0", "0", "0", "0", "0", "0", "0", 385, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.10": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 678 ],
            "WDATA": [ "0", "0", "0", 340, "0", "0", "0", "0", "0", "0", "0", 345, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.10_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 340 ],
            "Q": [ 2007 ]
          }
        },
        "sram.0.10_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2007 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 1994 ],
            "O": [ 2008 ]
          }
        },
        "sram.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 482 ],
            "I2": [ 182 ],
            "I3": [ 2008 ],
            "O": [ 1734 ]
          }
        },
        "sram.0.10_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 345 ],
            "Q": [ 2009 ]
          }
        },
        "sram.0.10_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2009 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 2002 ],
            "O": [ 2010 ]
          }
        },
        "sram.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 488 ],
            "I2": [ 182 ],
            "I3": [ 2010 ],
            "O": [ 1736 ]
          }
        },
        "sram.0.10_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1537 ],
            "I3": [ 220 ],
            "O": [ 345 ]
          }
        },
        "sram.0.10_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1541 ],
            "I3": [ 220 ],
            "O": [ 340 ]
          }
        },
        "sram.0.11": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 1650, 2022, 2023, 2024, 2025 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 678 ],
            "WDATA": [ "0", "0", "0", 1457, "0", "0", "0", "0", "0", "0", "0", 1455, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.11_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1457 ],
            "Q": [ 2026 ]
          }
        },
        "sram.0.11_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2026 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 2014 ],
            "O": [ 2027 ]
          }
        },
        "sram.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 494 ],
            "I2": [ 182 ],
            "I3": [ 2027 ],
            "O": [ 1740 ]
          }
        },
        "sram.0.11_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 678 ],
            "Q": [ 1649 ]
          }
        },
        "sram.0.11_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1455 ],
            "Q": [ 1648 ]
          }
        },
        "sram.0.11_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1538 ],
            "I3": [ 220 ],
            "O": [ 1457 ]
          }
        },
        "sram.0.11_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1644 ],
            "I3": [ 220 ],
            "O": [ 1455 ]
          }
        },
        "sram.0.12": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 676 ],
            "WDATA": [ "0", "0", "0", 1453, "0", "0", "0", "0", "0", "0", "0", 359, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.12_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1453 ],
            "Q": [ 2044 ]
          }
        },
        "sram.0.12_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2044 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2031 ],
            "O": [ 2046 ]
          }
        },
        "sram.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 506 ],
            "I1": [ 353 ],
            "I2": [ 182 ],
            "I3": [ 2046 ],
            "O": [ 1642 ]
          }
        },
        "sram.0.12_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 359 ],
            "Q": [ 2047 ]
          }
        },
        "sram.0.12_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2047 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2039 ],
            "O": [ 2048 ]
          }
        },
        "sram.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 356 ],
            "I2": [ 182 ],
            "I3": [ 2048 ],
            "O": [ 1638 ]
          }
        },
        "sram.0.12_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1636 ],
            "I3": [ 220 ],
            "O": [ 359 ]
          }
        },
        "sram.0.12_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1640 ],
            "I3": [ 220 ],
            "O": [ 1453 ]
          }
        },
        "sram.0.13": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 676 ],
            "WDATA": [ "0", "0", "0", 1451, "0", "0", "0", "0", "0", "0", "0", 1449, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.13_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 676 ],
            "Q": [ 2045 ]
          }
        },
        "sram.0.13_RDATA_1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1451 ],
            "Q": [ 2065 ]
          }
        },
        "sram.0.13_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2065 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2052 ],
            "O": [ 1744 ]
          }
        },
        "sram.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1948 ],
            "I3": [ 299 ],
            "O": [ 182 ]
          }
        },
        "sram.0.13_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1449 ],
            "Q": [ 2066 ]
          }
        },
        "sram.0.13_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2066 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2060 ],
            "O": [ 2067 ]
          }
        },
        "sram.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 364 ],
            "I2": [ 182 ],
            "I3": [ 2067 ],
            "O": [ 1631 ]
          }
        },
        "sram.0.13_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1633 ],
            "I3": [ 220 ],
            "O": [ 1451 ]
          }
        },
        "sram.0.13_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1629 ],
            "I3": [ 220 ],
            "O": [ 1449 ]
          }
        },
        "sram.0.14": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 676 ],
            "WDATA": [ "0", "0", "0", 370, "0", "0", "0", "0", "0", "0", "0", 1447, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.14_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 370 ],
            "Q": [ 2084 ]
          }
        },
        "sram.0.14_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2084 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2071 ],
            "O": [ 2085 ]
          }
        },
        "sram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 530 ],
            "I1": [ 367 ],
            "I2": [ 182 ],
            "I3": [ 2085 ],
            "O": [ 1627 ]
          }
        },
        "sram.0.14_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1447 ],
            "Q": [ 2086 ]
          }
        },
        "sram.0.14_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2086 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2079 ],
            "O": [ 2087 ]
          }
        },
        "sram.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 536 ],
            "I2": [ 182 ],
            "I3": [ 2087 ],
            "O": [ 1617 ]
          }
        },
        "sram.0.14_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1619 ],
            "I3": [ 220 ],
            "O": [ 370 ]
          }
        },
        "sram.0.14_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1571 ],
            "I3": [ 220 ],
            "O": [ 1447 ]
          }
        },
        "sram.0.15": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 676 ],
            "WDATA": [ "0", "0", "0", 1445, "0", "0", "0", "0", "0", "0", "0", 1462, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.15_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1445 ],
            "Q": [ 2104 ]
          }
        },
        "sram.0.15_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2104 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2091 ],
            "O": [ 2105 ]
          }
        },
        "sram.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 378 ],
            "I2": [ 182 ],
            "I3": [ 2105 ],
            "O": [ 1732 ]
          }
        },
        "sram.0.15_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1462 ],
            "Q": [ 2106 ]
          }
        },
        "sram.0.15_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2106 ],
            "I1": [ 185 ],
            "I2": [ 2045 ],
            "I3": [ 2099 ],
            "O": [ 2107 ]
          }
        },
        "sram.0.15_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 554 ],
            "I1": [ 381 ],
            "I2": [ 182 ],
            "I3": [ 2107 ],
            "O": [ 1825 ]
          }
        },
        "sram.0.15_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1535 ],
            "I3": [ 220 ],
            "O": [ 1445 ]
          }
        },
        "sram.0.15_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1533 ],
            "I3": [ 220 ],
            "O": [ 1462 ]
          }
        },
        "sram.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1990 ],
            "Q": [ 2108 ]
          }
        },
        "sram.0.1_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2108 ],
            "I1": [ 185 ],
            "I2": [ 186 ],
            "I3": [ 1977 ],
            "O": [ 1022 ]
          }
        },
        "sram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 626 ],
            "I3": [ 2109 ],
            "O": [ 1021 ]
          }
        },
        "sram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 335 ],
            "I2": [ 611 ],
            "I3": [ 480 ],
            "O": [ 2109 ]
          }
        },
        "sram.0.1_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 385 ],
            "Q": [ 2110 ]
          }
        },
        "sram.0.1_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2110 ],
            "I1": [ 185 ],
            "I2": [ 186 ],
            "I3": [ 1985 ],
            "O": [ 1003 ]
          }
        },
        "sram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 262 ],
            "I2": [ 626 ],
            "I3": [ 2111 ],
            "O": [ 1002 ]
          }
        },
        "sram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 613 ],
            "I2": [ 376 ],
            "I3": [ 546 ],
            "O": [ 2111 ]
          }
        },
        "sram.0.1_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1597 ],
            "I3": [ 220 ],
            "O": [ 385 ]
          }
        },
        "sram.0.1_WDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 1990 ],
            "O": [ 1444 ]
          }
        },
        "sram.0.1_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1601 ],
            "I3": [ 220 ],
            "O": [ 1990 ]
          }
        },
        "sram.0.2": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 679 ],
            "WDATA": [ "0", "0", "0", 390, "0", "0", "0", "0", "0", "0", "0", 395, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.2_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 390 ],
            "Q": [ 2128 ]
          }
        },
        "sram.0.2_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2128 ],
            "I1": [ 185 ],
            "I2": [ 186 ],
            "I3": [ 2115 ],
            "O": [ 1029 ]
          }
        },
        "sram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 256 ],
            "I2": [ 626 ],
            "I3": [ 2129 ],
            "O": [ 1028 ]
          }
        },
        "sram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 615 ],
            "I3": [ 564 ],
            "O": [ 2129 ]
          }
        },
        "sram.0.2_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 395 ],
            "Q": [ 2130 ]
          }
        },
        "sram.0.2_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2130 ],
            "I1": [ 185 ],
            "I2": [ 186 ],
            "I3": [ 2123 ],
            "O": [ 1009 ]
          }
        },
        "sram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 626 ],
            "I3": [ 2131 ],
            "O": [ 1008 ]
          }
        },
        "sram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 392 ],
            "I2": [ 570 ],
            "I3": [ 617 ],
            "O": [ 2131 ]
          }
        },
        "sram.0.2_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1593 ],
            "I3": [ 220 ],
            "O": [ 390 ]
          }
        },
        "sram.0.3": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 187, 2143, 2144, 2145, 2146 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 679 ],
            "WDATA": [ "0", "0", "0", 400, "0", "0", "0", "0", "0", "0", "0", 2147, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.3_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 400 ],
            "Q": [ 2148 ]
          }
        },
        "sram.0.3_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2148 ],
            "I1": [ 185 ],
            "I2": [ 186 ],
            "I3": [ 2135 ],
            "O": [ 1015 ]
          }
        },
        "sram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 246 ],
            "I2": [ 626 ],
            "I3": [ 2149 ],
            "O": [ 1014 ]
          }
        },
        "sram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 619 ],
            "I2": [ 576 ],
            "I3": [ 397 ],
            "O": [ 2149 ]
          }
        },
        "sram.0.3_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 679 ],
            "Q": [ 186 ]
          }
        },
        "sram.0.3_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2147 ],
            "Q": [ 184 ]
          }
        },
        "sram.0.3_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1591 ],
            "I3": [ 220 ],
            "O": [ 400 ]
          }
        },
        "sram.0.3_WDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 2147 ],
            "O": [ 1443 ]
          }
        },
        "sram.0.3_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1588 ],
            "I3": [ 220 ],
            "O": [ 2147 ]
          }
        },
        "sram.0.4": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 675 ],
            "WDATA": [ "0", "0", "0", 1442, "0", "0", "0", "0", "0", "0", "0", 410, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.4_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1442 ],
            "Q": [ 2166 ]
          }
        },
        "sram.0.4_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2166 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 2153 ],
            "O": [ 2167 ]
          }
        },
        "sram.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 587 ],
            "I2": [ 182 ],
            "I3": [ 2167 ],
            "O": [ 1586 ]
          }
        },
        "sram.0.4_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 410 ],
            "Q": [ 2168 ]
          }
        },
        "sram.0.4_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2168 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 2161 ],
            "O": [ 2169 ]
          }
        },
        "sram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 407 ],
            "I2": [ 182 ],
            "I3": [ 2169 ],
            "O": [ 1582 ]
          }
        },
        "sram.0.4_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1580 ],
            "I3": [ 220 ],
            "O": [ 410 ]
          }
        },
        "sram.0.4_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1584 ],
            "I3": [ 220 ],
            "O": [ 1442 ]
          }
        },
        "sram.0.5": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 675 ],
            "WDATA": [ "0", "0", "0", 300, "0", "0", "0", "0", "0", "0", "0", 1440, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.5_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 300 ],
            "Q": [ 2186 ]
          }
        },
        "sram.0.5_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2186 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 2173 ],
            "O": [ 2187 ]
          }
        },
        "sram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 416 ],
            "I2": [ 182 ],
            "I3": [ 2187 ],
            "O": [ 1578 ]
          }
        },
        "sram.0.5_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1440 ],
            "Q": [ 2188 ]
          }
        },
        "sram.0.5_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2188 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 2181 ],
            "O": [ 2189 ]
          }
        },
        "sram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 422 ],
            "I2": [ 182 ],
            "I3": [ 2189 ],
            "O": [ 1780 ]
          }
        },
        "sram.0.5_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1576 ],
            "I3": [ 220 ],
            "O": [ 300 ]
          }
        },
        "sram.0.5_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1573 ],
            "I3": [ 220 ],
            "O": [ 1440 ]
          }
        },
        "sram.0.6": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 675 ],
            "WDATA": [ "0", "0", "0", 308, "0", "0", "0", "0", "0", "0", "0", 1438, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.6_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 308 ],
            "Q": [ 2206 ]
          }
        },
        "sram.0.6_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2206 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 2193 ],
            "O": [ 2207 ]
          }
        },
        "sram.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 428 ],
            "I1": [ 305 ],
            "I2": [ 182 ],
            "I3": [ 2207 ],
            "O": [ 1499 ]
          }
        },
        "sram.0.6_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1438 ],
            "Q": [ 2208 ]
          }
        },
        "sram.0.6_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2208 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 2201 ],
            "O": [ 2209 ]
          }
        },
        "sram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 434 ],
            "I1": [ 310 ],
            "I2": [ 182 ],
            "I3": [ 2209 ],
            "O": [ 2210 ]
          }
        },
        "sram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 2210 ],
            "I3": [ 1083 ],
            "O": [ 1566 ]
          }
        },
        "sram.0.6_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1568 ],
            "I3": [ 220 ],
            "O": [ 308 ]
          }
        },
        "sram.0.6_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1565 ],
            "I3": [ 220 ],
            "O": [ 1438 ]
          }
        },
        "sram.0.7": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 1674, 2222, 2223, 2224, 2225 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 675 ],
            "WDATA": [ "0", "0", "0", 316, "0", "0", "0", "0", "0", "0", "0", 1436, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.7_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 316 ],
            "Q": [ 2226 ]
          }
        },
        "sram.0.7_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2226 ],
            "I1": [ 185 ],
            "I2": [ 1673 ],
            "I3": [ 2214 ],
            "O": [ 2227 ]
          }
        },
        "sram.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 440 ],
            "I2": [ 182 ],
            "I3": [ 2227 ],
            "O": [ 1665 ]
          }
        },
        "sram.0.7_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 675 ],
            "Q": [ 1673 ]
          }
        },
        "sram.0.7_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1436 ],
            "Q": [ 1672 ]
          }
        },
        "sram.0.7_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1562 ],
            "I3": [ 220 ],
            "O": [ 316 ]
          }
        },
        "sram.0.7_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1559 ],
            "I3": [ 220 ],
            "O": [ 1436 ]
          }
        },
        "sram.0.8": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 678 ],
            "WDATA": [ "0", "0", "0", 1434, "0", "0", "0", "0", "0", "0", "0", 1461, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.8_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1434 ],
            "Q": [ 2244 ]
          }
        },
        "sram.0.8_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2244 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 2231 ],
            "O": [ 2245 ]
          }
        },
        "sram.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 321 ],
            "I1": [ 452 ],
            "I2": [ 182 ],
            "I3": [ 2245 ],
            "O": [ 1557 ]
          }
        },
        "sram.0.8_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1461 ],
            "Q": [ 2246 ]
          }
        },
        "sram.0.8_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2246 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 2239 ],
            "O": [ 2247 ]
          }
        },
        "sram.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 458 ],
            "I2": [ 182 ],
            "I3": [ 2247 ],
            "O": [ 1553 ]
          }
        },
        "sram.0.8_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1555 ],
            "I3": [ 220 ],
            "O": [ 1434 ]
          }
        },
        "sram.0.8_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1551 ],
            "I3": [ 220 ],
            "O": [ 1461 ]
          }
        },
        "sram.0.9": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263 ],
            "RE": [ "1" ],
            "WADDR": [ 268, 257, 646, 643, 637, 640, 209, 208, 230, 266, 233 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 678 ],
            "WDATA": [ "0", "0", "0", 330, "0", "0", "0", "0", "0", "0", "0", 1459, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "sram.0.9_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 330 ],
            "Q": [ 2264 ]
          }
        },
        "sram.0.9_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2264 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 2251 ],
            "O": [ 2265 ]
          }
        },
        "sram.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 327 ],
            "I2": [ 182 ],
            "I3": [ 2265 ],
            "O": [ 1549 ]
          }
        },
        "sram.0.9_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1459 ],
            "Q": [ 2266 ]
          }
        },
        "sram.0.9_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2266 ],
            "I1": [ 185 ],
            "I2": [ 1649 ],
            "I3": [ 2259 ],
            "O": [ 2267 ]
          }
        },
        "sram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 470 ],
            "I2": [ 182 ],
            "I3": [ 2267 ],
            "O": [ 2268 ]
          }
        },
        "sram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 2268 ],
            "I3": [ 1126 ],
            "O": [ 1545 ]
          }
        },
        "sram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 1680 ],
            "I3": [ 1826 ],
            "O": [ 1798 ]
          }
        },
        "sram.0.9_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1547 ],
            "I3": [ 220 ],
            "O": [ 330 ]
          }
        },
        "sram.0.9_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1544 ],
            "I3": [ 220 ],
            "O": [ 1459 ]
          }
        },
        "state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2269 ],
            "Q": [ 299 ],
            "R": [ 299 ]
          }
        },
        "state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 657 ],
            "I3": [ 1947 ],
            "O": [ 2269 ]
          }
        },
        "storage.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2270, 2270, 2270, "1", 2270, "1", 2270, "1", 2270, 2270, 2270, "1", 2270, "1", 2270, "1" ],
            "RADDR": [ 2271, 2272, 2273, 2274, "0", "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 214 ],
            "RDATA": [ 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290 ],
            "RE": [ "1" ],
            "WADDR": [ 2291, 2292, 2293, 2294, "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 2295 ],
            "WDATA": [ 2296, "0", 2297, "0", 2298, "0", 2299, "0", 2300, "0", 2301, "0", 2302, "0", 2303, "0" ],
            "WE": [ "1" ]
          }
        },
        "storage.0.0_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2302 ],
            "E": [ 214 ],
            "Q": [ 2304 ]
          }
        },
        "storage.0.0_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2304 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2287 ],
            "O": [ 2307 ]
          }
        },
        "storage.0.0_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2301 ],
            "E": [ 214 ],
            "Q": [ 2308 ]
          }
        },
        "storage.0.0_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2308 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2285 ],
            "O": [ 2309 ]
          }
        },
        "storage.0.0_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2300 ],
            "E": [ 214 ],
            "Q": [ 2310 ]
          }
        },
        "storage.0.0_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2310 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2283 ],
            "O": [ 2311 ]
          }
        },
        "storage.0.0_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2299 ],
            "E": [ 214 ],
            "Q": [ 2312 ]
          }
        },
        "storage.0.0_RDATA_4_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2312 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2281 ],
            "O": [ 2313 ]
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2314 ],
            "E": [ 214 ],
            "Q": [ 2305 ]
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2298 ],
            "E": [ 214 ],
            "Q": [ 2315 ]
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2273 ],
            "I1": [ 2293 ],
            "I2": [ 2316 ],
            "I3": [ 2317 ],
            "O": [ 2314 ]
          }
        },
        "storage.0.0_RDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 1311 ],
            "O": [ 2306 ]
          }
        },
        "storage.0.0_RDATA_7_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2297 ],
            "E": [ 214 ],
            "Q": [ 2318 ]
          }
        },
        "storage.0.0_RDATA_7_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2318 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2277 ],
            "O": [ 2319 ]
          }
        },
        "storage.0.0_RDATA_9_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2296 ],
            "E": [ 214 ],
            "Q": [ 2320 ]
          }
        },
        "storage.0.0_RDATA_9_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2320 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2275 ],
            "O": [ 2321 ]
          }
        },
        "storage.0.0_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2303 ],
            "E": [ 214 ],
            "Q": [ 2322 ]
          }
        },
        "storage.0.0_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2322 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2289 ],
            "O": [ 2323 ]
          }
        },
        "storage.0.0_WADDR_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2324 ],
            "Q": [ 2291 ]
          }
        },
        "storage.0.0_WADDR_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2271 ],
            "I3": [ 2291 ],
            "O": [ 2325 ]
          }
        },
        "storage.0.0_WADDR_1_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2326 ],
            "Q": [ 2294 ]
          }
        },
        "storage.0.0_WADDR_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2327 ],
            "Q": [ 2292 ]
          }
        },
        "storage.0.0_WADDR_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2272 ],
            "I1": [ 2271 ],
            "I2": [ 2292 ],
            "I3": [ 2291 ],
            "O": [ 2316 ]
          }
        },
        "storage.0.0_WCLKE_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2328 ],
            "Q": [ 2295 ]
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2274 ],
            "I1": [ 2294 ],
            "I2": [ 2295 ],
            "I3": [ 2325 ],
            "O": [ 2317 ]
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I2_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2329 ],
            "Q": [ 2293 ]
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2295 ],
            "O": [ 2270 ]
          }
        },
        "storage.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2330 ],
            "Q": [ 2299 ]
          }
        },
        "storage.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2331 ],
            "Q": [ 2301 ]
          }
        },
        "storage.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2332 ],
            "Q": [ 2297 ]
          }
        },
        "storage.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2333 ],
            "Q": [ 2302 ]
          }
        },
        "storage.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1444 ],
            "Q": [ 2298 ]
          }
        },
        "storage.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "Q": [ 2300 ]
          }
        },
        "storage.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "Q": [ 2296 ]
          }
        },
        "storage.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1443 ],
            "Q": [ 2303 ]
          }
        },
        "storage_1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2334, 2334, 2334, "1", 2334, "1", 2334, "1", 2334, 2334, 2334, "1", 2334, "1", 2334, "1" ],
            "RADDR": [ 2335, 2336, 2337, 2338, "0", "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 2339 ],
            "RDATA": [ 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355 ],
            "RE": [ "1" ],
            "WADDR": [ 2356, 2357, 2358, 2359, "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 2360 ],
            "WDATA": [ 2361, "0", 2362, "0", 2363, "0", 2364, "0", 2365, "0", 2366, "0", 2367, "0", 2368, "0" ],
            "WE": [ "1" ]
          }
        },
        "storage_1.0.0_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2367 ],
            "E": [ 2339 ],
            "Q": [ 2369 ]
          }
        },
        "storage_1.0.0_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2369 ],
            "I1": [ 2370 ],
            "I2": [ 2352 ],
            "I3": [ 195 ],
            "O": [ 612 ]
          }
        },
        "storage_1.0.0_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2366 ],
            "E": [ 2339 ],
            "Q": [ 2371 ]
          }
        },
        "storage_1.0.0_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2371 ],
            "I1": [ 2370 ],
            "I2": [ 2350 ],
            "I3": [ 195 ],
            "O": [ 616 ]
          }
        },
        "storage_1.0.0_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2365 ],
            "E": [ 2339 ],
            "Q": [ 2372 ]
          }
        },
        "storage_1.0.0_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2372 ],
            "I1": [ 2370 ],
            "I2": [ 2348 ],
            "I3": [ 195 ],
            "O": [ 609 ]
          }
        },
        "storage_1.0.0_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2364 ],
            "E": [ 2339 ],
            "Q": [ 2373 ]
          }
        },
        "storage_1.0.0_RDATA_4_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2373 ],
            "I1": [ 2370 ],
            "I2": [ 2346 ],
            "I3": [ 195 ],
            "O": [ 618 ]
          }
        },
        "storage_1.0.0_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2363 ],
            "E": [ 2339 ],
            "Q": [ 2374 ]
          }
        },
        "storage_1.0.0_RDATA_5_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2374 ],
            "I1": [ 2370 ],
            "I2": [ 2344 ],
            "I3": [ 195 ],
            "O": [ 610 ]
          }
        },
        "storage_1.0.0_RDATA_7_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2362 ],
            "E": [ 2339 ],
            "Q": [ 2375 ]
          }
        },
        "storage_1.0.0_RDATA_7_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2375 ],
            "I1": [ 2370 ],
            "I2": [ 2342 ],
            "I3": [ 195 ],
            "O": [ 614 ]
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2376 ],
            "E": [ 2339 ],
            "Q": [ 2370 ]
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2361 ],
            "E": [ 2339 ],
            "Q": [ 2377 ]
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2336 ],
            "I1": [ 2357 ],
            "I2": [ 2378 ],
            "I3": [ 2379 ],
            "O": [ 2376 ]
          }
        },
        "storage_1.0.0_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2368 ],
            "E": [ 2339 ],
            "Q": [ 2380 ]
          }
        },
        "storage_1.0.0_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2380 ],
            "I1": [ 2370 ],
            "I2": [ 2354 ],
            "I3": [ 195 ],
            "O": [ 620 ]
          }
        },
        "storage_1.0.0_WADDR_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2381 ],
            "Q": [ 2357 ]
          }
        },
        "storage_1.0.0_WADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2338 ],
            "I1": [ 2337 ],
            "I2": [ 2359 ],
            "I3": [ 2358 ],
            "O": [ 2378 ]
          }
        },
        "storage_1.0.0_WADDR_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2382 ],
            "Q": [ 2359 ]
          }
        },
        "storage_1.0.0_WADDR_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2383 ],
            "Q": [ 2358 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2384 ],
            "Q": [ 2360 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2360 ],
            "O": [ 2334 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2337 ],
            "I2": [ 2358 ],
            "I3": [ 2360 ],
            "O": [ 2385 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3_1_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2386 ],
            "Q": [ 2356 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2335 ],
            "I2": [ 2356 ],
            "I3": [ 2385 ],
            "O": [ 2379 ]
          }
        },
        "storage_1.0.0_WDATA_1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1329 ],
            "Q": [ 2364 ],
            "R": [ 1428 ]
          }
        },
        "storage_1.0.0_WDATA_2_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1330 ],
            "Q": [ 2366 ],
            "R": [ 1428 ]
          }
        },
        "storage_1.0.0_WDATA_3_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1331 ],
            "Q": [ 2362 ],
            "R": [ 1428 ]
          }
        },
        "storage_1.0.0_WDATA_4_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1332 ],
            "Q": [ 2367 ],
            "R": [ 1428 ]
          }
        },
        "storage_1.0.0_WDATA_5_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1333 ],
            "Q": [ 2363 ],
            "R": [ 1428 ]
          }
        },
        "storage_1.0.0_WDATA_6_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1334 ],
            "Q": [ 2365 ],
            "R": [ 1428 ]
          }
        },
        "storage_1.0.0_WDATA_7_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1335 ],
            "Q": [ 2361 ],
            "R": [ 1428 ]
          }
        },
        "storage_1.0.0_WDATA_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1328 ],
            "Q": [ 2368 ],
            "R": [ 1428 ]
          }
        },
        "timer_en_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 223 ],
            "Q": [ 2387 ]
          }
        },
        "timer_enable_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 229 ],
            "Q": [ 2388 ]
          }
        },
        "timer_enable_storage_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2388 ],
            "I1": [ 2389 ],
            "I2": [ 228 ],
            "I3": [ 195 ],
            "O": [ 600 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1431 ],
            "E": [ 236 ],
            "Q": [ 555 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1432 ],
            "E": [ 236 ],
            "Q": [ 552 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2390 ],
            "E": [ 236 ],
            "Q": [ 491 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 345 ],
            "O": [ 2390 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2391 ],
            "E": [ 236 ],
            "Q": [ 483 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 340 ],
            "O": [ 2391 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1458 ],
            "E": [ 236 ],
            "Q": [ 474 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2392 ],
            "E": [ 236 ],
            "Q": [ 465 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 330 ],
            "O": [ 2392 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1460 ],
            "E": [ 236 ],
            "Q": [ 462 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1433 ],
            "E": [ 236 ],
            "Q": [ 453 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1435 ],
            "E": [ 236 ],
            "Q": [ 447 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2393 ],
            "E": [ 236 ],
            "Q": [ 443 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 316 ],
            "O": [ 2393 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1437 ],
            "E": [ 236 ],
            "Q": [ 437 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2394 ],
            "E": [ 236 ],
            "Q": [ 431 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 308 ],
            "O": [ 2394 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1446 ],
            "E": [ 236 ],
            "Q": [ 537 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1439 ],
            "E": [ 236 ],
            "Q": [ 425 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2395 ],
            "E": [ 236 ],
            "Q": [ 417 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 300 ],
            "O": [ 2395 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2396 ],
            "E": [ 236 ],
            "Q": [ 597 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 410 ],
            "O": [ 2396 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1441 ],
            "E": [ 236 ],
            "Q": [ 588 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1443 ],
            "E": [ 236 ],
            "Q": [ 584 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2330 ],
            "E": [ 236 ],
            "Q": [ 579 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 400 ],
            "O": [ 2330 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2331 ],
            "E": [ 236 ],
            "Q": [ 573 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 395 ],
            "O": [ 2331 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2332 ],
            "E": [ 236 ],
            "Q": [ 567 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 390 ],
            "O": [ 2332 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2333 ],
            "E": [ 236 ],
            "Q": [ 561 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 385 ],
            "O": [ 2333 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1444 ],
            "E": [ 236 ],
            "Q": [ 544 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2397 ],
            "E": [ 236 ],
            "Q": [ 534 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "E": [ 236 ],
            "Q": [ 475 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 236 ],
            "Q": [ 2389 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 370 ],
            "O": [ 2397 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1448 ],
            "E": [ 236 ],
            "Q": [ 525 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1450 ],
            "E": [ 236 ],
            "Q": [ 522 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2398 ],
            "E": [ 236 ],
            "Q": [ 513 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 359 ],
            "O": [ 2398 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1452 ],
            "E": [ 236 ],
            "Q": [ 510 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1454 ],
            "E": [ 236 ],
            "Q": [ 501 ]
          }
        },
        "timer_load_storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1456 ],
            "E": [ 236 ],
            "Q": [ 498 ]
          }
        },
        "timer_pending_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 235 ],
            "Q": [ 2399 ]
          }
        },
        "timer_pending_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2400 ],
            "I2": [ 2399 ],
            "I3": [ 2401 ],
            "O": [ 2402 ]
          }
        },
        "timer_pending_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 235 ],
            "Q": [ 2400 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1431 ],
            "E": [ 237 ],
            "Q": [ 557 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1432 ],
            "E": [ 237 ],
            "Q": [ 549 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2390 ],
            "E": [ 237 ],
            "Q": [ 489 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2391 ],
            "E": [ 237 ],
            "Q": [ 486 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1458 ],
            "E": [ 237 ],
            "Q": [ 471 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2392 ],
            "E": [ 237 ],
            "Q": [ 467 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1460 ],
            "E": [ 237 ],
            "Q": [ 459 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1433 ],
            "E": [ 237 ],
            "Q": [ 456 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1435 ],
            "E": [ 237 ],
            "Q": [ 450 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2393 ],
            "E": [ 237 ],
            "Q": [ 441 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1437 ],
            "E": [ 237 ],
            "Q": [ 435 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2394 ],
            "E": [ 237 ],
            "Q": [ 429 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1446 ],
            "E": [ 237 ],
            "Q": [ 539 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1439 ],
            "E": [ 237 ],
            "Q": [ 423 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2395 ],
            "E": [ 237 ],
            "Q": [ 420 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2396 ],
            "E": [ 237 ],
            "Q": [ 594 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1441 ],
            "E": [ 237 ],
            "Q": [ 591 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1443 ],
            "E": [ 237 ],
            "Q": [ 582 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2330 ],
            "E": [ 237 ],
            "Q": [ 577 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2331 ],
            "E": [ 237 ],
            "Q": [ 571 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2332 ],
            "E": [ 237 ],
            "Q": [ 565 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2333 ],
            "E": [ 237 ],
            "Q": [ 559 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1444 ],
            "E": [ 237 ],
            "Q": [ 541 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2397 ],
            "E": [ 237 ],
            "Q": [ 531 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "E": [ 237 ],
            "Q": [ 477 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 237 ],
            "Q": [ 2403 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1448 ],
            "E": [ 237 ],
            "Q": [ 528 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1450 ],
            "E": [ 237 ],
            "Q": [ 519 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2398 ],
            "E": [ 237 ],
            "Q": [ 516 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1452 ],
            "E": [ 237 ],
            "Q": [ 507 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1454 ],
            "E": [ 237 ],
            "Q": [ 503 ]
          }
        },
        "timer_reload_storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1456 ],
            "E": [ 237 ],
            "Q": [ 495 ]
          }
        },
        "timer_update_value_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 239 ],
            "Q": [ 2404 ]
          }
        },
        "timer_update_value_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 239 ],
            "Q": [ 2405 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2405 ],
            "I1": [ 231 ],
            "I2": [ 232 ],
            "I3": [ 269 ],
            "O": [ 2406 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 231 ],
            "I2": [ 232 ],
            "I3": [ 269 ],
            "O": [ 238 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 268 ],
            "I2": [ 232 ],
            "I3": [ 274 ],
            "O": [ 234 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2407 ],
            "I3": [ 204 ],
            "O": [ 232 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2408 ],
            "I1": [ 2409 ],
            "I2": [ 267 ],
            "I3": [ 269 ],
            "O": [ 2410 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2403 ],
            "I1": [ 2407 ],
            "I2": [ 263 ],
            "I3": [ 272 ],
            "O": [ 2411 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2407 ],
            "I2": [ 263 ],
            "I3": [ 272 ],
            "O": [ 199 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 637 ],
            "I3": [ 715 ],
            "O": [ 2407 ]
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2412 ],
            "I2": [ 272 ],
            "I3": [ 269 ],
            "O": [ 2413 ]
          }
        },
        "timer_value_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2414 ],
            "Q": [ 2415 ]
          }
        },
        "timer_value_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2416 ],
            "Q": [ 2417 ]
          }
        },
        "timer_value_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2418 ],
            "Q": [ 2419 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 491 ],
            "I2": [ 2387 ],
            "I3": [ 2420 ],
            "O": [ 2418 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 489 ],
            "I2": [ 2412 ],
            "I3": [ 2421 ],
            "O": [ 2420 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2419 ],
            "I2": [ "1" ],
            "I3": [ 2422 ],
            "O": [ 2421 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2423 ],
            "CO": [ 2422 ],
            "I0": [ 2424 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2424 ],
            "I2": [ "1" ],
            "I3": [ 2423 ],
            "O": [ 2425 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2426 ],
            "I2": [ 2427 ],
            "I3": [ 2428 ],
            "O": [ 2412 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2429 ],
            "I2": [ 2430 ],
            "I3": [ 2431 ],
            "O": [ 2426 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2432 ],
            "I1": [ 2433 ],
            "I2": [ 2434 ],
            "I3": [ 2435 ],
            "O": [ 2427 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2436 ],
            "I1": [ 2437 ],
            "I2": [ 2438 ],
            "I3": [ 2439 ],
            "O": [ 2434 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2415 ],
            "I1": [ 2417 ],
            "I2": [ 2440 ],
            "I3": [ 2441 ],
            "O": [ 2435 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2442 ],
            "I1": [ 2443 ],
            "I2": [ 2444 ],
            "I3": [ 2445 ],
            "O": [ 2428 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2446 ],
            "I1": [ 2447 ],
            "I2": [ 2448 ],
            "I3": [ 2449 ],
            "O": [ 2443 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2450 ],
            "I1": [ 2451 ],
            "I2": [ 2452 ],
            "I3": [ 2453 ],
            "O": [ 2444 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2454 ],
            "I1": [ 2455 ],
            "I2": [ 2456 ],
            "I3": [ 2457 ],
            "O": [ 2445 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2458 ],
            "I1": [ 2459 ],
            "I2": [ 2460 ],
            "I3": [ 2461 ],
            "O": [ 2457 ]
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2462 ],
            "I1": [ 2463 ],
            "I2": [ 2419 ],
            "I3": [ 2424 ],
            "O": [ 2431 ]
          }
        },
        "timer_value_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2464 ],
            "Q": [ 2424 ]
          }
        },
        "timer_value_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 483 ],
            "I2": [ 2387 ],
            "I3": [ 2465 ],
            "O": [ 2464 ]
          }
        },
        "timer_value_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 486 ],
            "I2": [ 2412 ],
            "I3": [ 2425 ],
            "O": [ 2465 ]
          }
        },
        "timer_value_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2466 ],
            "Q": [ 2429 ]
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 474 ],
            "I2": [ 2387 ],
            "I3": [ 2467 ],
            "O": [ 2466 ]
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 471 ],
            "I2": [ 2412 ],
            "I3": [ 2468 ],
            "O": [ 2467 ]
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2429 ],
            "I2": [ "1" ],
            "I3": [ 2469 ],
            "O": [ 2468 ]
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2469 ],
            "CO": [ 2423 ],
            "I0": [ 2429 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2470 ],
            "CO": [ 2469 ],
            "I0": [ 2438 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2471 ],
            "Q": [ 2438 ]
          }
        },
        "timer_value_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 465 ],
            "I2": [ 2387 ],
            "I3": [ 2472 ],
            "O": [ 2471 ]
          }
        },
        "timer_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 467 ],
            "I2": [ 2412 ],
            "I3": [ 2473 ],
            "O": [ 2472 ]
          }
        },
        "timer_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2438 ],
            "I2": [ "1" ],
            "I3": [ 2470 ],
            "O": [ 2473 ]
          }
        },
        "timer_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2474 ],
            "CO": [ 2470 ],
            "I0": [ 2439 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2475 ],
            "Q": [ 2439 ]
          }
        },
        "timer_value_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 462 ],
            "I2": [ 2387 ],
            "I3": [ 2476 ],
            "O": [ 2475 ]
          }
        },
        "timer_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 459 ],
            "I2": [ 2412 ],
            "I3": [ 2477 ],
            "O": [ 2476 ]
          }
        },
        "timer_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2439 ],
            "I2": [ "1" ],
            "I3": [ 2474 ],
            "O": [ 2477 ]
          }
        },
        "timer_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2478 ],
            "CO": [ 2474 ],
            "I0": [ 2430 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2479 ],
            "Q": [ 2430 ]
          }
        },
        "timer_value_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 453 ],
            "I2": [ 2387 ],
            "I3": [ 2480 ],
            "O": [ 2479 ]
          }
        },
        "timer_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 456 ],
            "I2": [ 2481 ],
            "I3": [ 2412 ],
            "O": [ 2480 ]
          }
        },
        "timer_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2430 ],
            "I2": [ "1" ],
            "I3": [ 2478 ],
            "O": [ 2481 ]
          }
        },
        "timer_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2482 ],
            "CO": [ 2478 ],
            "I0": [ 2450 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2483 ],
            "Q": [ 2450 ]
          }
        },
        "timer_value_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 447 ],
            "I2": [ 2387 ],
            "I3": [ 2484 ],
            "O": [ 2483 ]
          }
        },
        "timer_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 450 ],
            "I2": [ 2485 ],
            "I3": [ 2412 ],
            "O": [ 2484 ]
          }
        },
        "timer_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2450 ],
            "I2": [ "1" ],
            "I3": [ 2482 ],
            "O": [ 2485 ]
          }
        },
        "timer_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2486 ],
            "CO": [ 2482 ],
            "I0": [ 2451 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2487 ],
            "Q": [ 2451 ]
          }
        },
        "timer_value_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 443 ],
            "I2": [ 2387 ],
            "I3": [ 2488 ],
            "O": [ 2487 ]
          }
        },
        "timer_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 441 ],
            "I2": [ 2489 ],
            "I3": [ 2412 ],
            "O": [ 2488 ]
          }
        },
        "timer_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2451 ],
            "I2": [ "1" ],
            "I3": [ 2486 ],
            "O": [ 2489 ]
          }
        },
        "timer_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2490 ],
            "CO": [ 2486 ],
            "I0": [ 2452 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2491 ],
            "Q": [ 2452 ]
          }
        },
        "timer_value_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 437 ],
            "I2": [ 2387 ],
            "I3": [ 2492 ],
            "O": [ 2491 ]
          }
        },
        "timer_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 435 ],
            "I2": [ 2493 ],
            "I3": [ 2412 ],
            "O": [ 2492 ]
          }
        },
        "timer_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2452 ],
            "I2": [ "1" ],
            "I3": [ 2490 ],
            "O": [ 2493 ]
          }
        },
        "timer_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2494 ],
            "CO": [ 2490 ],
            "I0": [ 2453 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2495 ],
            "Q": [ 2453 ]
          }
        },
        "timer_value_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 431 ],
            "I2": [ 2387 ],
            "I3": [ 2496 ],
            "O": [ 2495 ]
          }
        },
        "timer_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 429 ],
            "I2": [ 2497 ],
            "I3": [ 2412 ],
            "O": [ 2496 ]
          }
        },
        "timer_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2453 ],
            "I2": [ "1" ],
            "I3": [ 2494 ],
            "O": [ 2497 ]
          }
        },
        "timer_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2498 ],
            "CO": [ 2494 ],
            "I0": [ 2446 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2499 ],
            "I2": [ 2500 ],
            "I3": [ 2501 ],
            "O": [ 2416 ]
          }
        },
        "timer_value_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2502 ],
            "Q": [ 2440 ]
          }
        },
        "timer_value_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2503 ],
            "Q": [ 2446 ]
          }
        },
        "timer_value_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 425 ],
            "I2": [ 2387 ],
            "I3": [ 2504 ],
            "O": [ 2503 ]
          }
        },
        "timer_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 2505 ],
            "I3": [ 2412 ],
            "O": [ 2504 ]
          }
        },
        "timer_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2446 ],
            "I2": [ "1" ],
            "I3": [ 2498 ],
            "O": [ 2505 ]
          }
        },
        "timer_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2506 ],
            "CO": [ 2498 ],
            "I0": [ 2447 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2507 ],
            "Q": [ 2447 ]
          }
        },
        "timer_value_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 417 ],
            "I2": [ 2387 ],
            "I3": [ 2508 ],
            "O": [ 2507 ]
          }
        },
        "timer_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 420 ],
            "I2": [ 2509 ],
            "I3": [ 2412 ],
            "O": [ 2508 ]
          }
        },
        "timer_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2447 ],
            "I2": [ "1" ],
            "I3": [ 2506 ],
            "O": [ 2509 ]
          }
        },
        "timer_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2510 ],
            "CO": [ 2506 ],
            "I0": [ 2448 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2511 ],
            "Q": [ 2448 ]
          }
        },
        "timer_value_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 597 ],
            "I2": [ 2387 ],
            "I3": [ 2512 ],
            "O": [ 2511 ]
          }
        },
        "timer_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 594 ],
            "I2": [ 2513 ],
            "I3": [ 2412 ],
            "O": [ 2512 ]
          }
        },
        "timer_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2448 ],
            "I2": [ "1" ],
            "I3": [ 2510 ],
            "O": [ 2513 ]
          }
        },
        "timer_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2514 ],
            "CO": [ 2510 ],
            "I0": [ 2449 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2515 ],
            "Q": [ 2449 ]
          }
        },
        "timer_value_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 588 ],
            "I2": [ 2387 ],
            "I3": [ 2516 ],
            "O": [ 2515 ]
          }
        },
        "timer_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 591 ],
            "I2": [ 2517 ],
            "I3": [ 2412 ],
            "O": [ 2516 ]
          }
        },
        "timer_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2449 ],
            "I2": [ "1" ],
            "I3": [ 2514 ],
            "O": [ 2517 ]
          }
        },
        "timer_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2518 ],
            "CO": [ 2514 ],
            "I0": [ 2458 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2519 ],
            "Q": [ 2458 ]
          }
        },
        "timer_value_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 584 ],
            "I2": [ 2387 ],
            "I3": [ 2520 ],
            "O": [ 2519 ]
          }
        },
        "timer_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 582 ],
            "I2": [ 2521 ],
            "I3": [ 2412 ],
            "O": [ 2520 ]
          }
        },
        "timer_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2458 ],
            "I2": [ "1" ],
            "I3": [ 2518 ],
            "O": [ 2521 ]
          }
        },
        "timer_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2522 ],
            "CO": [ 2518 ],
            "I0": [ 2459 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2523 ],
            "Q": [ 2459 ]
          }
        },
        "timer_value_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 579 ],
            "I2": [ 2387 ],
            "I3": [ 2524 ],
            "O": [ 2523 ]
          }
        },
        "timer_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 577 ],
            "I2": [ 2525 ],
            "I3": [ 2412 ],
            "O": [ 2524 ]
          }
        },
        "timer_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2459 ],
            "I2": [ "1" ],
            "I3": [ 2522 ],
            "O": [ 2525 ]
          }
        },
        "timer_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2526 ],
            "CO": [ 2522 ],
            "I0": [ 2460 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2527 ],
            "Q": [ 2460 ]
          }
        },
        "timer_value_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 2387 ],
            "I3": [ 2528 ],
            "O": [ 2527 ]
          }
        },
        "timer_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 571 ],
            "I2": [ 2529 ],
            "I3": [ 2412 ],
            "O": [ 2528 ]
          }
        },
        "timer_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2460 ],
            "I2": [ "1" ],
            "I3": [ 2526 ],
            "O": [ 2529 ]
          }
        },
        "timer_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2530 ],
            "CO": [ 2526 ],
            "I0": [ 2461 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2531 ],
            "Q": [ 2461 ]
          }
        },
        "timer_value_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 567 ],
            "I2": [ 2387 ],
            "I3": [ 2532 ],
            "O": [ 2531 ]
          }
        },
        "timer_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 565 ],
            "I2": [ 2533 ],
            "I3": [ 2412 ],
            "O": [ 2532 ]
          }
        },
        "timer_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2461 ],
            "I2": [ "1" ],
            "I3": [ 2530 ],
            "O": [ 2533 ]
          }
        },
        "timer_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2534 ],
            "CO": [ 2530 ],
            "I0": [ 2442 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2535 ],
            "Q": [ 2442 ]
          }
        },
        "timer_value_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 561 ],
            "I2": [ 2387 ],
            "I3": [ 2536 ],
            "O": [ 2535 ]
          }
        },
        "timer_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 559 ],
            "I2": [ 2537 ],
            "I3": [ 2412 ],
            "O": [ 2536 ]
          }
        },
        "timer_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2442 ],
            "I2": [ "1" ],
            "I3": [ 2534 ],
            "O": [ 2537 ]
          }
        },
        "timer_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2538 ],
            "CO": [ 2534 ],
            "I0": [ 2454 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2539 ],
            "Q": [ 2454 ]
          }
        },
        "timer_value_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 544 ],
            "I2": [ 2387 ],
            "I3": [ 2540 ],
            "O": [ 2539 ]
          }
        },
        "timer_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 541 ],
            "I2": [ 2541 ],
            "I3": [ 2412 ],
            "O": [ 2540 ]
          }
        },
        "timer_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2454 ],
            "I2": [ "1" ],
            "I3": [ 2538 ],
            "O": [ 2541 ]
          }
        },
        "timer_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2456 ],
            "CO": [ 2538 ],
            "I0": [ 2455 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 2387 ],
            "I3": [ 2542 ],
            "O": [ 2502 ]
          }
        },
        "timer_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 539 ],
            "I2": [ 2412 ],
            "I3": [ 2543 ],
            "O": [ 2542 ]
          }
        },
        "timer_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2440 ],
            "I2": [ "1" ],
            "I3": [ 2544 ],
            "O": [ 2543 ]
          }
        },
        "timer_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2545 ],
            "CO": [ 2544 ],
            "I0": [ 2441 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2546 ],
            "Q": [ 2441 ]
          }
        },
        "timer_value_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2547 ],
            "Q": [ 2455 ]
          }
        },
        "timer_value_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 475 ],
            "I2": [ 2387 ],
            "I3": [ 2548 ],
            "O": [ 2547 ]
          }
        },
        "timer_value_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 477 ],
            "I2": [ 2549 ],
            "I3": [ 2412 ],
            "O": [ 2548 ]
          }
        },
        "timer_value_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2455 ],
            "I2": [ "1" ],
            "I3": [ 2456 ],
            "O": [ 2549 ]
          }
        },
        "timer_value_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2550 ],
            "Q": [ 2456 ]
          }
        },
        "timer_value_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2387 ],
            "I2": [ 2389 ],
            "I3": [ 2551 ],
            "O": [ 2550 ]
          }
        },
        "timer_value_SB_DFF_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2403 ],
            "I2": [ 2456 ],
            "I3": [ 2412 ],
            "O": [ 2551 ]
          }
        },
        "timer_value_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 534 ],
            "I2": [ 2387 ],
            "I3": [ 2552 ],
            "O": [ 2546 ]
          }
        },
        "timer_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 531 ],
            "I2": [ 2412 ],
            "I3": [ 2553 ],
            "O": [ 2552 ]
          }
        },
        "timer_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2441 ],
            "I2": [ "1" ],
            "I3": [ 2545 ],
            "O": [ 2553 ]
          }
        },
        "timer_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2554 ],
            "CO": [ 2545 ],
            "I0": [ 2432 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2555 ],
            "Q": [ 2432 ]
          }
        },
        "timer_value_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 525 ],
            "I2": [ 2387 ],
            "I3": [ 2556 ],
            "O": [ 2555 ]
          }
        },
        "timer_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 528 ],
            "I2": [ 2412 ],
            "I3": [ 2557 ],
            "O": [ 2556 ]
          }
        },
        "timer_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2432 ],
            "I2": [ "1" ],
            "I3": [ 2554 ],
            "O": [ 2557 ]
          }
        },
        "timer_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2558 ],
            "CO": [ 2554 ],
            "I0": [ 2436 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2559 ],
            "Q": [ 2436 ]
          }
        },
        "timer_value_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 522 ],
            "I2": [ 2387 ],
            "I3": [ 2560 ],
            "O": [ 2559 ]
          }
        },
        "timer_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 519 ],
            "I2": [ 2412 ],
            "I3": [ 2561 ],
            "O": [ 2560 ]
          }
        },
        "timer_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2436 ],
            "I2": [ "1" ],
            "I3": [ 2558 ],
            "O": [ 2561 ]
          }
        },
        "timer_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2562 ],
            "CO": [ 2558 ],
            "I0": [ 2437 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2563 ],
            "Q": [ 2437 ]
          }
        },
        "timer_value_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 513 ],
            "I2": [ 2387 ],
            "I3": [ 2564 ],
            "O": [ 2563 ]
          }
        },
        "timer_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 2412 ],
            "I3": [ 2565 ],
            "O": [ 2564 ]
          }
        },
        "timer_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2437 ],
            "I2": [ "1" ],
            "I3": [ 2562 ],
            "O": [ 2565 ]
          }
        },
        "timer_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2566 ],
            "CO": [ 2562 ],
            "I0": [ 2433 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2567 ],
            "Q": [ 2433 ]
          }
        },
        "timer_value_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 510 ],
            "I2": [ 2387 ],
            "I3": [ 2568 ],
            "O": [ 2567 ]
          }
        },
        "timer_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 507 ],
            "I2": [ 2412 ],
            "I3": [ 2569 ],
            "O": [ 2568 ]
          }
        },
        "timer_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2433 ],
            "I2": [ "1" ],
            "I3": [ 2566 ],
            "O": [ 2569 ]
          }
        },
        "timer_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2570 ],
            "CO": [ 2566 ],
            "I0": [ 2462 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2571 ],
            "Q": [ 2462 ]
          }
        },
        "timer_value_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 501 ],
            "I2": [ 2387 ],
            "I3": [ 2572 ],
            "O": [ 2571 ]
          }
        },
        "timer_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 503 ],
            "I2": [ 2412 ],
            "I3": [ 2573 ],
            "O": [ 2572 ]
          }
        },
        "timer_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2462 ],
            "I2": [ "1" ],
            "I3": [ 2570 ],
            "O": [ 2573 ]
          }
        },
        "timer_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2574 ],
            "CO": [ 2570 ],
            "I0": [ 2463 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2575 ],
            "Q": [ 2463 ]
          }
        },
        "timer_value_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 498 ],
            "I2": [ 2387 ],
            "I3": [ 2576 ],
            "O": [ 2575 ]
          }
        },
        "timer_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 2412 ],
            "I3": [ 2577 ],
            "O": [ 2576 ]
          }
        },
        "timer_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2463 ],
            "I2": [ "1" ],
            "I3": [ 2574 ],
            "O": [ 2577 ]
          }
        },
        "timer_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2422 ],
            "CO": [ 2574 ],
            "I0": [ 2419 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2578 ],
            "I1": [ 2415 ],
            "I2": [ 2579 ],
            "I3": [ 2580 ],
            "O": [ 2414 ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 555 ],
            "I3": [ 2387 ],
            "O": [ 2578 ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 2387 ],
            "I3": [ 2412 ],
            "O": [ 2579 ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2581 ],
            "CO": [ 2580 ],
            "I0": [ 2417 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2544 ],
            "CO": [ 2581 ],
            "I0": [ 2440 ],
            "I1": [ "1" ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2417 ],
            "I2": [ "1" ],
            "I3": [ 2581 ],
            "O": [ 2501 ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 552 ],
            "I3": [ 2387 ],
            "O": [ 2499 ]
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 549 ],
            "I2": [ 2387 ],
            "I3": [ 2412 ],
            "O": [ 2500 ]
          }
        },
        "timer_value_status_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2415 ],
            "E": [ 2404 ],
            "Q": [ 558 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2417 ],
            "E": [ 2404 ],
            "Q": [ 551 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2419 ],
            "E": [ 2404 ],
            "Q": [ 492 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2424 ],
            "E": [ 2404 ],
            "Q": [ 485 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2429 ],
            "E": [ 2404 ],
            "Q": [ 473 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2438 ],
            "E": [ 2404 ],
            "Q": [ 468 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2439 ],
            "E": [ 2404 ],
            "Q": [ 461 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2430 ],
            "E": [ 2404 ],
            "Q": [ 455 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2450 ],
            "E": [ 2404 ],
            "Q": [ 449 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2451 ],
            "E": [ 2404 ],
            "Q": [ 444 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2452 ],
            "E": [ 2404 ],
            "Q": [ 438 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2453 ],
            "E": [ 2404 ],
            "Q": [ 432 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2440 ],
            "E": [ 2404 ],
            "Q": [ 540 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2446 ],
            "E": [ 2404 ],
            "Q": [ 426 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2447 ],
            "E": [ 2404 ],
            "Q": [ 419 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2448 ],
            "E": [ 2404 ],
            "Q": [ 596 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2449 ],
            "E": [ 2404 ],
            "Q": [ 590 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2458 ],
            "E": [ 2404 ],
            "Q": [ 585 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2459 ],
            "E": [ 2404 ],
            "Q": [ 580 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2460 ],
            "E": [ 2404 ],
            "Q": [ 574 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2461 ],
            "E": [ 2404 ],
            "Q": [ 568 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2442 ],
            "E": [ 2404 ],
            "Q": [ 562 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2454 ],
            "E": [ 2404 ],
            "Q": [ 543 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2441 ],
            "E": [ 2404 ],
            "Q": [ 533 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2455 ],
            "E": [ 2404 ],
            "Q": [ 478 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2456 ],
            "E": [ 2404 ],
            "Q": [ 2408 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2432 ],
            "E": [ 2404 ],
            "Q": [ 527 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2436 ],
            "E": [ 2404 ],
            "Q": [ 521 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2437 ],
            "E": [ 2404 ],
            "Q": [ 515 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2433 ],
            "E": [ 2404 ],
            "Q": [ 509 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2462 ],
            "E": [ 2404 ],
            "Q": [ 504 ]
          }
        },
        "timer_value_status_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2463 ],
            "E": [ 2404 ],
            "Q": [ 497 ]
          }
        },
        "timer_zero_pending_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2402 ],
            "Q": [ 2582 ],
            "S": [ 2401 ]
          }
        },
        "timer_zero_pending_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2582 ],
            "I2": [ 233 ],
            "I3": [ 234 ],
            "O": [ 598 ]
          }
        },
        "timer_zero_pending_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2387 ],
            "I3": [ 200 ],
            "O": [ 599 ]
          }
        },
        "timer_zero_pending_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2410 ],
            "I1": [ 2411 ],
            "I2": [ 2413 ],
            "I3": [ 2406 ],
            "O": [ 601 ]
          }
        },
        "timer_zero_trigger_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2412 ],
            "Q": [ 2583 ]
          }
        },
        "timer_zero_trigger_d_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2583 ],
            "I3": [ 2412 ],
            "O": [ 2401 ]
          }
        },
        "tx_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2584 ],
            "E": [ 1464 ],
            "Q": [ 2585 ],
            "R": [ 2586 ]
          }
        },
        "tx_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2587 ],
            "E": [ 1464 ],
            "Q": [ 2588 ],
            "R": [ 2586 ]
          }
        },
        "tx_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659.53-659.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2588 ],
            "I3": [ 2589 ],
            "O": [ 2587 ]
          }
        },
        "tx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659.53-659.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2590 ],
            "CO": [ 2589 ],
            "I0": [ "0" ],
            "I1": [ 2591 ]
          }
        },
        "tx_count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2592 ],
            "E": [ 1464 ],
            "Q": [ 2591 ],
            "R": [ 2586 ]
          }
        },
        "tx_count_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659.53-659.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2591 ],
            "I3": [ 2590 ],
            "O": [ 2592 ]
          }
        },
        "tx_count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2593 ],
            "E": [ 1464 ],
            "Q": [ 2590 ],
            "R": [ 2586 ]
          }
        },
        "tx_count_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2590 ],
            "O": [ 2593 ]
          }
        },
        "tx_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659.53-659.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2585 ],
            "I3": [ 2594 ],
            "O": [ 2584 ]
          }
        },
        "tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659.53-659.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2589 ],
            "CO": [ 2594 ],
            "I0": [ "0" ],
            "I1": [ 2588 ]
          }
        },
        "tx_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2595 ],
            "E": [ 2596 ],
            "Q": [ 2597 ]
          }
        },
        "tx_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2598 ],
            "E": [ 2596 ],
            "Q": [ 2599 ]
          }
        },
        "tx_data_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2597 ],
            "I2": [ 2586 ],
            "I3": [ 2313 ],
            "O": [ 2598 ]
          }
        },
        "tx_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2600 ],
            "E": [ 2596 ],
            "Q": [ 2601 ]
          }
        },
        "tx_data_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2599 ],
            "I2": [ 2586 ],
            "I3": [ 2309 ],
            "O": [ 2600 ]
          }
        },
        "tx_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2602 ],
            "E": [ 2596 ],
            "Q": [ 2603 ]
          }
        },
        "tx_data_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2601 ],
            "I2": [ 2586 ],
            "I3": [ 2319 ],
            "O": [ 2602 ]
          }
        },
        "tx_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2604 ],
            "E": [ 2596 ],
            "Q": [ 2605 ]
          }
        },
        "tx_data_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2603 ],
            "I2": [ 2586 ],
            "I3": [ 2307 ],
            "O": [ 2604 ]
          }
        },
        "tx_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2606 ],
            "E": [ 2596 ],
            "Q": [ 2607 ]
          }
        },
        "tx_data_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2605 ],
            "I2": [ 2586 ],
            "I3": [ 2608 ],
            "O": [ 2606 ]
          }
        },
        "tx_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2609 ],
            "E": [ 2596 ],
            "Q": [ 2610 ]
          }
        },
        "tx_data_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2607 ],
            "I2": [ 2586 ],
            "I3": [ 2311 ],
            "O": [ 2609 ]
          }
        },
        "tx_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2611 ],
            "E": [ 2596 ],
            "Q": [ 2612 ]
          }
        },
        "tx_data_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2610 ],
            "I2": [ 2586 ],
            "I3": [ 2321 ],
            "O": [ 2611 ]
          }
        },
        "tx_data_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2586 ],
            "I3": [ 2323 ],
            "O": [ 2595 ]
          }
        },
        "tx_data_rs232phytx_next_value_ce2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2306 ],
            "I3": [ 2586 ],
            "O": [ 2596 ]
          }
        },
        "tx_phase_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2613 ],
            "Q": [ 2614 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2615 ],
            "Q": [ 2616 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2617 ],
            "Q": [ 2618 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2618 ],
            "I3": [ 2619 ],
            "O": [ 2617 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2620 ],
            "CO": [ 2619 ],
            "I0": [ "0" ],
            "I1": [ 2621 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2622 ],
            "Q": [ 2621 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2621 ],
            "I3": [ 2620 ],
            "O": [ 2622 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2623 ],
            "CO": [ 2620 ],
            "I0": [ "1" ],
            "I1": [ 2624 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2625 ],
            "Q": [ 2626 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2626 ],
            "I3": [ 2627 ],
            "O": [ 2625 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2628 ],
            "CO": [ 2627 ],
            "I0": [ "0" ],
            "I1": [ 2629 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2630 ],
            "Q": [ 2629 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2629 ],
            "I3": [ 2628 ],
            "O": [ 2630 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2631 ],
            "CO": [ 2628 ],
            "I0": [ "1" ],
            "I1": [ 2632 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2633 ],
            "Q": [ 2634 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2634 ],
            "I3": [ 2635 ],
            "O": [ 2633 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2636 ],
            "CO": [ 2635 ],
            "I0": [ "1" ],
            "I1": [ 2637 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2638 ],
            "Q": [ 2639 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2639 ],
            "I3": [ 2640 ],
            "O": [ 2638 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2641 ],
            "CO": [ 2640 ],
            "I0": [ "1" ],
            "I1": [ 2642 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2643 ],
            "Q": [ 2644 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2644 ],
            "I3": [ 2645 ],
            "O": [ 2643 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2646 ],
            "CO": [ 2645 ],
            "I0": [ "0" ],
            "I1": [ 2647 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2648 ],
            "Q": [ 2647 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2647 ],
            "I3": [ 2646 ],
            "O": [ 2648 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2649 ],
            "CO": [ 2646 ],
            "I0": [ "0" ],
            "I1": [ 2650 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2651 ],
            "Q": [ 2650 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2650 ],
            "I3": [ 2649 ],
            "O": [ 2651 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2652 ],
            "CO": [ 2649 ],
            "I0": [ "1" ],
            "I1": [ 2653 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2616 ],
            "I3": [ 2654 ],
            "O": [ 2615 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2655 ],
            "CO": [ 2654 ],
            "I0": [ "0" ],
            "I1": [ 2656 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2657 ],
            "Q": [ 2656 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2656 ],
            "I3": [ 2655 ],
            "O": [ 2657 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2658 ],
            "CO": [ 2655 ],
            "I0": [ "0" ],
            "I1": [ 2659 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2660 ],
            "Q": [ 2659 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2659 ],
            "I3": [ 2658 ],
            "O": [ 2660 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2661 ],
            "CO": [ 2658 ],
            "I0": [ "0" ],
            "I1": [ 2662 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2663 ],
            "Q": [ 2662 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2662 ],
            "I3": [ 2661 ],
            "O": [ 2663 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2664 ],
            "CO": [ 2661 ],
            "I0": [ "0" ],
            "I1": [ 2665 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2666 ],
            "Q": [ 2665 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2665 ],
            "I3": [ 2664 ],
            "O": [ 2666 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2667 ],
            "CO": [ 2664 ],
            "I0": [ "1" ],
            "I1": [ 2668 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2669 ],
            "Q": [ 2670 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2670 ],
            "I3": [ 2671 ],
            "O": [ 2669 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2672 ],
            "CO": [ 2671 ],
            "I0": [ "0" ],
            "I1": [ 2673 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2674 ],
            "Q": [ 2673 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2673 ],
            "I3": [ 2672 ],
            "O": [ 2674 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2675 ],
            "CO": [ 2672 ],
            "I0": [ "1" ],
            "I1": [ 2676 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2677 ],
            "Q": [ 2678 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2678 ],
            "I3": [ 2679 ],
            "O": [ 2677 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2680 ],
            "CO": [ 2679 ],
            "I0": [ "1" ],
            "I1": [ 2681 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2682 ],
            "Q": [ 2683 ],
            "R": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2683 ],
            "I3": [ 2684 ],
            "O": [ 2682 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2685 ],
            "CO": [ 2684 ],
            "I0": [ "1" ],
            "I1": [ 2686 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2614 ],
            "I3": [ 2687 ],
            "O": [ 2613 ]
          }
        },
        "tx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2654 ],
            "CO": [ 2687 ],
            "I0": [ "0" ],
            "I1": [ 2616 ]
          }
        },
        "tx_phase_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2688 ],
            "Q": [ 2668 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2689 ],
            "Q": [ 2676 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2690 ],
            "Q": [ 2653 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2653 ],
            "I3": [ 2652 ],
            "O": [ 2690 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2691 ],
            "Q": [ 2652 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2652 ],
            "O": [ 2691 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2676 ],
            "I3": [ 2675 ],
            "O": [ 2689 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2692 ],
            "CO": [ 2675 ],
            "I0": [ "1" ],
            "I1": [ 2693 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2694 ],
            "Q": [ 2693 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2693 ],
            "I3": [ 2692 ],
            "O": [ 2694 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2695 ],
            "CO": [ 2692 ],
            "I0": [ "1" ],
            "I1": [ 2696 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2697 ],
            "Q": [ 2696 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2696 ],
            "I3": [ 2695 ],
            "O": [ 2697 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2679 ],
            "CO": [ 2695 ],
            "I0": [ "0" ],
            "I1": [ 2678 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2698 ],
            "Q": [ 2681 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2681 ],
            "I3": [ 2680 ],
            "O": [ 2698 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2684 ],
            "CO": [ 2680 ],
            "I0": [ "0" ],
            "I1": [ 2683 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2699 ],
            "Q": [ 2686 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2686 ],
            "I3": [ 2685 ],
            "O": [ 2699 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2619 ],
            "CO": [ 2685 ],
            "I0": [ "0" ],
            "I1": [ 2618 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2700 ],
            "Q": [ 2624 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2624 ],
            "I3": [ 2623 ],
            "O": [ 2700 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2627 ],
            "CO": [ 2623 ],
            "I0": [ "0" ],
            "I1": [ 2626 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2701 ],
            "Q": [ 2632 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2632 ],
            "I3": [ 2631 ],
            "O": [ 2701 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2635 ],
            "CO": [ 2631 ],
            "I0": [ "0" ],
            "I1": [ 2634 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2702 ],
            "Q": [ 2637 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2637 ],
            "I3": [ 2636 ],
            "O": [ 2702 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2640 ],
            "CO": [ 2636 ],
            "I0": [ "0" ],
            "I1": [ 2639 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2703 ],
            "Q": [ 2642 ],
            "S": [ 1313 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2642 ],
            "I3": [ 2641 ],
            "O": [ 2703 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2645 ],
            "CO": [ 2641 ],
            "I0": [ "0" ],
            "I1": [ 2644 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2668 ],
            "I3": [ 2667 ],
            "O": [ 2688 ]
          }
        },
        "tx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2671 ],
            "CO": [ 2667 ],
            "I0": [ "0" ],
            "I1": [ 2670 ]
          }
        },
        "tx_tick_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2704 ],
            "Q": [ 1465 ],
            "R": [ 1313 ]
          }
        },
        "tx_tick_SB_DFFSR_Q_D_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2687 ],
            "CO": [ 2704 ],
            "I0": [ "0" ],
            "I1": [ 2614 ]
          }
        },
        "tx_tick_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1311 ],
            "I2": [ 1465 ],
            "I3": [ 2612 ],
            "O": [ 1463 ]
          }
        },
        "tx_tick_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 1465 ],
            "O": [ 2586 ]
          }
        },
        "tx_tick_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2315 ],
            "I1": [ 2305 ],
            "I2": [ 2306 ],
            "I3": [ 2279 ],
            "O": [ 2608 ]
          }
        },
        "uart_pending_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "E": [ 244 ],
            "Q": [ 2705 ]
          }
        },
        "uart_pending_r_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 244 ],
            "Q": [ 2706 ]
          }
        },
        "uart_pending_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 244 ],
            "Q": [ 2707 ]
          }
        },
        "uart_rx2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "E": [ 242 ],
            "Q": [ 2708 ]
          }
        },
        "uart_rx2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2708 ],
            "I1": [ 2709 ],
            "I2": [ 240 ],
            "I3": [ 243 ],
            "O": [ 608 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2710 ],
            "E": [ 2339 ],
            "Q": [ 2338 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2711 ],
            "E": [ 2339 ],
            "Q": [ 2337 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324.34-1324.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2337 ],
            "I3": [ 2712 ],
            "O": [ 2711 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324.34-1324.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2335 ],
            "CO": [ 2712 ],
            "I0": [ "0" ],
            "I1": [ 2336 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2713 ],
            "E": [ 2339 ],
            "Q": [ 2336 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324.34-1324.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2336 ],
            "I3": [ 2335 ],
            "O": [ 2713 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2714 ],
            "E": [ 2339 ],
            "Q": [ 2335 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2335 ],
            "O": [ 2714 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324.34-1324.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2338 ],
            "I3": [ 2715 ],
            "O": [ 2710 ]
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324.34-1324.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2712 ],
            "CO": [ 2715 ],
            "I0": [ "0" ],
            "I1": [ 2337 ]
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2716 ],
            "I2": [ 2717 ],
            "I3": [ 2718 ],
            "O": [ 2339 ]
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 607 ],
            "I2": [ 2705 ],
            "I3": [ 2707 ],
            "O": [ 2717 ]
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2716 ],
            "I3": [ 2718 ],
            "O": [ 2719 ]
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 230 ],
            "I2": [ 268 ],
            "I3": [ 2407 ],
            "O": [ 2720 ]
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2721 ],
            "I1": [ 2722 ],
            "I2": [ 2723 ],
            "I3": [ 2724 ],
            "O": [ 2718 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2725 ],
            "E": [ 2726 ],
            "Q": [ 2716 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2727 ],
            "E": [ 2726 ],
            "Q": [ 2721 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2728 ],
            "I2": [ 2729 ],
            "I3": [ 2384 ],
            "O": [ 2727 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2721 ],
            "I3": [ 2730 ],
            "O": [ 2728 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2721 ],
            "I2": [ "1" ],
            "I3": [ 2731 ],
            "O": [ 2729 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2732 ],
            "CO": [ 2730 ],
            "I0": [ "0" ],
            "I1": [ 2722 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2733 ],
            "E": [ 2726 ],
            "Q": [ 2722 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2734 ],
            "I2": [ 2735 ],
            "I3": [ 2384 ],
            "O": [ 2733 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2722 ],
            "I3": [ 2732 ],
            "O": [ 2734 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2722 ],
            "I2": [ "1" ],
            "I3": [ 2736 ],
            "O": [ 2735 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2724 ],
            "CO": [ 2736 ],
            "I0": [ 2723 ],
            "I1": [ "1" ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2724 ],
            "CO": [ 2732 ],
            "I0": [ "0" ],
            "I1": [ 2723 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2737 ],
            "E": [ 2726 ],
            "Q": [ 2723 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2384 ],
            "I1": [ "0" ],
            "I2": [ 2723 ],
            "I3": [ 2724 ],
            "O": [ 2737 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2738 ],
            "E": [ 2726 ],
            "Q": [ 2724 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2724 ],
            "O": [ 2738 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2739 ],
            "I1": [ 2716 ],
            "I2": [ 2384 ],
            "I3": [ 2740 ],
            "O": [ 2725 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2716 ],
            "I3": [ 2741 ],
            "O": [ 2739 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2730 ],
            "CO": [ 2741 ],
            "I0": [ "0" ],
            "I1": [ 2721 ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2731 ],
            "CO": [ 2740 ],
            "I0": [ 2721 ],
            "I1": [ "1" ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2736 ],
            "CO": [ 2731 ],
            "I0": [ 2722 ],
            "I1": [ "1" ]
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2339 ],
            "I3": [ 2384 ],
            "O": [ 2726 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2742 ],
            "E": [ 2384 ],
            "Q": [ 2382 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2743 ],
            "E": [ 2384 ],
            "Q": [ 2383 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321.34-1321.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2383 ],
            "I3": [ 2744 ],
            "O": [ 2743 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321.34-1321.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2386 ],
            "CO": [ 2744 ],
            "I0": [ "0" ],
            "I1": [ 2381 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2745 ],
            "E": [ 2384 ],
            "Q": [ 2381 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321.34-1321.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2381 ],
            "I3": [ 2386 ],
            "O": [ 2745 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2746 ],
            "E": [ 2384 ],
            "Q": [ 2386 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2386 ],
            "O": [ 2746 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321.34-1321.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2382 ],
            "I3": [ 2747 ],
            "O": [ 2742 ]
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321.34-1321.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2744 ],
            "CO": [ 2747 ],
            "I0": [ "0" ],
            "I1": [ 2383 ]
          }
        },
        "uart_rx_fifo_readable_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2748 ],
            "Q": [ 607 ],
            "S": [ 2339 ]
          }
        },
        "uart_rx_fifo_readable_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2705 ],
            "I2": [ 2707 ],
            "I3": [ 2339 ],
            "O": [ 2748 ]
          }
        },
        "uart_rx_fifo_wrport_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 682 ],
            "I2": [ 2719 ],
            "I3": [ 1428 ],
            "O": [ 2384 ]
          }
        },
        "uart_rx_pending_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2749 ],
            "Q": [ 2709 ],
            "S": [ 2750 ]
          }
        },
        "uart_rx_pending_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2705 ],
            "I2": [ 2707 ],
            "I3": [ 2750 ],
            "O": [ 2749 ]
          }
        },
        "uart_rx_trigger_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 607 ],
            "Q": [ 2751 ]
          }
        },
        "uart_rx_trigger_d_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 607 ],
            "I3": [ 2751 ],
            "O": [ 2750 ]
          }
        },
        "uart_tx2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 242 ],
            "Q": [ 2752 ]
          }
        },
        "uart_tx2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2752 ],
            "I1": [ 2409 ],
            "I2": [ 272 ],
            "I3": [ 269 ],
            "O": [ 2753 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2409 ],
            "I2": [ 272 ],
            "I3": [ 269 ],
            "O": [ 240 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_I1_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2409 ],
            "I2": [ 267 ],
            "I3": [ 269 ],
            "O": [ 243 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 268 ],
            "I3": [ 2407 ],
            "O": [ 2409 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 230 ],
            "I3": [ 272 ],
            "O": [ 259 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 266 ],
            "I2": [ 233 ],
            "I3": [ 204 ],
            "O": [ 272 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 266 ],
            "I3": [ 204 ],
            "O": [ 274 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 230 ],
            "I3": [ 204 ],
            "O": [ 269 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 1311 ],
            "I2": [ 2754 ],
            "I3": [ 274 ],
            "O": [ 2755 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2754 ],
            "I1": [ 279 ],
            "I2": [ 258 ],
            "I3": [ 254 ],
            "O": [ 251 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 204 ],
            "O": [ 279 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 285 ],
            "I3": [ 258 ],
            "O": [ 273 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 274 ],
            "I3": [ 269 ],
            "O": [ 254 ]
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 230 ],
            "I3": [ 233 ],
            "O": [ 2754 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2756 ],
            "E": [ 214 ],
            "Q": [ 2274 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2757 ],
            "E": [ 214 ],
            "Q": [ 2273 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302.34-1302.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2273 ],
            "I3": [ 2758 ],
            "O": [ 2757 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302.34-1302.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2271 ],
            "CO": [ 2758 ],
            "I0": [ "0" ],
            "I1": [ 2272 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2759 ],
            "E": [ 214 ],
            "Q": [ 2272 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302.34-1302.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2272 ],
            "I3": [ 2271 ],
            "O": [ 2759 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2760 ],
            "E": [ 214 ],
            "Q": [ 2271 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2271 ],
            "O": [ 2760 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302.34-1302.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2274 ],
            "I3": [ 2761 ],
            "O": [ 2756 ]
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302.34-1302.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2758 ],
            "CO": [ 2761 ],
            "I0": [ "0" ],
            "I1": [ 2273 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1311 ],
            "I1": [ 2762 ],
            "I2": [ 2763 ],
            "I3": [ 1312 ],
            "O": [ 214 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2762 ],
            "I3": [ 2763 ],
            "O": [ 211 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2719 ],
            "I2": [ 2720 ],
            "I3": [ 2764 ],
            "O": [ 2765 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 263 ],
            "I2": [ 285 ],
            "I3": [ 232 ],
            "O": [ 2766 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2764 ],
            "I3": [ 258 ],
            "O": [ 250 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2767 ],
            "I1": [ 249 ],
            "I2": [ 258 ],
            "I3": [ 2768 ],
            "O": [ 290 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 273 ],
            "I3": [ 254 ],
            "O": [ 291 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 230 ],
            "I3": [ 2764 ],
            "O": [ 2768 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 266 ],
            "I1": [ 230 ],
            "I2": [ 233 ],
            "I3": [ 204 ],
            "O": [ 2767 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 266 ],
            "I2": [ 233 ],
            "I3": [ 204 ],
            "O": [ 2764 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2769 ],
            "I1": [ 2770 ],
            "I2": [ 216 ],
            "I3": [ 217 ],
            "O": [ 2763 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2586 ],
            "I3": [ 2771 ],
            "O": [ 1312 ]
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2585 ],
            "I1": [ 2588 ],
            "I2": [ 2591 ],
            "I3": [ 2590 ],
            "O": [ 2771 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2772 ],
            "E": [ 215 ],
            "Q": [ 2762 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2773 ],
            "E": [ 215 ],
            "Q": [ 2769 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2774 ],
            "I1": [ 2775 ],
            "I2": [ 195 ],
            "I3": [ 213 ],
            "O": [ 2773 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2769 ],
            "I3": [ 2776 ],
            "O": [ 2774 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2769 ],
            "I2": [ "1" ],
            "I3": [ 2777 ],
            "O": [ 2775 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2778 ],
            "CO": [ 2777 ],
            "I0": [ 2770 ],
            "I1": [ "1" ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2779 ],
            "CO": [ 2776 ],
            "I0": [ "0" ],
            "I1": [ 2770 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2780 ],
            "E": [ 215 ],
            "Q": [ 2770 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2781 ],
            "I1": [ 2782 ],
            "I2": [ 195 ],
            "I3": [ 213 ],
            "O": [ 2780 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2770 ],
            "I3": [ 2779 ],
            "O": [ 2781 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2770 ],
            "I2": [ "1" ],
            "I3": [ 2778 ],
            "O": [ 2782 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 217 ],
            "CO": [ 2778 ],
            "I0": [ 216 ],
            "I1": [ "1" ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 217 ],
            "CO": [ 2779 ],
            "I0": [ "0" ],
            "I1": [ 216 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2783 ],
            "E": [ 215 ],
            "Q": [ 216 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 218 ],
            "I2": [ 195 ],
            "I3": [ 213 ],
            "O": [ 2783 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2784 ],
            "E": [ 215 ],
            "Q": [ 217 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 217 ],
            "O": [ 2784 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2785 ],
            "I1": [ 2786 ],
            "I2": [ 195 ],
            "I3": [ 213 ],
            "O": [ 2772 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2762 ],
            "I3": [ 2787 ],
            "O": [ 2785 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2762 ],
            "I2": [ "1" ],
            "I3": [ 2788 ],
            "O": [ 2786 ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2777 ],
            "CO": [ 2788 ],
            "I0": [ 2769 ],
            "I1": [ "1" ]
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2776 ],
            "CO": [ 2787 ],
            "I0": [ "0" ],
            "I1": [ 2769 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2789 ],
            "E": [ 2328 ],
            "Q": [ 2326 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2790 ],
            "E": [ 2328 ],
            "Q": [ 2329 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299.34-1299.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2329 ],
            "I3": [ 2791 ],
            "O": [ 2790 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299.34-1299.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2324 ],
            "CO": [ 2791 ],
            "I0": [ "0" ],
            "I1": [ 2327 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2792 ],
            "E": [ 2328 ],
            "Q": [ 2327 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299.34-1299.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2327 ],
            "I3": [ 2324 ],
            "O": [ 2792 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2793 ],
            "E": [ 2328 ],
            "Q": [ 2324 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2324 ],
            "O": [ 2793 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299.34-1299.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2326 ],
            "I3": [ 2794 ],
            "O": [ 2789 ]
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299.34-1299.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2791 ],
            "CO": [ 2794 ],
            "I0": [ "0" ],
            "I1": [ 2329 ]
          }
        },
        "uart_tx_fifo_readable_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2795 ],
            "Q": [ 1311 ],
            "S": [ 214 ]
          }
        },
        "uart_tx_fifo_readable_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1312 ],
            "I3": [ 214 ],
            "O": [ 2795 ]
          }
        },
        "uart_tx_fifo_wrport_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 195 ],
            "I3": [ 213 ],
            "O": [ 2328 ]
          }
        },
        "uart_tx_pending_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2796 ],
            "Q": [ 2797 ],
            "S": [ 2798 ]
          }
        },
        "uart_tx_pending_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2707 ],
            "I2": [ 2706 ],
            "I3": [ 2798 ],
            "O": [ 2796 ]
          }
        },
        "uart_tx_pending_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 243 ],
            "I1": [ 2797 ],
            "I2": [ 2755 ],
            "I3": [ 2753 ],
            "O": [ 622 ]
          }
        },
        "uart_tx_pending_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 238 ],
            "I3": [ 211 ],
            "O": [ 621 ]
          }
        },
        "uart_tx_pending_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2370 ],
            "I1": [ 2377 ],
            "I2": [ 2340 ],
            "I3": [ 195 ],
            "O": [ 623 ]
          }
        },
        "uart_tx_pending_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 211 ],
            "I2": [ 2765 ],
            "I3": [ 2766 ],
            "O": [ 624 ]
          }
        },
        "uart_tx_trigger_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213.1-1538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 211 ],
            "Q": [ 2799 ]
          }
        },
        "uart_tx_trigger_d_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2799 ],
            "I3": [ 211 ],
            "O": [ 2798 ]
          }
        }
      },
      "netnames": {
        "array_muxed6": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111.15-111.27"
          }
        },
        "array_muxed7": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112.15-112.27"
          }
        },
        "bus_errors": {
          "hide_name": 0,
          "bits": [ 74, 75, 72, 69, 66, 63, 60, 57, 54, 51, 48, 41, 38, 35, 32, 29, 26, 23, 20, 17, 14, 11, 97, 94, 91, 88, 85, 82, 77, 44, 9, 7 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114.15-114.25"
          }
        },
        "bus_errors_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240.28-1240.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "bus_errors_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 100, 101, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 107, 108, 109, 110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "bus_errors_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 103, 104, 105, 106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "bus_errors_status": {
          "hide_name": 0,
          "bits": [ 74, 75, 72, 69, 66, 63, 60, 57, 54, 51, 48, 41, 38, 35, 32, 29, 26, 23, 20, 17, 14, 11, 97, 94, 91, 88, 85, 82, 77, 44, 9, 7 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:116.15-116.32"
          }
        },
        "clk12": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "keep": "true",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:23.26-23.31"
          }
        },
        "count": {
          "hide_name": 0,
          "bits": [ 119, 120, 117, 161, 158, 155, 2800, 142, 139, 2801, 132, 129, 126, 115, 2802, 112, 2803, 2804, 2805, 2806 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118.15-118.20",
            "unused_bits": "6 9 14 16 17 18 19"
          }
        },
        "count_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 135, "1", 134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 145, "1", 144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 153, "1", 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 168, "1", 165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 166, "1", 164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFESR_D_Q": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 174, "1", 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.23-1233.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 137, 170, 119, 176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 151, 177, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 183, 102, 188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 189, 190, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_rst": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119.15-119.22"
          }
        },
        "cpu_rst_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 194, 195, 196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank0_bus_errors_w": {
          "hide_name": 0,
          "bits": [ 74, 75, 72, 69, 66, 63, 60, 57, 54, 51, 48, 41, 38, 35, 32, 29, 26, 23, 20, 17, 14, 11, 97, 94, 91, 88, 85, 82, 77, 44, 9, 7 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:123.15-123.50"
          }
        },
        "csr_bankarray_csrbank0_reset0_re": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:126.15-126.47"
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 201, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 202, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 211, 203, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank0_reset0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 218, 195, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank0_reset0_w": {
          "hide_name": 0,
          "bits": [ 684, 194 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:127.15-127.46"
          }
        },
        "csr_bankarray_csrbank0_scratch0_re": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:130.15-130.49"
          }
        },
        "csr_bankarray_csrbank0_scratch0_w": {
          "hide_name": 0,
          "bits": [ 698, 198, 374, 2807, 2808, 2809, 2810, 402, 405, 2811, 2812, 303, 2813, 311, 2814, 319, 322, 325, 2815, 333, 2816, 2817, 348, 351, 354, 2818, 362, 365, 2819, 373, 379, 382 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:131.15-131.48",
            "unused_bits": "3 4 5 6 9 10 12 14 18 20 21 25 28"
          }
        },
        "csr_bankarray_csrbank1_en0_re": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:135.15-135.44"
          }
        },
        "csr_bankarray_csrbank1_en0_re_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 222, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank1_en0_re_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 224, 205, 225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank1_en0_re_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "csr_bankarray_csrbank1_en0_w": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:136.15-136.43"
          }
        },
        "csr_bankarray_csrbank1_ev_enable0_re": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139.15-139.51"
          }
        },
        "csr_bankarray_csrbank1_ev_enable0_re_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2388, 2389, 228, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank1_ev_enable0_w": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:140.15-140.50"
          }
        },
        "csr_bankarray_csrbank1_ev_pending_re": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143.15-143.51"
          }
        },
        "csr_bankarray_csrbank1_ev_pending_w": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:144.15-144.50"
          }
        },
        "csr_bankarray_csrbank1_load0_re": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:151.15-151.46"
          }
        },
        "csr_bankarray_csrbank1_load0_w": {
          "hide_name": 0,
          "bits": [ 2389, 475, 544, 561, 567, 573, 579, 584, 588, 597, 417, 425, 431, 437, 443, 447, 453, 462, 465, 474, 483, 491, 498, 501, 510, 513, 522, 525, 534, 537, 552, 555 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:152.15-152.45"
          }
        },
        "csr_bankarray_csrbank1_reload0_re": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:155.15-155.48"
          }
        },
        "csr_bankarray_csrbank1_reload0_w": {
          "hide_name": 0,
          "bits": [ 2403, 477, 541, 559, 565, 571, 577, 582, 591, 594, 420, 423, 429, 435, 441, 450, 456, 459, 467, 471, 486, 489, 495, 503, 507, 516, 519, 528, 531, 539, 549, 557 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:156.15-156.47"
          }
        },
        "csr_bankarray_csrbank1_update_value0_re": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160.15-160.54"
          }
        },
        "csr_bankarray_csrbank1_update_value0_w": {
          "hide_name": 0,
          "bits": [ 2405 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:161.15-161.53"
          }
        },
        "csr_bankarray_csrbank1_value_w": {
          "hide_name": 0,
          "bits": [ 2408, 478, 543, 562, 568, 574, 580, 585, 590, 596, 419, 426, 432, 438, 444, 449, 455, 461, 468, 473, 485, 492, 497, 504, 509, 515, 521, 527, 533, 540, 551, 558 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:165.15-165.45"
          }
        },
        "csr_bankarray_csrbank2_ev_enable0_re": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168.15-168.51"
          }
        },
        "csr_bankarray_csrbank2_ev_enable0_re_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 240, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_csrbank2_ev_enable0_w": {
          "hide_name": 0,
          "bits": [ 2752, 2708 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:169.15-169.50"
          }
        },
        "csr_bankarray_csrbank2_ev_pending_re": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172.15-172.51"
          }
        },
        "csr_bankarray_csrbank2_ev_pending_w": {
          "hide_name": 0,
          "bits": [ 2797, 2709 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:173.15-173.50"
          }
        },
        "csr_bankarray_csrbank2_ev_status_w": {
          "hide_name": 0,
          "bits": [ 2820, 607 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:177.15-177.49",
            "unused_bits": "0 "
          }
        },
        "csr_bankarray_dat_r": {
          "hide_name": 0,
          "bits": [ 288, 281, 276, 262, 256, 248, 246, "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:196.15-196.34"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 249, 250, 251, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 263, 249, 267, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 263, 250, 264, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 232, 274, 269, 270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_4_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 277, 278, 264, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 257, 258, 259, 260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 257, 258, 282, 283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 268, 285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 249, 231, 269, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 263, 249, 285, 286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 249, 271, 265, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 272, 269, 284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 253, 254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_dat_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 293, 294, 335, 376, 387, 392, 397, 179, 404, 407, 296, 302, 305, 310, 313, 318, 321, 324, 327, 332, 337, 342, 347, 350, 353, 356, 361, 364, 367, 372, 378, 381 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:198.15-198.54"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 48, 297, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 38, 306, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 32, 314, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 20, 328, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 14, 338, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 11, 343, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 88, 357, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 77, 368, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 69, 383, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 66, 388, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 63, 393, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 60, 398, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 51, 408, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface0_bank_bus_dat_r_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 412, 414, 480, 546, 564, 570, 576, 180, 587, 593, 416, 422, 428, 434, 440, 446, 452, 458, 464, 470, 482, 488, 494, 500, 506, 512, 518, 524, 530, 536, 548, 554 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:203.15-203.54"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 417, 195, 418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 423, 199, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 429, 199, 430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 435, 199, 436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 441, 199, 442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 447, 195, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 453, 195, 454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 459, 199, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 465, 195, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 471, 199, 472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 475, 195, 476 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 483, 195, 484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 489, 199, 490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 495, 199, 496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 501, 195, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 507, 199, 508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 513, 195, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 519, 199, 520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 525, 195, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 531, 199, 532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 537, 195, 538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 541, 199, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 549, 199, 550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 555, 195, 556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 559, 199, 560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 565, 199, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 571, 199, 572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 577, 199, 578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 582, 199, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 588, 195, 589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 594, 199, 595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_interface1_bank_bus_dat_r_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 603, 606, 611, 613, 615, 617, 619, 181, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:208.15-208.54"
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
          }
        },
        "csr_bankarray_interface2_bank_bus_dat_r_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
          }
        },
        "csr_bankarray_sel_r": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:213.15-213.34"
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 227, 627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_sel_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 212, 205, 225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "csr_bankarray_sram_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 2821, 2822, 2823, 2824, 2825, 2826, 2827, "0" ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "dbus_adr": {
          "hide_name": 0,
          "bits": [ "0", "0", 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225.15-225.23"
          }
        },
        "dbus_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:226.15-226.23"
          }
        },
        "dbus_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:227.15-227.23"
          }
        },
        "dbus_dat_w": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:230.15-230.25"
          }
        },
        "dbus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:231.15-231.23"
          }
        },
        "dbus_we": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:234.15-234.22"
          }
        },
        "dbus_we_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1656, 663, 628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "grant": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:237.15-237.20"
          }
        },
        "grant_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
          }
        },
        "grant_SB_LUT4_I3_3_O": {
          "hide_name": 0,
          "bits": [ 640, 643, 646, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ibus_ack": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:238.15-238.23"
          }
        },
        "ibus_adr": {
          "hide_name": 0,
          "bits": [ 1714, 1709, 653, 650, 651, 1707, 648, 645, 642, 635, 639, 1163, 1705, 1182, 1160, 1159, 1180, 1179, 1704, 1703, 1702, 1701, 1700, 1712, 1155, 1173, 1711, 1710, 1708, 1706, 1170, 1171 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239.15-239.23"
          }
        },
        "ibus_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:240.15-240.23"
          }
        },
        "ibus_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:241.15-241.23"
          }
        },
        "ibus_dat_w": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244.15-244.25"
          }
        },
        "ibus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245.15-245.23"
          }
        },
        "ibus_sel": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:246.15-246.23"
          }
        },
        "ibus_we": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248.15-248.22"
          }
        },
        "interface0_ack": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249.15-249.29"
          }
        },
        "interface0_adapted_interface_ack": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:250.15-250.47"
          }
        },
        "interface0_adapted_interface_adr": {
          "hide_name": 0,
          "bits": [ 653, 650, 651, 1707, 648, 645, 642, 635, 639, 1163, 1705, 1182, 1160, 1159, 1180, 1179, 1704, 1703, 1702, 1701, 1700, 1712, 1155, 1173, 1711, 1710, 1708, 1706, 1170, 1171 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:251.15-251.47"
          }
        },
        "interface0_adapted_interface_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:252.15-252.47"
          }
        },
        "interface0_adapted_interface_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:253.15-253.47"
          }
        },
        "interface0_adapted_interface_dat_w": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:256.15-256.49"
          }
        },
        "interface0_adapted_interface_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:257.15-257.47"
          }
        },
        "interface0_adapted_interface_sel": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:258.15-258.47"
          }
        },
        "interface0_adapted_interface_we": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:260.15-260.46"
          }
        },
        "interface0_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:262.15-262.29"
          }
        },
        "interface0_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263.15-263.29"
          }
        },
        "interface0_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267.15-267.29"
          }
        },
        "interface1_adapted_interface_adr": {
          "hide_name": 0,
          "bits": [ 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:272.15-272.47"
          }
        },
        "interface1_adapted_interface_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:273.15-273.47"
          }
        },
        "interface1_adapted_interface_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:274.15-274.47"
          }
        },
        "interface1_adapted_interface_dat_w": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:277.15-277.49"
          }
        },
        "interface1_adapted_interface_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:278.15-278.47"
          }
        },
        "interface1_adapted_interface_we": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:281.15-281.46"
          }
        },
        "minimalservsoc_adr_burst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288.15-288.39"
          }
        },
        "minimalservsoc_dat_r": {
          "hide_name": 0,
          "bits": [ 2828, 2829, 2830, 2831, 2832, 2833, 2834, "0", 2835, 2836, 2837, 2838, 2839, 2840, 2841, "0", 2842, 2843, 2844, 2845, 2846, 2847, 2848, "0", 2849, 2850, 2851, 2852, 2853, 2854, 2855, "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289.15-289.35",
            "unused_bits": "0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30"
          }
        },
        "minimalservsoc_ram_bus_ack": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:290.15-290.41"
          }
        },
        "minimalservsoc_ram_bus_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
          }
        },
        "minimalservsoc_ram_bus_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:292.15-292.41"
          }
        },
        "minimalservsoc_ram_bus_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:293.15-293.41"
          }
        },
        "minimalservsoc_ram_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 2828, 2829, 2830, 2831, 2832, 2833, 2834, "0", 2835, 2836, 2837, 2838, 2839, 2840, 2841, "0", 2842, 2843, 2844, 2845, 2846, 2847, 2848, "0", 2849, 2850, 2851, 2852, 2853, 2854, 2855, "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:295.15-295.43",
            "unused_bits": "0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30"
          }
        },
        "minimalservsoc_ram_bus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297.15-297.41"
          }
        },
        "ram_adr_burst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303.15-303.28"
          }
        },
        "ram_bus_ram_bus_ack": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:304.15-304.34"
          }
        },
        "ram_bus_ram_bus_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 220, 662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 667, 671, 1657, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 219, 220, 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ram_bus_ram_bus_ack_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 673, 664, 674, 672 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ram_bus_ram_bus_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:306.15-306.34"
          }
        },
        "ram_bus_ram_bus_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:307.15-307.34"
          }
        },
        "ram_bus_ram_bus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311.15-311.34"
          }
        },
        "regs0": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318.15-318.20"
          }
        },
        "regs1": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319.15-319.20"
          }
        },
        "reset_re": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322.15-322.23"
          }
        },
        "reset_re_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 220, 1851, 685, 687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 669, 670, 686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 665, 666, 688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "reset_re_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 673, 690, 691, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "reset_storage": {
          "hide_name": 0,
          "bits": [ 684, 194 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:323.15-323.28"
          }
        },
        "reset_storage_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 684, 195, 697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 637, 715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ 257, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RADDR_2": {
          "hide_name": 0,
          "bits": [ 266, 233, 268, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RADDR_3": {
          "hide_name": 0,
          "bits": [ 266, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RADDR_4": {
          "hide_name": 0,
          "bits": [ 230, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 732, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 717, 711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 718, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 719, 709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 834, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 721, 716, 707, 722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 836, 723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 705, 724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_4_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 838, 725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 726, 703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_5_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 727, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 728, 701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_6_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 729, 842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 721, 716, 699, 730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_8_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 844, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.0_RDATA_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 846, 733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.10_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 813, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.10_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 766, 758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.10_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 754, 806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.10_RDATA_3": {
          "hide_name": 0,
          "bits": [ 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.10_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 802, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.11_RDATA": {
          "hide_name": 0,
          "bits": [ 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.12_RDATA": {
          "hide_name": 0,
          "bits": [ 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.13_RDATA": {
          "hide_name": 0,
          "bits": [ 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 766, 810, 811, 812, 813, 814 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.14_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 845, 829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.14_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 827, 831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.14_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 825, 833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.14_RDATA_3": {
          "hide_name": 0,
          "bits": [ 721, 716, 835, 823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.14_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 821, 837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.14_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 819, 839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.14_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 817, 841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.14_RDATA_7": {
          "hide_name": 0,
          "bits": [ 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.14_RDATA_8": {
          "hide_name": 0,
          "bits": [ 721, 716, 843, 815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 861, 875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 863, 859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 857, 865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA_3": {
          "hide_name": 0,
          "bits": [ 716, 855, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 869, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 926, 851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 871, 849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.15_RDATA_7": {
          "hide_name": 0,
          "bits": [ 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.15_RDATA_8": {
          "hide_name": 0,
          "bits": [ 716, 873, 847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 903, 891 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 889, 939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 893, 887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA_3": {
          "hide_name": 0,
          "bits": [ 716, 895, 885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 883, 975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 881, 897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 879, 899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.16_RDATA_7": {
          "hide_name": 0,
          "bits": [ 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.16_RDATA_8": {
          "hide_name": 0,
          "bits": [ 716, 877, 901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.17_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 921, 914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.17_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 979, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.17_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 917, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.17_RDATA_3": {
          "hide_name": 0,
          "bits": [ 905, 906, 843, 907, 908, 909, 839, 910, 911, 912, 835, 913, 914, 915, 831, 916 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.17_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 919, 905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.18_RDATA": {
          "hide_name": 0,
          "bits": [ 841, 923, 873, 924, 837, 925, 926, 927, 833, 928, 867, 929, 845, 930, 863, 931 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.19_RDATA": {
          "hide_name": 0,
          "bits": [ 871, 932, 901, 933, 869, 934, 897, 935, 865, 936, 895, 937, 875, 938, 939, 940 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 748, 955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 941, 746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 864, 942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 744, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 866, 944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 716, 945, 742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 868, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 740, 947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_4_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 870, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 738, 949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_5_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 1079, 950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 736, 951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_6_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 872, 952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 716, 953, 734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_8_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 874, 954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.1_RDATA_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 876, 956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.20_RDATA": {
          "hide_name": 0,
          "bits": [ 899, 973, 919, 974, 975, 976, 917, 977, 893, 978, 979, 980, 903, 981, 921, 982 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.21_RDATA": {
          "hide_name": 0,
          "bits": [ 721, 999, 997, 1034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_1": {
          "hide_name": 0,
          "bits": [ 721, 999, 995, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1004, 1001, 1005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_2": {
          "hide_name": 0,
          "bits": [ 721, 999, 993, 1007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 631, 632, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_3": {
          "hide_name": 0,
          "bits": [ 721, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_4": {
          "hide_name": 0,
          "bits": [ 721, 999, 989, 1012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_4_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1016, 1013, 1017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_5": {
          "hide_name": 0,
          "bits": [ 721, 999, 987, 1019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_5_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1023, 1020, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_6": {
          "hide_name": 0,
          "bits": [ 721, 999, 985, 1026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_6_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1030, 1027, 1031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_7": {
          "hide_name": 0,
          "bits": [ 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.21_RDATA_8": {
          "hide_name": 0,
          "bits": [ 721, 983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1035, 1036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.21_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1586, 1037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA": {
          "hide_name": 0,
          "bits": [ 721, 999, 1053, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_1": {
          "hide_name": 0,
          "bits": [ 721, 999, 1051, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1056, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1499, 1058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_2": {
          "hide_name": 0,
          "bits": [ 721, 999, 1049, 1060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1061, 1062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1665, 1063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_3": {
          "hide_name": 0,
          "bits": [ 721, 999, 1047, 1065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1066, 1067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1578, 1068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_4": {
          "hide_name": 0,
          "bits": [ 721, 999, 1045, 1070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_4_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1071, 1072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1557, 1073 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_5": {
          "hide_name": 0,
          "bits": [ 721, 999, 1043, 1075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_5_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1076, 1077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_6": {
          "hide_name": 0,
          "bits": [ 721, 999, 1041, 1080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_6_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.22_RDATA_8": {
          "hide_name": 0,
          "bits": [ 721, 999, 1039, 1085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_8_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1086, 1087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1091, 1092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.22_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1553, 1093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA": {
          "hide_name": 0,
          "bits": [ 721, 999, 1109, 1184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_1": {
          "hide_name": 0,
          "bits": [ 721, 999, 1107, 1111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1112, 1113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_2": {
          "hide_name": 0,
          "bits": [ 721, 999, 1105, 1117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1118, 1119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1642, 1120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_3": {
          "hide_name": 0,
          "bits": [ 721, 999, 1103, 1123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1124, 1125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_4": {
          "hide_name": 0,
          "bits": [ 721, 999, 1101, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_4_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1130, 1131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_5": {
          "hide_name": 0,
          "bits": [ 721, 999, 1099, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_5_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1136, 1137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1734, 1138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_6": {
          "hide_name": 0,
          "bits": [ 721, 999, 1097, 1141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_6_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1142, 1143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1740, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.23_RDATA_8": {
          "hide_name": 0,
          "bits": [ 721, 999, 1095, 1147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_8_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1148, 1149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1549, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1154, 1155, 220, 1153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 207, 1157, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 209, 210, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1950, 1156, 1168, 1853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1164, 1165, 1166, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 1175, 1176, 220, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.23_RDATA_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1164, 1165, 1166, 1167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA": {
          "hide_name": 0,
          "bits": [ 721, 999, 1197, 1216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_1": {
          "hide_name": 0,
          "bits": [ 721, 999, 1193, 1201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1202, 1203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1627, 1204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_2": {
          "hide_name": 0,
          "bits": [ 721, 999, 1189, 1206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1207, 1208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1185, 1193, 1189, 1197, 1187, 1195, 1191, 1199 ],
          "attributes": {
            "unused_bits": "4 5 6 7"
          }
        },
        "rom.0.24_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 2 3 5 6 7 9 10 11 13 14 15"
          }
        },
        "rom.0.24_RDATA_5": {
          "hide_name": 0,
          "bits": [ 721, 999, 1185, 1211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_5_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1212, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1217, 1218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.24_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 1732, 1219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 1228, 971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 969, 1221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 1115, 1116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 967, 1222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 894, 1121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_3": {
          "hide_name": 0,
          "bits": [ 716, 1223, 965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 896, 1127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 1224, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_4_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 1133, 1134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 961, 1225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_5_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 898, 1139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 959, 1226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_6_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 900, 1145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_7": {
          "hide_name": 0,
          "bits": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.2_RDATA_8": {
          "hide_name": 0,
          "bits": [ 716, 1227, 957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_8_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 902, 1151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 1229, 904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.2_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1231, 1230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA": {
          "hide_name": 0,
          "bits": [ 716, 1248, 1242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 1239, 1245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 767, 1205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 1246, 1236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA_2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 1210, 918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1233, 1234, 730, 1235, 1236, 1237, 726, 1238, 1239, 1240, 722, 1241, 1242, 1243, 717, 1244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.3_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 1247, 1233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA_4_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 1215, 920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.3_RDATA_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 721, 999, 1220, 922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.4_RDATA": {
          "hide_name": 0,
          "bits": [ 728, 1249, 953, 1250, 724, 1251, 949, 1252, 719, 1253, 945, 1254, 732, 1255, 941, 1256 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.5_RDATA": {
          "hide_name": 0,
          "bits": [ 951, 1257, 1227, 1258, 947, 1259, 1225, 1260, 943, 1261, 1223, 1262, 955, 1263, 1221, 1264 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.6_RDATA": {
          "hide_name": 0,
          "bits": [ 1226, 1265, 1247, 1266, 1224, 1267, 1246, 1268, 1222, 1269, 1245, 1270, 1228, 1271, 1248, 1272 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.7_RDATA": {
          "hide_name": 0,
          "bits": [ 1273, 1274, 1032, 1275, 1025, 1276, 1018, 1277, 1278, 1279, 1010, 1280, 1006, 1281, 1038, 1282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.7_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 780, 1038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 776, 1010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_3": {
          "hide_name": 0,
          "bits": [ 716, 772, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 1032, 768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 1006, 764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_6": {
          "hide_name": 0,
          "bits": [ 721, 716, 1278, 760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_6_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 999, 1011, 1283, 1284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_7": {
          "hide_name": 0,
          "bits": [ 716, 1025, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_8": {
          "hide_name": 0,
          "bits": [ 721, 716, 1273, 752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.7_RDATA_8_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 999, 1033, 1285, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA": {
          "hide_name": 0,
          "bits": [ 1089, 1287, 1084, 1288, 1289, 1290, 1074, 1291, 1069, 1292, 1064, 1293, 1059, 1294, 1094, 1295 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.8_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 796, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 792, 1064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA_3": {
          "hide_name": 0,
          "bits": [ 716, 788, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 1084, 784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 1059, 782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 1069, 778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA_7": {
          "hide_name": 0,
          "bits": [ 716, 1289, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.8_RDATA_8": {
          "hide_name": 0,
          "bits": [ 716, 770, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA": {
          "hide_name": 0,
          "bits": [ 1152, 1296, 1146, 1297, 1140, 1298, 1299, 1300, 1128, 1301, 1122, 1302, 1303, 1304, 1183, 1305 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "rom.0.9_RDATA_1": {
          "hide_name": 0,
          "bits": [ 716, 1183, 811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA_2": {
          "hide_name": 0,
          "bits": [ 716, 1122, 808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA_3": {
          "hide_name": 0,
          "bits": [ 716, 1299, 804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA_4": {
          "hide_name": 0,
          "bits": [ 716, 1146, 800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA_5": {
          "hide_name": 0,
          "bits": [ 716, 1303, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA_6": {
          "hide_name": 0,
          "bits": [ 716, 794, 1128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA_7": {
          "hide_name": 0,
          "bits": [ 716, 1140, 790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom.0.9_RDATA_8": {
          "hide_name": 0,
          "bits": [ 716, 1152, 786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0": {
          "hide_name": 0,
          "bits": [ 2828, 2829, 2830, 2831, 2832, 2833, 2834, "0", 2835, 2836, 2837, 2838, 2839, 2840, 2841, "0", 2842, 2843, 2844, 2845, 2846, 2847, 2848, "0", 2849, 2850, 2851, 2852, 2853, 2854, 2855, "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1553.12-1553.20",
            "unused_bits": "0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30"
          }
        },
        "rs232phyrx_state": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:325.15-325.31"
          }
        },
        "rs232phyrx_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
          }
        },
        "rs232phyrx_state_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
          }
        },
        "rs232phytx_state": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:327.15-327.31"
          }
        },
        "rs232phytx_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
          }
        },
        "rs232phytx_state_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1313 ],
          "attributes": {
          }
        },
        "rx_count": {
          "hide_name": 0,
          "bits": [ 1321, 1322, 1319, 1316 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328.15-328.23"
          }
        },
        "rx_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
          }
        },
        "rx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1320 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698.53-698.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_count_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1323 ],
          "attributes": {
          }
        },
        "rx_count_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1324 ],
          "attributes": {
          }
        },
        "rx_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1314 ],
          "attributes": {
          }
        },
        "rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698.53-698.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_count_rs232phyrx_next_value_ce0": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330.15-330.49"
          }
        },
        "rx_data": {
          "hide_name": 0,
          "bits": [ 1335, 1334, 1333, 1332, 1331, 1330, 1329, 1328 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331.15-331.22"
          }
        },
        "rx_data_rs232phyrx_next_value_ce1": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:333.15-333.48"
          }
        },
        "rx_enable": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334.15-334.24"
          }
        },
        "rx_phase": {
          "hide_name": 0,
          "bits": [ "0", 1398, 1399, 1396, 1393, 1390, 1387, 1384, 1381, 1378, 1371, 1368, 1365, 1362, 1359, 1356, 1353, 1350, 1347, 1344, 1341, 1421, 1418, 1415, 1412, 1409, 1406, 1403, 1374, 1339, 1337, 1425 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335.15-335.23"
          }
        },
        "rx_phase_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1361 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1386 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1414 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_phase_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
          }
        },
        "rx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_rx": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:336.15-336.20"
          }
        },
        "rx_rx_d": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:337.15-337.22"
          }
        },
        "rx_rx_d_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 682, 2719, 1428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rx_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338.15-338.30"
          }
        },
        "rx_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:339.15-339.29"
          }
        },
        "rx_tick": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343.15-343.22"
          }
        },
        "rx_tick_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268.33-1268.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "rx_tick_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1317, 1429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "scratch_storage": {
          "hide_name": 0,
          "bits": [ 698, 198, 374, 2807, 2808, 2809, 2810, 402, 405, 2811, 2812, 303, 2813, 311, 2814, 319, 322, 325, 2815, 333, 2816, 2817, 348, 351, 354, 2818, 362, 365, 2819, 373, 379, 382 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345.15-345.30",
            "unused_bits": "3 4 5 6 9 10 12 14 18 20 21 25 28"
          }
        },
        "scratch_storage_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1437 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1439 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1450 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1460 ],
          "attributes": {
          }
        },
        "scratch_storage_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
          }
        },
        "serial_rx": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:24.26-24.35"
          }
        },
        "serial_tx": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:25.26-25.35"
          }
        },
        "serial_tx_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
          }
        },
        "serial_tx_rs232phytx_next_value_ce1": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:347.15-347.50"
          }
        },
        "serv_rf_top.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:34.22-34.25"
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu add_cy_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:26.16-26.24"
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1466 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1471, 1727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1477, 1479, 1480, 1473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1486, 1483, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1470, 1467, 1472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.alu.add_cy_r_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1491, 1486, 1489, 1481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.alu.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:4.20-4.23"
          }
        },
        "serv_rf_top.cpu.alu.cmp_r": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu cmp_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:23.16-23.21"
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 693, 694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.alu.cmp_r_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1475, 1476 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.alu.i_bool_op": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu i_bool_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:11.21-11.30"
          }
        },
        "serv_rf_top.cpu.alu.i_en": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu i_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:6.20-6.24"
          }
        },
        "serv_rf_top.cpu.alu.i_rd_sel": {
          "hide_name": 0,
          "bits": [ 2856, 2857, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu i_rd_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:14.21-14.29",
            "unused_bits": "0 1"
          }
        },
        "serv_rf_top.cpu.alu.i_rs1": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu i_rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:16.20-16.25"
          }
        },
        "serv_rf_top.cpu.alu.i_rs1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.alu_bool_op": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu_bool_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:134.17-134.28"
          }
        },
        "serv_rf_top.cpu.alu_rd_sel": {
          "hide_name": 0,
          "bits": [ 2856, 2857, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu alu_rd_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:138.18-138.28",
            "unused_bits": "0 1"
          }
        },
        "serv_rf_top.cpu.bne_or_bge": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bne_or_bge",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:81.11-81.21"
          }
        },
        "serv_rf_top.cpu.bne_or_bge_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1792, 629, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.branch_op": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu branch_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:86.11-86.20"
          }
        },
        "serv_rf_top.cpu.branch_op_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1588, 663, 1500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.c_r": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg c_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:27.16-27.19"
          }
        },
        "serv_rf_top.cpu.bufreg.c_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg.c_r_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 1172, 1731, 689, 1505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.data": {
          "hide_name": 0,
          "bits": [ 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "offset": 2,
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg data",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28.22-28.26"
          }
        },
        "serv_rf_top.cpu.bufreg.data_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:4.22-4.27"
          }
        },
        "serv_rf_top.cpu.bufreg.i_en": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg i_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:8.22-8.26"
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 669, 1519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1502, 1503, 689, 1504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 666, 1523, 1484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 665, 666, 692, 1524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.i_en_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1519, 670, 1520, 1521 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.i_mdu_op": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg i_mdu_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:10.25-10.33"
          }
        },
        "serv_rf_top.cpu.bufreg.i_rs1": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg i_rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:18.22-18.27"
          }
        },
        "serv_rf_top.cpu.bufreg.i_sh_signed": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg i_sh_signed",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:16.22-16.33"
          }
        },
        "serv_rf_top.cpu.bufreg.lsb": {
          "hide_name": 0,
          "bits": [ 677, 673 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg lsb",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:29.25-29.28"
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1525 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_DFFE_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1526, 689, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 664, 666, 1529, 670 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1530, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg.lsb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg.o_dbus_adr": {
          "hide_name": 0,
          "bits": [ "0", "0", 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg o_dbus_adr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:22.23-22.33"
          }
        },
        "serv_rf_top.cpu.bufreg.o_ext_rs1": {
          "hide_name": 0,
          "bits": [ 677, 673, 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg o_ext_rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:24.23-24.32"
          }
        },
        "serv_rf_top.cpu.bufreg.o_lsb": {
          "hide_name": 0,
          "bits": [ 677, 673 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg o_lsb",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:11.25-11.30"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 dat",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:25.17-25.20"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1536 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1544, 663, 1548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1785, 629, 1552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1554 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1787, 629, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1561 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1564 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1575 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1770, 629, 1577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1772, 629, 1581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1774, 629, 1585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1604 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 102, 1606, 663, 1607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1601, 1608, 1609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1615, 1655, 1609, 1658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1812, 629, 1616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 102, 1621, 663, 1622 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1814, 629, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1816, 629, 1630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1820, 629, 1637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1636, 663, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1801, 629, 1645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 102, 1646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 350, 500, 182, 1647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1470, 1482, 1478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:3.22-3.27"
          }
        },
        "serv_rf_top.cpu.bufreg2.i_cnt_done": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 i_cnt_done",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:7.22-7.32"
          }
        },
        "serv_rf_top.cpu.bufreg2.i_en": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 i_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:5.22-5.26"
          }
        },
        "serv_rf_top.cpu.bufreg2.i_lsb": {
          "hide_name": 0,
          "bits": [ 677, 673 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 i_lsb",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:8.23-8.28"
          }
        },
        "serv_rf_top.cpu.bufreg2.i_op_b_sel": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 i_op_b_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:13.22-13.32"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_dat": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 o_dat",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:21.23-21.28"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg2 o_sh_done_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:11.23-11.34"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1474, 666, 1656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1658 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45.8-45.18|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1597, 1662, 1609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1602, 663, 1603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1593, 1663, 1609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1598, 663, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1655, 1664, 1609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1594, 663, 1595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.bufreg_en": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:123.11-123.20"
          }
        },
        "serv_rf_top.cpu.bufreg_sh_signed": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu bufreg_sh_signed",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:124.18-124.34"
          }
        },
        "serv_rf_top.cpu.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:12.23-12.26"
          }
        },
        "serv_rf_top.cpu.cnt_done": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu cnt_done",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:121.11-121.19"
          }
        },
        "serv_rf_top.cpu.cnt_en": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu cnt_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:112.18-112.24"
          }
        },
        "serv_rf_top.cpu.csr_d_sel": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu csr_d_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:164.11-164.20"
          }
        },
        "serv_rf_top.cpu.csr_d_sel_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1668, 629, 1563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu csr_imm",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:163.11-163.18"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1669, 629, 1560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 102, 1670 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 446, 318, 182, 1671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1668, 1676, 1677, 1678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1679, 1688, 1690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1669, 1676, 1689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1691, 1692, 1693, 1694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_imm_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 664, 680, 1695, 1698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.csr_source": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu csr_source",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:162.16-162.26"
          }
        },
        "serv_rf_top.cpu.ctrl.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ctrl clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:7.21-7.24"
          }
        },
        "serv_rf_top.cpu.ctrl.i_iscomp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ctrl i_iscomp",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:21.22-21.30"
          }
        },
        "serv_rf_top.cpu.ctrl.i_jump": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ctrl i_jump",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:16.21-16.27"
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr": {
          "hide_name": 0,
          "bits": [ 1714, 1709, 653, 650, 651, 1707, 648, 645, 642, 635, 639, 1163, 1705, 1182, 1160, 1159, 1180, 1179, 1704, 1703, 1702, 1701, 1700, 1712, 1155, 1173, 1711, 1710, 1708, 1706, 1170, 1171 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ctrl o_ibus_adr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:29.22-29.32"
          }
        },
        "serv_rf_top.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.ctrl.pc": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ctrl pc",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:40.15-40.17"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ctrl pc_plus_4_cy_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:33.15-33.29"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 670, 1717, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 665, 1718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ctrl pc_plus_offset_cy_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:36.15-36.34"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 670, 689, 1721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1720, 1722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1714, 1725, 1726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1691, 1727, 1728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1729, 1489, 1724, 1723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 677, 1729, 1730, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:6.22-6.25"
          }
        },
        "serv_rf_top.cpu.decode.co_alu_bool_op": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_alu_bool_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:208.15-208.29"
          }
        },
        "serv_rf_top.cpu.decode.co_alu_rd_sel": {
          "hide_name": 0,
          "bits": [ 2856, 2857, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_alu_rd_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:226.15-226.28",
            "unused_bits": "0 1"
          }
        },
        "serv_rf_top.cpu.decode.co_bne_or_bge": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_bne_or_bge",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:130.9-130.22"
          }
        },
        "serv_rf_top.cpu.decode.co_branch_op": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_branch_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:83.9-83.21"
          }
        },
        "serv_rf_top.cpu.decode.co_bufreg_sh_signed": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_bufreg_sh_signed",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:149.9-149.28"
          }
        },
        "serv_rf_top.cpu.decode.co_csr_d_sel": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_csr_d_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:196.9-196.21"
          }
        },
        "serv_rf_top.cpu.decode.co_csr_source": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_csr_source",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:195.15-195.28"
          }
        },
        "serv_rf_top.cpu.decode.co_ebreak": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_ebreak",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:137.9-137.18"
          }
        },
        "serv_rf_top.cpu.decode.co_ext_funct3": {
          "hide_name": 0,
          "bits": [ 680, 664, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_ext_funct3",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:89.15-89.28"
          }
        },
        "serv_rf_top.cpu.decode.co_immdec_ctrl": {
          "hide_name": 0,
          "bits": [ "x", 2858, 2859, 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_immdec_ctrl",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210.15-210.29",
            "unused_bits": "1 2"
          }
        },
        "serv_rf_top.cpu.decode.co_mdu_op": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_mdu_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:76.9-76.18"
          }
        },
        "serv_rf_top.cpu.decode.co_mem_cmd": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_mem_cmd",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:204.9-204.19"
          }
        },
        "serv_rf_top.cpu.decode.co_mem_half": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_mem_half",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:206.9-206.20"
          }
        },
        "serv_rf_top.cpu.decode.co_mem_word": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_mem_word",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:86.9-86.20"
          }
        },
        "serv_rf_top.cpu.decode.co_mem_word_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1790, 629, 1566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.co_mtval_pc": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_mtval_pc",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:85.9-85.20"
          }
        },
        "serv_rf_top.cpu.decode.co_op_b_source": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_op_b_source",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:233.9-233.23"
          }
        },
        "serv_rf_top.cpu.decode.co_sh_right": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode co_sh_right",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:129.9-129.20"
          }
        },
        "serv_rf_top.cpu.decode.funct3": {
          "hide_name": 0,
          "bits": [ 680, 664, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode funct3",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:67.14-67.20"
          }
        },
        "serv_rf_top.cpu.decode.i_wb_en": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode i_wb_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:9.22-9.29"
          }
        },
        "serv_rf_top.cpu.decode.imm30": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode imm30",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:74.14-74.19"
          }
        },
        "serv_rf_top.cpu.decode.imm30_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1533, 663, 1569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.imm30_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 680, 1733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.o_alu_bool_op": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_alu_bool_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:38.21-38.34"
          }
        },
        "serv_rf_top.cpu.decode.o_alu_rd_sel": {
          "hide_name": 0,
          "bits": [ 2856, 2857, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_alu_rd_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:41.21-41.33",
            "unused_bits": "0 1"
          }
        },
        "serv_rf_top.cpu.decode.o_bne_or_bge": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_bne_or_bge",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:12.21-12.33"
          }
        },
        "serv_rf_top.cpu.decode.o_branch_op": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_branch_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:16.21-16.32"
          }
        },
        "serv_rf_top.cpu.decode.o_bufreg_sh_signed": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_bufreg_sh_signed",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:30.21-30.39"
          }
        },
        "serv_rf_top.cpu.decode.o_csr_d_sel": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_csr_d_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:54.21-54.32"
          }
        },
        "serv_rf_top.cpu.decode.o_csr_source": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_csr_source",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:53.21-53.33"
          }
        },
        "serv_rf_top.cpu.decode.o_ebreak": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_ebreak",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:15.21-15.29"
          }
        },
        "serv_rf_top.cpu.decode.o_ext_funct3": {
          "hide_name": 0,
          "bits": [ 680, 664, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_ext_funct3",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:25.21-25.33"
          }
        },
        "serv_rf_top.cpu.decode.o_immdec_ctrl": {
          "hide_name": 0,
          "bits": [ "x", 2858, 2859, 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_immdec_ctrl",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:58.21-58.34",
            "unused_bits": "1 2"
          }
        },
        "serv_rf_top.cpu.decode.o_mdu_op": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_mdu_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:23.21-23.29"
          }
        },
        "serv_rf_top.cpu.decode.o_mem_cmd": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_mem_cmd",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:46.21-46.30"
          }
        },
        "serv_rf_top.cpu.decode.o_mem_half": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_mem_half",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:45.21-45.31"
          }
        },
        "serv_rf_top.cpu.decode.o_mem_word": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_mem_word",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:44.21-44.31"
          }
        },
        "serv_rf_top.cpu.decode.o_mtval_pc": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_mtval_pc",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:56.21-56.31"
          }
        },
        "serv_rf_top.cpu.decode.o_op_b_source": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_op_b_source",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:60.21-60.34"
          }
        },
        "serv_rf_top.cpu.decode.o_sh_right": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode o_sh_right",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:11.21-11.31"
          }
        },
        "serv_rf_top.cpu.decode.op20": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode op20",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:68.15-68.19"
          }
        },
        "serv_rf_top.cpu.decode.op20_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 629, 1542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.op21": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode op21",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:69.15-69.19"
          }
        },
        "serv_rf_top.cpu.decode.op21_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1805, 629, 1539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.op22": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode op22",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:70.15-70.19"
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1803, 629, 1652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1487, 1488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.op22_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1741, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.op26": {
          "hide_name": 0,
          "bits": [ 1692 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode op26",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:71.15-71.19"
          }
        },
        "serv_rf_top.cpu.decode.op26_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1818, 629, 1634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.op26_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102, 1743, 1232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.decode.opcode": {
          "hide_name": 0,
          "bits": [ 692, 1522, 666, 219, 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu decode opcode",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:66.14-66.20"
          }
        },
        "serv_rf_top.cpu.ebreak": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu ebreak",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:85.11-85.17"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:5.20-5.25"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_cnt_done": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_cnt_done",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:13.20-13.30"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_csr_d_sel": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_csr_d_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:27.20-27.31"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_csr_imm": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_csr_imm",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:31.20-31.29"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_csr_source": {
          "hide_name": 0,
          "bits": [ 680, 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_csr_source",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:25.21-25.33"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_ebreak": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_ebreak",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:20.20-20.28"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_en": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:9.20-9.24"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_mem_cmd": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_mem_cmd",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:21.20-21.29"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_mtip": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_mtip",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:15.20-15.26"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.i_rs1": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr i_rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:32.20-32.25"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31": {
          "hide_name": 0,
          "bits": [ 1747 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr mcause31",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:45.10-45.18"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1677, 1745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1691, 1738, 1748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_DFFESR_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1677, 1749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1751, 1752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0": {
          "hide_name": 0,
          "bits": [ 1750, 1759, 1757, 1755 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr mcause3_0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:46.15-46.24"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1760, 1738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 668, 1738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr mstatus_mie",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:41.14-41.25"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1764, 1765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1682, 1485, 1696, 1697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr mstatus_mpie",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:42.14-42.26"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1737, 1765, 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1737, 1677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.o_new_irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr o_new_irq",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:17.20-17.29"
          }
        },
        "serv_rf_top.cpu.genblk3.csr.timer_irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu genblk3.csr timer_irq",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:68.10-68.19"
          }
        },
        "serv_rf_top.cpu.i_ibus_ack": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu i_ibus_ack",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:56.23-56.33"
          }
        },
        "serv_rf_top.cpu.i_rdata0": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu i_rdata0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:50.23-50.31"
          }
        },
        "serv_rf_top.cpu.i_timer_irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu i_timer_irq",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:14.23-14.34"
          }
        },
        "serv_rf_top.cpu.immdec.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:5.21-5.26"
          }
        },
        "serv_rf_top.cpu.immdec.i_cnt_done": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec i_cnt_done",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:8.21-8.31"
          }
        },
        "serv_rf_top.cpu.immdec.i_cnt_en": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec i_cnt_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:7.21-7.29"
          }
        },
        "serv_rf_top.cpu.immdec.i_ctrl": {
          "hide_name": 0,
          "bits": [ "x", 2858, 2859, 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec i_ctrl",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:12.22-12.28",
            "unused_bits": "1 2"
          }
        },
        "serv_rf_top.cpu.immdec.i_wb_en": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec i_wb_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:20.21-20.28"
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7": {
          "hide_name": 0,
          "bits": [ 1778, 1776, 1774, 1772, 1770 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec imm11_7",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:29.15-29.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1568, 663, 1574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm11_7_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20": {
          "hide_name": 0,
          "bits": [ 1796, 1794, 1792, 1790, 1668, 1669, 1787, 1785, 1783 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec imm19_12_20",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:25.15-25.26"
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm19_12_20_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20": {
          "hide_name": 0,
          "bits": [ 1680, 1807, 1805, 1803, 1801 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec imm24_20",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:28.15-28.23"
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1794, 629, 1797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1799 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm24_20_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 670, 1809, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25": {
          "hide_name": 0,
          "bits": [ 1779, 1820, 1818, 1816, 1814, 1812 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec imm30_25",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:27.15-27.23"
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm30_25_SB_DFFE_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1823, 670, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec imm31",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:23.15-23.20"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1478, 663, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 102, 1825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1474, 1824, 1727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1474, 1727, 1827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 670, 1675, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1614, 1826, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1614, 1828, 1826, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1680, 219, 1778, 1725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm7": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec imm7",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:26.15-26.19"
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1830 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1584, 1589, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 665, 1832, 692, 1833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_LUT4_I1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1796, 1834, 1826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.imm7_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1822, 629, 1569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.immdec.o_csr_imm": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec o_csr_imm",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:17.22-17.31"
          }
        },
        "serv_rf_top.cpu.immdec.o_rd_addr": {
          "hide_name": 0,
          "bits": [ 1778, 1776, 1774, 1772, 1770 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec o_rd_addr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:13.22-13.31"
          }
        },
        "serv_rf_top.cpu.immdec.o_rs1_addr": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1787, 1785, 1783 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec o_rs1_addr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:14.22-14.32"
          }
        },
        "serv_rf_top.cpu.immdec.o_rs2_addr": {
          "hide_name": 0,
          "bits": [ 1680, 1807, 1805, 1803, 1801 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec o_rs2_addr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:15.22-15.32"
          }
        },
        "serv_rf_top.cpu.immdec_ctrl": {
          "hide_name": 0,
          "bits": [ "x", 2858, 2859, 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu immdec_ctrl",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:77.17-77.28",
            "unused_bits": "1 2"
          }
        },
        "serv_rf_top.cpu.iscomp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu iscomp",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:109.18-109.24"
          }
        },
        "serv_rf_top.cpu.jump": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu jump",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:102.18-102.22"
          }
        },
        "serv_rf_top.cpu.lsb": {
          "hide_name": 0,
          "bits": [ 677, 673 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu lsb",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:175.17-175.20"
          }
        },
        "serv_rf_top.cpu.mdu_op": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mdu_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:90.11-90.17"
          }
        },
        "serv_rf_top.cpu.mem_bytecnt": {
          "hide_name": 0,
          "bits": [ 1528, 1527 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_bytecnt",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:150.17-150.28"
          }
        },
        "serv_rf_top.cpu.mem_half": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_half",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:149.18-149.26"
          }
        },
        "serv_rf_top.cpu.mem_if.dat_valid": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if dat_valid",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:40.9-40.18"
          }
        },
        "serv_rf_top.cpu.mem_if.i_bytecnt": {
          "hide_name": 0,
          "bits": [ 1528, 1527 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if i_bytecnt",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:7.22-7.31"
          }
        },
        "serv_rf_top.cpu.mem_if.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:5.21-5.26"
          }
        },
        "serv_rf_top.cpu.mem_if.i_half": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if i_half",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:14.21-14.27"
          }
        },
        "serv_rf_top.cpu.mem_if.i_lsb": {
          "hide_name": 0,
          "bits": [ 677, 673 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if i_lsb",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:8.22-8.27"
          }
        },
        "serv_rf_top.cpu.mem_if.i_mdu_op": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if i_mdu_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:16.21-16.29"
          }
        },
        "serv_rf_top.cpu.mem_if.i_word": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if i_word",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:13.21-13.27"
          }
        },
        "serv_rf_top.cpu.mem_if.signbit": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_if signbit",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:23.18-23.25"
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1474, 1837, 1835, 1836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1838, 1839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 666, 692, 1840, 1841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1842, 1698, 1843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1845, 1677, 1844, 1846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.mem_word": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mem_word",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:148.18-148.26"
          }
        },
        "serv_rf_top.cpu.mtval_pc": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu mtval_pc",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:99.11-99.19"
          }
        },
        "serv_rf_top.cpu.new_irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu new_irq",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:173.11-173.18"
          }
        },
        "serv_rf_top.cpu.o_dbus_adr": {
          "hide_name": 0,
          "bits": [ "0", "0", 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_dbus_adr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:57.30-57.40"
          }
        },
        "serv_rf_top.cpu.o_dbus_dat": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_dbus_dat",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:58.30-58.40"
          }
        },
        "serv_rf_top.cpu.o_dbus_we": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_dbus_we",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:60.24-60.33"
          }
        },
        "serv_rf_top.cpu.o_ext_funct3": {
          "hide_name": 0,
          "bits": [ 680, 664, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_ext_funct3",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:65.23-65.35"
          }
        },
        "serv_rf_top.cpu.o_ext_rs1": {
          "hide_name": 0,
          "bits": [ 677, 673, 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_ext_rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:68.23-68.32"
          }
        },
        "serv_rf_top.cpu.o_ext_rs2": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_ext_rs2",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:69.23-69.32"
          }
        },
        "serv_rf_top.cpu.o_ibus_adr": {
          "hide_name": 0,
          "bits": [ 1714, 1709, 653, 650, 651, 1707, 648, 645, 642, 635, 639, 1163, 1705, 1182, 1160, 1159, 1180, 1179, 1704, 1703, 1702, 1701, 1700, 1712, 1155, 1173, 1711, 1710, 1708, 1706, 1170, 1171 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_ibus_adr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:53.30-53.40"
          }
        },
        "serv_rf_top.cpu.o_mdu_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_mdu_valid",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:71.23-71.34"
          }
        },
        "serv_rf_top.cpu.o_rreg0": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1787, 1785, 1783, "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_rreg0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:48.31-48.38"
          }
        },
        "serv_rf_top.cpu.o_wreg1": {
          "hide_name": 0,
          "bits": [ 2860, 2861, "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu o_wreg1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:43.31-43.38",
            "unused_bits": "0 1"
          }
        },
        "serv_rf_top.cpu.op_b_sel": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu op_b_sel",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:145.18-145.26"
          }
        },
        "serv_rf_top.cpu.rd_addr": {
          "hide_name": 0,
          "bits": [ 1778, 1776, 1774, 1772, 1770 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rd_addr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:73.18-73.25"
          }
        },
        "serv_rf_top.cpu.rf_if.i_cnt_en": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if i_cnt_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:5.23-5.31"
          }
        },
        "serv_rf_top.cpu.rf_if.i_mepc": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if i_mepc",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:20.23-20.29"
          }
        },
        "serv_rf_top.cpu.rf_if.i_mtval_pc": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if i_mtval_pc",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:21.23-21.33"
          }
        },
        "serv_rf_top.cpu.rf_if.i_rd_waddr": {
          "hide_name": 0,
          "bits": [ 1778, 1776, 1774, 1772, 1770 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if i_rd_waddr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:32.28-32.38"
          }
        },
        "serv_rf_top.cpu.rf_if.i_rdata0": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if i_rdata0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:14.23-14.31"
          }
        },
        "serv_rf_top.cpu.rf_if.i_rs1_raddr": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1787, 1785, 1783 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if i_rs1_raddr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:42.28-42.39"
          }
        },
        "serv_rf_top.cpu.rf_if.i_rs2_raddr": {
          "hide_name": 0,
          "bits": [ 1680, 1807, 1805, 1803, 1801 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if i_rs2_raddr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:45.28-45.39"
          }
        },
        "serv_rf_top.cpu.rf_if.o_rreg0": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1787, 1785, 1783, "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if o_rreg0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:12.31-12.38"
          }
        },
        "serv_rf_top.cpu.rf_if.o_rs1": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if o_rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:43.24-43.29"
          }
        },
        "serv_rf_top.cpu.rf_if.o_wreg1": {
          "hide_name": 0,
          "bits": [ 2860, 2861, "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rf_if o_wreg1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:7.31-7.38",
            "unused_bits": "0 1"
          }
        },
        "serv_rf_top.cpu.rs1": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:140.18-140.21"
          }
        },
        "serv_rf_top.cpu.rs1_addr": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1787, 1785, 1783 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rs1_addr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:74.18-74.26"
          }
        },
        "serv_rf_top.cpu.rs2_addr": {
          "hide_name": 0,
          "bits": [ 1680, 1807, 1805, 1803, 1801 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu rs2_addr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:75.18-75.26"
          }
        },
        "serv_rf_top.cpu.sh_done_r": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu sh_done_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:152.11-152.20"
          }
        },
        "serv_rf_top.cpu.sh_right": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu sh_right",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:80.18-80.26"
          }
        },
        "serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state genblk1.misalign_trap_sync_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:186.8-186.28"
          }
        },
        "serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 665, 1755, 1677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.i_bne_or_bge": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_bne_or_bge",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:32.21-32.33"
          }
        },
        "serv_rf_top.cpu.state.i_branch_op": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_branch_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:36.21-36.32"
          }
        },
        "serv_rf_top.cpu.state.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:7.21-7.26"
          }
        },
        "serv_rf_top.cpu.state.i_ctrl_misalign": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_ctrl_misalign",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:26.21-26.36"
          }
        },
        "serv_rf_top.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.i_ibus_ack": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_ibus_ack",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:51.21-51.31"
          }
        },
        "serv_rf_top.cpu.state.i_mdu_op": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_mdu_op",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:43.21-43.29"
          }
        },
        "serv_rf_top.cpu.state.i_new_irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_new_irq",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:10.21-10.30"
          }
        },
        "serv_rf_top.cpu.state.i_sh_done_r": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_sh_done_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:28.21-28.32"
          }
        },
        "serv_rf_top.cpu.state.i_sh_right": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state i_sh_right",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:38.21-38.31"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state ibus_cyc",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:65.14-65.22"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 299, 1852, 657, 1853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 268, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1856, 1857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1513, 1515, 1516, 1859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1511, 220, 1860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1706, 1708, 1710, 1858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.ibus_cyc_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1704, 220, 1861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.init_done": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state init_done",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:59.9-59.18"
          }
        },
        "serv_rf_top.cpu.state.init_done_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1848, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.misalign_trap_sync": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state misalign_trap_sync",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:60.9-60.27"
          }
        },
        "serv_rf_top.cpu.state.o_bufreg_en": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_bufreg_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:22.22-22.33"
          }
        },
        "serv_rf_top.cpu.state.o_cnt": {
          "hide_name": 0,
          "bits": [ 1742, 1528, 1527 ],
          "offset": 2,
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_cnt",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:62.14-62.19"
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168.16-168.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168.16-168.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.cpu.state.o_cnt_done": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_cnt_done",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:21.21-21.31"
          }
        },
        "serv_rf_top.cpu.state.o_cnt_done_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.o_cnt_en": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_cnt_en",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:13.22-13.30"
          }
        },
        "serv_rf_top.cpu.state.o_cnt_r": {
          "hide_name": 0,
          "bits": [ 1487, 1496, 1495, 1494 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_cnt_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:63.14-63.21"
          }
        },
        "serv_rf_top.cpu.state.o_cnt_r_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_ctrl_jump",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:24.21-24.32"
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1871, 1718, 1683, 1872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 665, 1677, 1476, 1872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1873, 1874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.o_ctrl_jump_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1489, 1683, 1485, 1713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.o_mdu_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_mdu_valid",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:44.22-44.33"
          }
        },
        "serv_rf_top.cpu.state.o_mem_bytecnt": {
          "hide_name": 0,
          "bits": [ 1528, 1527 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state o_mem_bytecnt",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:29.22-29.35"
          }
        },
        "serv_rf_top.cpu.state.stage_two_req": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu state stage_two_req",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:58.9-58.22"
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1655, 1474, 1878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.state.stage_two_req_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1879, 1877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.cpu.wb_ibus_ack": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu wb_ibus_ack",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:182.16-182.27"
          }
        },
        "serv_rf_top.cpu.wb_ibus_adr": {
          "hide_name": 0,
          "bits": [ 1714, 1709, 653, 650, 651, 1707, 648, 645, 642, 635, 639, 1163, 1705, 1182, 1160, 1159, 1180, 1179, 1704, 1703, 1702, 1701, 1700, 1712, 1155, 1173, 1711, 1710, 1708, 1706, 1170, 1171 ],
          "attributes": {
            "hdlname": "serv_rf_top cpu wb_ibus_adr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v:179.16-179.27"
          }
        },
        "serv_rf_top.i_ibus_ack": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "hdlname": "serv_rf_top i_ibus_ack",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:63.22-63.32"
          }
        },
        "serv_rf_top.i_timer_irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top i_timer_irq",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:36.22-36.33"
          }
        },
        "serv_rf_top.o_dbus_adr": {
          "hide_name": 0,
          "bits": [ "0", "0", 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "hdlname": "serv_rf_top o_dbus_adr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:64.23-64.33"
          }
        },
        "serv_rf_top.o_dbus_dat": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "hdlname": "serv_rf_top o_dbus_dat",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:65.23-65.33"
          }
        },
        "serv_rf_top.o_dbus_we": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "serv_rf_top o_dbus_we",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:67.23-67.32"
          }
        },
        "serv_rf_top.o_ext_funct3": {
          "hide_name": 0,
          "bits": [ 680, 664, 1474 ],
          "attributes": {
            "hdlname": "serv_rf_top o_ext_funct3",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:75.23-75.35"
          }
        },
        "serv_rf_top.o_ext_rs1": {
          "hide_name": 0,
          "bits": [ 677, 673, 654, 649, 652, 1514, 647, 644, 641, 636, 638, 1162, 1512, 1181, 1161, 1158, 1176, 1175, 1511, 1510, 1509, 1508, 1507, 1518, 1154, 1174, 1517, 1516, 1515, 1513, 1169, 1172 ],
          "attributes": {
            "hdlname": "serv_rf_top o_ext_rs1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:73.23-73.32"
          }
        },
        "serv_rf_top.o_ext_rs2": {
          "hide_name": 0,
          "bits": [ 1613, 1605, 1601, 1597, 1593, 1655, 1591, 1588, 1584, 1580, 1576, 1573, 1568, 1565, 1562, 1559, 1555, 1551, 1547, 1544, 1541, 1537, 1538, 1644, 1640, 1636, 1633, 1629, 1619, 1571, 1535, 1533 ],
          "attributes": {
            "hdlname": "serv_rf_top o_ext_rs2",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:74.23-74.32"
          }
        },
        "serv_rf_top.o_ibus_adr": {
          "hide_name": 0,
          "bits": [ 1714, 1709, 653, 650, 651, 1707, 648, 645, 642, 635, 639, 1163, 1705, 1182, 1160, 1159, 1180, 1179, 1704, 1703, 1702, 1701, 1700, 1712, 1155, 1173, 1711, 1710, 1708, 1706, 1170, 1171 ],
          "attributes": {
            "hdlname": "serv_rf_top o_ibus_adr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:60.23-60.33"
          }
        },
        "serv_rf_top.o_mdu_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "serv_rf_top o_mdu_valid",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:79.23-79.34"
          }
        },
        "serv_rf_top.raddr": {
          "hide_name": 0,
          "bits": [ 1884, 1883, 1882, 1881, 2862, 2863, 2864, 2865, 2866, 2867 ],
          "attributes": {
            "hdlname": "serv_rf_top raddr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:100.24-100.29",
            "unused_bits": "4 5 6 7 8 9"
          }
        },
        "serv_rf_top.rdata0": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top rdata0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:94.16-94.22"
          }
        },
        "serv_rf_top.rf_ram.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:5.16-5.21"
          }
        },
        "serv_rf_top.rf_ram.i_raddr": {
          "hide_name": 0,
          "bits": [ 1884, 1883, 1882, 1881, 2862, 2863, 2864, 2865, 2866, 2867 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram i_raddr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:9.36-9.43",
            "unused_bits": "4 5 6 7 8 9"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 1803, 1785, 1676, 1684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 1910, 1877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_2": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1915 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1916 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_3": {
          "hide_name": 0,
          "bits": [ 1906 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_4": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_5": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_6": {
          "hide_name": 0,
          "bits": [ 1903 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1917, 1677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_7": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_7_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1691, 1681, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_8": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_8_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1918 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80.18-80.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WADDR_9": {
          "hide_name": 0,
          "bits": [ 1770, 1907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 1911 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.memory.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram.rdata": {
          "hide_name": 0,
          "bits": [ 1888, 1896 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram rdata",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:13.25-13.30"
          }
        },
        "serv_rf_top.rf_ram.regzero": {
          "hide_name": 0,
          "bits": [ 1921 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram regzero",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:31.8-31.15"
          }
        },
        "serv_rf_top.rf_ram.regzero_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1920 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if i_clk",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:10.19-10.24"
          }
        },
        "serv_rf_top.rf_ram_if.i_rreg0": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1787, 1785, 1783, "0" ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if i_rreg0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:21.41-21.48"
          }
        },
        "serv_rf_top.rf_ram_if.i_wreg1": {
          "hide_name": 0,
          "bits": [ 2860, 2861, "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if i_wreg1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:16.41-16.48",
            "unused_bits": "0 1"
          }
        },
        "serv_rf_top.rf_ram_if.o_raddr": {
          "hide_name": 0,
          "bits": [ 1884, 1883, 1882, 1881, 2862, 2863, 2864, 2865, 2866, 2867 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if o_raddr",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:29.37-29.44",
            "unused_bits": "4 5 6 7 8 9"
          }
        },
        "serv_rf_top.rf_ram_if.o_rdata0": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if o_rdata0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:23.20-23.28"
          }
        },
        "serv_rf_top.rf_ram_if.rcnt": {
          "hide_name": 0,
          "bits": [ 1676, 1884, 1883, 1882, 1881 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rcnt",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:34.17-34.21"
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1923 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1924 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1922 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1926 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127.15-127.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.rcnt_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.rdata0": {
          "hide_name": 0,
          "bits": [ 1470, 1929 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rdata0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:105.21-105.27"
          }
        },
        "serv_rf_top.rf_ram_if.rdata1": {
          "hide_name": 0,
          "bits": [ 1932 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rdata1",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:106.21-106.27"
          }
        },
        "serv_rf_top.rf_ram_if.rdata1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1928 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.rdata1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 219, 1468, 1484, 1485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.rgnt": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rgnt",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:32.15-32.19"
          }
        },
        "serv_rf_top.rf_ram_if.rgnt_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1494, 1614, 1869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.rreg": {
          "hide_name": 0,
          "bits": [ 2862, 2863, 2864, 2865, 2866, 2867 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rreg",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:98.35-98.39",
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "serv_rf_top.rf_ram_if.rreq_r": {
          "hide_name": 0,
          "bits": [ 1933 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rreq_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:113.15-113.21"
          }
        },
        "serv_rf_top.rf_ram_if.rtrig0": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rtrig0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:95.12-95.18"
          }
        },
        "serv_rf_top.rf_ram_if.rtrig1": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if rtrig1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:96.12-96.18"
          }
        },
        "serv_rf_top.rf_ram_if.wdata0_r": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if wdata0_r",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:42.22-42.30"
          }
        },
        "serv_rf_top.rf_ram_if.wdata0_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1935 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.wdata1_r": {
          "hide_name": 0,
          "bits": [ 1937, 1919 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if wdata1_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:43.22-43.30"
          }
        },
        "serv_rf_top.rf_ram_if.wdata1_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r": {
          "hide_name": 0,
          "bits": [ 1940 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if wen0_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:45.15-45.21"
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1939 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 670, 1677, 1941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.wen0_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1772, 1942, 1781, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if wen1_r",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:46.15-46.21"
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1801, 1676, 1737, 1945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1783, 1676, 1946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.wen1_r_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1684, 1685, 1686, 1687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "serv_rf_top.rf_ram_if.wtrig0": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
            "hdlname": "serv_rf_top rf_ram_if wtrig0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:47.15-47.21"
          }
        },
        "serv_rf_top.rf_ram_if.wtrig0_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1930 ],
          "attributes": {
          }
        },
        "serv_rf_top.rreg0": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1787, 1785, 1783, "0" ],
          "attributes": {
            "hdlname": "serv_rf_top rreg0",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:91.24-91.29"
          }
        },
        "serv_rf_top.wreg1": {
          "hide_name": 0,
          "bits": [ 2860, 2861, "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "serv_rf_top wreg1",
            "src": "/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v:86.24-86.29",
            "unused_bits": "0 1"
          }
        },
        "shared_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:350.15-350.25"
          }
        },
        "shared_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:351.15-351.25"
          }
        },
        "shared_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:355.15-355.25"
          }
        },
        "slave_sel_r": {
          "hide_name": 0,
          "bits": [ 630, 185, 1948 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360.15-360.26"
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 657, 1949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1154, 1155, 220, 1950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1854, 1855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1518, 1507, 220, 1951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "slave_sel_r_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 656, 657, 658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "slave_sel_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 657, 1947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 207, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 185, 1972, 186, 1963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 185, 186, 1970, 1955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_RDATA_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 630, 1623, 1624, 1625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 626, 288, 182, 1971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.0_RDATA_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 630, 1610, 1611, 1612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 281, 626, 182, 1973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "sram.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 1968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.0_WDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "sram.0.0_WDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
          }
        },
        "sram.0.10_RDATA": {
          "hide_name": 0,
          "bits": [ 2009, 185, 1649, 2002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.10_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2007, 185, 1649, 1994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.10_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 337, 482, 182, 2008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.10_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.10_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 342, 488, 182, 2010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 1736, 1114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.10_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.10_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.11_RDATA": {
          "hide_name": 0,
          "bits": [ 1648, 185, 1649, 1650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.11_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2026, 185, 1649, 2014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.11_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 347, 494, 182, 2027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.11_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 1650, 2022, 2023, 2024, 2025 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.11_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.11_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 1457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.12_RDATA": {
          "hide_name": 0,
          "bits": [ 2047, 185, 2045, 2039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.12_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2044, 185, 2045, 2031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.12_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 506, 353, 182, 2046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.12_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.12_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 512, 356, 182, 2048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 1638, 1132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.12_WCLKE": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "sram.0.12_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.12_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.13_RDATA": {
          "hide_name": 0,
          "bits": [ 2066, 185, 2045, 2060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.13_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2065, 185, 2045, 2052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.13_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 361, 518, 182, 1744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.13_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.13_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 524, 364, 182, 2067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 1631, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.13_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.13_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 1451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.14_RDATA": {
          "hide_name": 0,
          "bits": [ 2086, 185, 2045, 2079 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.14_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2084, 185, 2045, 2071 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.14_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 530, 367, 182, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.14_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.14_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 372, 536, 182, 2087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 1617, 1209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.14_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.14_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.15_RDATA": {
          "hide_name": 0,
          "bits": [ 2106, 185, 2045, 2099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.15_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2104, 185, 2045, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.15_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 548, 378, 182, 2105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.15_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.15_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 554, 381, 182, 2107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.15_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.15_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 1445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2110, 185, 186, 1985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2108, 185, 186, 1977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 182, 1021, 102, 1022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 276, 626, 2109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.1_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 182, 1002, 102, 1003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 262, 626, 2111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.1_WDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
          }
        },
        "sram.0.2_RDATA": {
          "hide_name": 0,
          "bits": [ 2130, 185, 186, 2123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.2_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2128, 185, 186, 2115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.2_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 182, 1028, 102, 1029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 256, 626, 2129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.2_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.2_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 182, 1008, 102, 1009 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 248, 626, 2131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.2_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.2_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.3_RDATA": {
          "hide_name": 0,
          "bits": [ 184, 185, 186, 187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.3_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2148, 185, 186, 2135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.3_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 182, 1014, 102, 1015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 246, 626, 2149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.3_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 187, 2143, 2144, 2145, 2146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.3_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 2147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.3_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.3_WDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
          }
        },
        "sram.0.4_RDATA": {
          "hide_name": 0,
          "bits": [ 2168, 185, 1673, 2161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.4_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2166, 185, 1673, 2153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.4_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 404, 587, 182, 2167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.4_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.4_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 593, 407, 182, 2169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 1582, 1088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.4_WCLKE": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "sram.0.4_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.4_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.5_RDATA": {
          "hide_name": 0,
          "bits": [ 2188, 185, 1673, 2181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.5_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2186, 185, 1673, 2173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.5_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 296, 416, 182, 2187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.5_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.5_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 302, 422, 182, 2189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 1780, 1078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.5_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.5_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.6_RDATA": {
          "hide_name": 0,
          "bits": [ 2208, 185, 1673, 2201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.6_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2206, 185, 1673, 2193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.6_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 428, 305, 182, 2207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.6_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.6_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 434, 310, 182, 2209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 2210, 1083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.6_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.6_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.7_RDATA": {
          "hide_name": 0,
          "bits": [ 1672, 185, 1673, 1674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.7_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2226, 185, 1673, 2214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.7_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 313, 440, 182, 2227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.7_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 1674, 2222, 2223, 2224, 2225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.7_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.7_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.8_RDATA": {
          "hide_name": 0,
          "bits": [ 2246, 185, 1649, 2239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.8_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2244, 185, 1649, 2231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.8_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 321, 452, 182, 2245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.8_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.8_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 324, 458, 182, 2247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.8_WCLKE": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "sram.0.8_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.8_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 1434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_RDATA": {
          "hide_name": 0,
          "bits": [ 2266, 185, 1649, 2259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2264, 185, 1649, 2251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 464, 327, 182, 2265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "sram.0.9_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 332, 470, 182, 2267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 2268, 1126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1798, 629, 1545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_WDATA": {
          "hide_name": 0,
          "bits": [ 299, 1459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sram.0.9_WDATA_1": {
          "hide_name": 0,
          "bits": [ 299, 330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362.15-362.20"
          }
        },
        "state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
          }
        },
        "storage.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2322, 2305, 2306, 2289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2304, 2305, 2306, 2287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2603, 2586, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2308, 2305, 2306, 2285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2599, 2586, 2309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2310, 2305, 2306, 2283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2607, 2586, 2311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2312, 2305, 2306, 2281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_4_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2597, 2586, 2313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2315, 2305, 2306, 2279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
          }
        },
        "storage.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2275, 2283, 2279, 2287, 2277, 2285, 2281, 2289, 2276, 2284, 2280, 2288, 2278, 2286, 2282, 2290 ],
          "attributes": {
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "storage.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2318, 2305, 2306, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_7_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2601, 2586, 2319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2275, 2283, 2279, 2287, 2277, 2285, 2281, 2289, 2276, 2284 ],
          "attributes": {
            "unused_bits": "8 9"
          }
        },
        "storage.0.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2320, 2305, 2306, 2275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_9_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2610, 2586, 2321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2586, 2323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 2272, 2271, 2292, 2291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 2271, 2291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WADDR_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2274, 2294, 2295, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 2295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2273, 2293, 2316, 2317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2270, 2270, 2270, "1", 2270, "1", 2270, "1", 2270, 2270, 2270, "1", 2270, "1", 2270, "1" ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "storage.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2299 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2297 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2302 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2298 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 2296 ],
          "attributes": {
          }
        },
        "storage_1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2380, 2370, 2354, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2369, 2370, 2352, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2371, 2370, 2350, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2372, 2370, 2348, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2373, 2370, 2346, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2374, 2370, 2344, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2340, 2348, 2344, 2352, 2342, 2350, 2346, 2354, 2341, 2349, 2345, 2353, 2343, 2351, 2347, 2355 ],
          "attributes": {
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "storage_1.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2375, 2370, 2342, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2340, 2348, 2344, 2352, 2342, 2350, 2346, 2354, 2341, 2349 ],
          "attributes": {
            "unused_bits": "8 9"
          }
        },
        "storage_1.0.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2370, 2377, 2340, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2376 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 2338, 2337, 2359, 2358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 2336, 2357, 2378, 2379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2335, 2356, 2385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2334, 2334, 2334, "1", 2334, "1", 2334, "1", 2334, 2334, 2334, "1", 2334, "1", 2334, "1" ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "storage_1.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2364 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 2361 ],
          "attributes": {
          }
        },
        "storage_1_dat1": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1626.11-1626.25",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "storage_dat1": {
          "hide_name": 0,
          "bits": [ 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605.11-1605.23",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "sys_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:363.15-363.22"
          }
        },
        "sys_rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364.15-364.22"
          }
        },
        "timer_en_storage": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:366.15-366.31"
          }
        },
        "timer_enable_storage": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:368.15-368.35"
          }
        },
        "timer_load_storage": {
          "hide_name": 0,
          "bits": [ 2389, 475, 544, 561, 567, 573, 579, 584, 588, 597, 417, 425, 431, 437, 443, 447, 453, 462, 465, 474, 483, 491, 498, 501, 510, 513, 522, 525, 534, 537, 552, 555 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:371.15-371.33"
          }
        },
        "timer_load_storage_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2390 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2391 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2392 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2394 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2396 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2331 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2397 ],
          "attributes": {
          }
        },
        "timer_load_storage_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2398 ],
          "attributes": {
          }
        },
        "timer_pending_r": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372.15-372.30"
          }
        },
        "timer_pending_re": {
          "hide_name": 0,
          "bits": [ 2400 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:373.15-373.31"
          }
        },
        "timer_pending_status": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:374.15-374.35"
          }
        },
        "timer_reload_storage": {
          "hide_name": 0,
          "bits": [ 2403, 477, 541, 559, 565, 571, 577, 582, 591, 594, 420, 423, 429, 435, 441, 450, 456, 459, 467, 471, 486, 489, 495, 503, 507, 516, 519, 528, 531, 539, 549, 557 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377.15-377.35"
          }
        },
        "timer_update_value_re": {
          "hide_name": 0,
          "bits": [ 2404 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:381.15-381.36"
          }
        },
        "timer_update_value_storage": {
          "hide_name": 0,
          "bits": [ 2405 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:382.15-382.41"
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 230, 268, 232, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2410, 2411, 2413, 2406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 268, 2407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_update_value_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 199, 200, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value": {
          "hide_name": 0,
          "bits": [ 2456, 2455, 2454, 2442, 2461, 2460, 2459, 2458, 2449, 2448, 2447, 2446, 2453, 2452, 2451, 2450, 2430, 2439, 2438, 2429, 2424, 2419, 2463, 2462, 2433, 2437, 2436, 2432, 2441, 2440, 2417, 2415 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:383.15-383.26"
          }
        },
        "timer_value_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2418 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 491, 2387, 2420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 489, 2412, 2421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2422 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2423 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 486, 2412, 2425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2426, 2427, 2428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2432, 2433, 2434, 2435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2442, 2443, 2444, 2445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2454, 2455, 2456, 2457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2429, 2430, 2431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 483, 2387, 2465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 474, 2387, 2467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 471, 2412, 2468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2469 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2471 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 465, 2387, 2472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 467, 2412, 2473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2470 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2475 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 462, 2387, 2476 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 459, 2412, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2474 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2479 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 453, 2387, 2480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 456, 2481, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2478 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2483 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 447, 2387, 2484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 450, 2485, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2482 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2487 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 443, 2387, 2488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 441, 2489, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2486 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2491 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 437, 2387, 2492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 435, 2493, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2490 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2495 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 431, 2387, 2496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 429, 2497, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2494 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2416 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2503 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 425, 2387, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 423, 2505, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2498 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2507 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 417, 2387, 2508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 420, 2509, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2506 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2511 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 597, 2387, 2512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 594, 2513, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2510 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 588, 2387, 2516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 591, 2517, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2514 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 584, 2387, 2520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 582, 2521, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2518 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2523 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 579, 2387, 2524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 577, 2525, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2522 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2527 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 573, 2387, 2528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 571, 2529, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2526 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2531 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 567, 2387, 2532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 565, 2533, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2530 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2535 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 561, 2387, 2536 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 559, 2537, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 2539 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 544, 2387, 2540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 541, 2541, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2538 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2502 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 537, 2387, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 539, 2412, 2543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 2547 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 475, 2387, 2548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 477, 2549, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 2550 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2387, 2389, 2551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2546 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 534, 2387, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 531, 2412, 2553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2555 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 525, 2387, 2556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 528, 2412, 2557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2554 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 522, 2387, 2560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 519, 2412, 2561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 513, 2387, 2564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 516, 2412, 2565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2562 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 510, 2387, 2568 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 507, 2412, 2569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 501, 2387, 2572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 503, 2412, 2573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2575 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 498, 2387, 2576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 495, 2412, 2577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2574 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2414 ],
          "attributes": {
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2578, 2415, 2579, 2580 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2580 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339.29-1339.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "timer_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2499, 2500, 2501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_value_status": {
          "hide_name": 0,
          "bits": [ 2408, 478, 543, 562, 568, 574, 580, 585, 590, 596, 419, 426, 432, 438, 444, 449, 455, 461, 468, 473, 485, 492, 497, 504, 509, 515, 521, 527, 533, 540, 551, 558 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:385.15-385.33"
          }
        },
        "timer_zero1": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:388.15-388.26"
          }
        },
        "timer_zero2": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:389.15-389.26"
          }
        },
        "timer_zero_pending": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:391.15-391.33"
          }
        },
        "timer_zero_pending_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2402 ],
          "attributes": {
          }
        },
        "timer_zero_pending_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 2400, 2399, 2401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_zero_pending_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 598, 599, 600, 601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "timer_zero_trigger_d": {
          "hide_name": 0,
          "bits": [ 2583 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:394.15-394.35"
          }
        },
        "tx_count": {
          "hide_name": 0,
          "bits": [ 2590, 2591, 2588, 2585 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:395.15-395.23"
          }
        },
        "tx_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2587 ],
          "attributes": {
          }
        },
        "tx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2589 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659.53-659.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_count_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2592 ],
          "attributes": {
          }
        },
        "tx_count_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2593 ],
          "attributes": {
          }
        },
        "tx_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2584 ],
          "attributes": {
          }
        },
        "tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2594 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659.53-659.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_count_rs232phytx_next_value_ce0": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397.15-397.49"
          }
        },
        "tx_data": {
          "hide_name": 0,
          "bits": [ 2612, 2610, 2607, 2605, 2603, 2601, 2599, 2597 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:398.15-398.22"
          }
        },
        "tx_data_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
          }
        },
        "tx_data_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
          }
        },
        "tx_data_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
          }
        },
        "tx_data_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2604 ],
          "attributes": {
          }
        },
        "tx_data_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
          }
        },
        "tx_data_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2609 ],
          "attributes": {
          }
        },
        "tx_data_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
          }
        },
        "tx_data_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2595 ],
          "attributes": {
          }
        },
        "tx_data_rs232phytx_next_value_ce2": {
          "hide_name": 0,
          "bits": [ 2596 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:400.15-400.48"
          }
        },
        "tx_enable": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401.15-401.24"
          }
        },
        "tx_phase": {
          "hide_name": 0,
          "bits": [ "0", 2652, 2653, 2650, 2647, 2644, 2642, 2639, 2637, 2634, 2632, 2629, 2626, 2624, 2621, 2618, 2686, 2683, 2681, 2678, 2696, 2693, 2676, 2673, 2670, 2668, 2665, 2662, 2659, 2656, 2616, 2614 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402.15-402.23"
          }
        },
        "tx_phase_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2617 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2619 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2622 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2620 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2625 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2627 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2630 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2628 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2633 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2638 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2640 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2643 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2645 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2648 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2651 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2649 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2615 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2654 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2657 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2655 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2660 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2658 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2663 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2661 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2666 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2664 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2669 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2671 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2674 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2677 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2679 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2682 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2684 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2687 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2690 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2691 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2689 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2675 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2694 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2692 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2697 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2695 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2698 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2680 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2699 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2685 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2623 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2701 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2631 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2702 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2636 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2703 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2641 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_phase_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 2688 ],
          "attributes": {
          }
        },
        "tx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2667 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_sink_first": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:403.15-403.28"
          }
        },
        "tx_sink_last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:404.15-404.27"
          }
        },
        "tx_sink_payload_data": {
          "hide_name": 0,
          "bits": [ 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405.15-405.35",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "tx_sink_valid": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:407.15-407.28"
          }
        },
        "tx_tick": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:408.15-408.22"
          }
        },
        "tx_tick_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2704 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253.33-1253.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "tx_tick_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2605, 2586, 2608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_enable_storage": {
          "hide_name": 0,
          "bits": [ 2752, 2708 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:410.15-410.34"
          }
        },
        "uart_pending_r": {
          "hide_name": 0,
          "bits": [ 2706, 2705 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:412.15-412.29"
          }
        },
        "uart_pending_re": {
          "hide_name": 0,
          "bits": [ 2707 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413.15-413.30"
          }
        },
        "uart_pending_status": {
          "hide_name": 0,
          "bits": [ 2797, 2709 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:414.15-414.34"
          }
        },
        "uart_rx0": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:416.15-416.23"
          }
        },
        "uart_rx1": {
          "hide_name": 0,
          "bits": [ 2709 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:417.15-417.23"
          }
        },
        "uart_rx2": {
          "hide_name": 0,
          "bits": [ 2708 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:418.15-418.23"
          }
        },
        "uart_rx2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 607, 238, 608, 609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_fifo_consume": {
          "hide_name": 0,
          "bits": [ 2335, 2336, 2337, 2338 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:420.15-420.35"
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2711 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2712 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324.34-1324.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2713 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2714 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2710 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2715 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324.34-1324.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_do_read": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:421.15-421.35"
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2716, 2717, 2718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2716, 2718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2719, 2720, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_fifo_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:422.15-422.41"
          }
        },
        "uart_rx_fifo_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:423.15-423.40"
          }
        },
        "uart_rx_fifo_fifo_out_first": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425.15-425.42"
          }
        },
        "uart_rx_fifo_fifo_out_last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:426.15-426.41"
          }
        },
        "uart_rx_fifo_fifo_out_payload_data": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:427.15-427.49",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_rx_fifo_level0": {
          "hide_name": 0,
          "bits": [ 2724, 2723, 2722, 2721, 2716 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:428.15-428.34"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2727 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2728, 2729, 2384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2730 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2733 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2734, 2735, 2384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2736 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2732 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2737 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2725 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2739, 2716, 2384, 2740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2741 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328.37-1328.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2740 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2731 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332.37-1332.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_level0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_produce": {
          "hide_name": 0,
          "bits": [ 2386, 2381, 2383, 2382 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430.15-430.35"
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2743 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2744 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321.34-1321.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2745 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2746 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2742 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2747 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321.34-1321.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_rx_fifo_rdport_adr": {
          "hide_name": 0,
          "bits": [ 2335, 2336, 2337, 2338 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:431.15-431.38"
          }
        },
        "uart_rx_fifo_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:432.15-432.40",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_rx_fifo_rdport_re": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:433.15-433.37"
          }
        },
        "uart_rx_fifo_readable": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:435.15-435.36"
          }
        },
        "uart_rx_fifo_readable_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2748 ],
          "attributes": {
          }
        },
        "uart_rx_fifo_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436.15-436.35"
          }
        },
        "uart_rx_fifo_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:437.15-437.38"
          }
        },
        "uart_rx_fifo_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:438.15-438.37"
          }
        },
        "uart_rx_fifo_source_first": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:442.15-442.40"
          }
        },
        "uart_rx_fifo_source_last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:443.15-443.39"
          }
        },
        "uart_rx_fifo_source_payload_data": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:444.15-444.47",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_rx_fifo_source_valid": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:446.15-446.40"
          }
        },
        "uart_rx_fifo_syncfifo_din": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:447.15-447.40"
          }
        },
        "uart_rx_fifo_syncfifo_dout": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:448.15-448.41",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_rx_fifo_wrport_adr": {
          "hide_name": 0,
          "bits": [ 2386, 2381, 2383, 2382 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453.15-453.38"
          }
        },
        "uart_rx_fifo_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:455.15-455.40"
          }
        },
        "uart_rx_fifo_wrport_we": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:456.15-456.37"
          }
        },
        "uart_rx_pending": {
          "hide_name": 0,
          "bits": [ 2709 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:457.15-457.30"
          }
        },
        "uart_rx_pending_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2749 ],
          "attributes": {
          }
        },
        "uart_rx_pending_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 2705, 2707, 2750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rx_status": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458.15-458.29"
          }
        },
        "uart_rx_trigger": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:459.15-459.30"
          }
        },
        "uart_rx_trigger_d": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460.15-460.32"
          }
        },
        "uart_rxtx_w": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:469.15-469.26",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_status_status": {
          "hide_name": 0,
          "bits": [ 2820, 607 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:472.15-472.33",
            "unused_bits": "0 "
          }
        },
        "uart_tx0": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:474.15-474.23",
            "unused_bits": "0 "
          }
        },
        "uart_tx1": {
          "hide_name": 0,
          "bits": [ 2797 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:475.15-475.23"
          }
        },
        "uart_tx2": {
          "hide_name": 0,
          "bits": [ 2752 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:476.15-476.23"
          }
        },
        "uart_tx2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 2409, 267, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx2_SB_LUT4_I0_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 240, 243, 234, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx2_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 230, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx2_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 274, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 243, 2797, 2755, 2753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2754, 279, 258, 254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 230, 268, 274, 279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 273, 254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_consume": {
          "hide_name": 0,
          "bits": [ 2271, 2272, 2273, 2274 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:478.15-478.35"
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2757 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2758 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302.34-1302.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2760 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2756 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2761 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302.34-1302.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_do_read": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:479.15-479.35"
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2762, 2763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 199, 211, 2765, 2766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 230, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 249, 250, 290, 291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2767, 249, 258, 2768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1311, 2762, 2763, 1312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2586, 2771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:480.15-480.41"
          }
        },
        "uart_tx_fifo_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481.15-481.40"
          }
        },
        "uart_tx_fifo_fifo_out_first": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:483.15-483.42"
          }
        },
        "uart_tx_fifo_fifo_out_last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:484.15-484.41"
          }
        },
        "uart_tx_fifo_fifo_out_payload_data": {
          "hide_name": 0,
          "bits": [ 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:485.15-485.49",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_tx_fifo_level0": {
          "hide_name": 0,
          "bits": [ 217, 216, 2770, 2769, 2762 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:486.15-486.34"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2773 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2774, 2775, 195, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2777 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2776 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2780 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2781, 2782, 195, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2778 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2779 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2783 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2784 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2772 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2785, 2786, 195, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2788 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310.37-1310.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2787 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306.37-1306.63|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_level0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_produce": {
          "hide_name": 0,
          "bits": [ 2324, 2327, 2329, 2326 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488.15-488.35"
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2790 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2791 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299.34-1299.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2792 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2793 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2789 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2794 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299.34-1299.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "uart_tx_fifo_rdport_adr": {
          "hide_name": 0,
          "bits": [ 2271, 2272, 2273, 2274 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:489.15-489.38"
          }
        },
        "uart_tx_fifo_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:490.15-490.40",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_tx_fifo_rdport_re": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:491.15-491.37"
          }
        },
        "uart_tx_fifo_readable": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:493.15-493.36"
          }
        },
        "uart_tx_fifo_readable_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2795 ],
          "attributes": {
          }
        },
        "uart_tx_fifo_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:494.15-494.35"
          }
        },
        "uart_tx_fifo_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495.15-495.38"
          }
        },
        "uart_tx_fifo_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:496.15-496.37"
          }
        },
        "uart_tx_fifo_sink_ready": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:498.15-498.38",
            "unused_bits": "0 "
          }
        },
        "uart_tx_fifo_source_first": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:500.15-500.40"
          }
        },
        "uart_tx_fifo_source_last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:501.15-501.39"
          }
        },
        "uart_tx_fifo_source_payload_data": {
          "hide_name": 0,
          "bits": [ 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502.15-502.47",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_tx_fifo_source_valid": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:504.15-504.40"
          }
        },
        "uart_tx_fifo_syncfifo_din": {
          "hide_name": 0,
          "bits": [ 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:505.15-505.40",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_tx_fifo_syncfifo_dout": {
          "hide_name": 0,
          "bits": [ 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:506.15-506.41",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_tx_fifo_syncfifo_writable": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:510.15-510.45",
            "unused_bits": "0 "
          }
        },
        "uart_tx_fifo_wrport_adr": {
          "hide_name": 0,
          "bits": [ 2324, 2327, 2329, 2326 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:511.15-511.38"
          }
        },
        "uart_tx_fifo_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:513.15-513.40",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_tx_fifo_wrport_we": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:514.15-514.37"
          }
        },
        "uart_tx_pending": {
          "hide_name": 0,
          "bits": [ 2797 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515.15-515.30"
          }
        },
        "uart_tx_pending_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
          }
        },
        "uart_tx_pending_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 2707, 2706, 2798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_pending_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 621, 622, 623, 624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_status": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:516.15-516.29",
            "unused_bits": "0 "
          }
        },
        "uart_tx_trigger": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:517.15-517.30",
            "unused_bits": "0 "
          }
        },
        "uart_tx_trigger_d": {
          "hide_name": 0,
          "bits": [ 2799 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:518.15-518.32"
          }
        },
        "uart_uart_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:525.15-525.35"
          }
        },
        "uart_uart_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:526.15-526.34"
          }
        },
        "uart_uart_source_first": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:530.15-530.37"
          }
        },
        "uart_uart_source_last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:531.15-531.36"
          }
        },
        "uart_uart_source_payload_data": {
          "hide_name": 0,
          "bits": [ 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:532.15-532.44",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "uart_uart_source_valid": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:534.15-534.37"
          }
        }
      }
    }
  }
}
