// Seed: 4035124508
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3
);
  assign id_2 = 1;
  id_5 :
  assert property (@(posedge 1) 1)
  else $display(1, 1 * id_5 + 1, 1);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  supply0 id_25 = 1;
  assign id_10 = id_14;
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    inout  wire id_3,
    input  tri  id_4
);
  wire id_6;
  id_7(
      .id_0(1'h0), .id_1(), .id_2(id_6), .id_3(id_2), .id_4()
  );
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_0
  );
  wire id_8;
endmodule
