// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FIR_Halfband_v1_FIR_filter_2 (
        ap_clk,
        ap_rst,
        FIR_delays_read,
        FIR_delays_read_8,
        FIR_delays_read_9,
        FIR_delays_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


input   ap_clk;
input   ap_rst;
input  [15:0] FIR_delays_read;
input  [15:0] FIR_delays_read_8;
input  [15:0] FIR_delays_read_9;
input  [15:0] FIR_delays_write;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg  signed [15:0] FIR_delays_write_read_reg_117;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] FIR_delays_write_read_reg_117_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_write_read_reg_117_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_write_read_reg_117_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_1_reg_123;
reg  signed [15:0] FIR_delays_read_1_reg_123_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_1_reg_123_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_1_reg_123_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_2_reg_128;
reg  signed [15:0] FIR_delays_read_2_reg_128_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_2_reg_128_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_2_reg_128_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_5_reg_133;
wire  signed [31:0] grp_fu_98_p3;
wire  signed [15:0] sext_ln71_fu_54_p0;
wire    ap_block_pp0_stage0;
wire  signed [15:0] sext_ln71_1_fu_58_p0;
wire  signed [31:0] grp_fu_106_p4;
wire   [14:0] grp_fu_98_p2;
wire  signed [12:0] grp_fu_106_p2;
reg   [15:0] FIR_delays_read_int_reg;
reg   [15:0] FIR_delays_read_8_int_reg;
reg   [15:0] FIR_delays_read_9_int_reg;
reg   [15:0] FIR_delays_write_int_reg;
wire    ap_ce_reg;

FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
am_addmul_16s_16s_15ns_32_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln71_1_fu_58_p0),
    .din1(sext_ln71_fu_54_p0),
    .din2(grp_fu_98_p2),
    .ce(1'b1),
    .dout(grp_fu_98_p3)
);

FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_16s_16s_13s_32s_32_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_read_5_reg_133),
    .din1(FIR_delays_write_read_reg_117),
    .din2(grp_fu_106_p2),
    .din3(grp_fu_98_p3),
    .ce(1'b1),
    .dout(grp_fu_106_p4)
);

always @ (posedge ap_clk) begin
    FIR_delays_read_8_int_reg <= FIR_delays_read_8;
end

always @ (posedge ap_clk) begin
    FIR_delays_read_9_int_reg <= FIR_delays_read_9;
end

always @ (posedge ap_clk) begin
    FIR_delays_read_int_reg <= FIR_delays_read;
end

always @ (posedge ap_clk) begin
    FIR_delays_write_int_reg <= FIR_delays_write;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        FIR_delays_read_1_reg_123 <= FIR_delays_read_9_int_reg;
        FIR_delays_read_1_reg_123_pp0_iter1_reg <= FIR_delays_read_1_reg_123;
        FIR_delays_read_1_reg_123_pp0_iter2_reg <= FIR_delays_read_1_reg_123_pp0_iter1_reg;
        FIR_delays_read_1_reg_123_pp0_iter3_reg <= FIR_delays_read_1_reg_123_pp0_iter2_reg;
        FIR_delays_read_2_reg_128 <= FIR_delays_read_8_int_reg;
        FIR_delays_read_2_reg_128_pp0_iter1_reg <= FIR_delays_read_2_reg_128;
        FIR_delays_read_2_reg_128_pp0_iter2_reg <= FIR_delays_read_2_reg_128_pp0_iter1_reg;
        FIR_delays_read_2_reg_128_pp0_iter3_reg <= FIR_delays_read_2_reg_128_pp0_iter2_reg;
        FIR_delays_read_5_reg_133 <= FIR_delays_read_int_reg;
        FIR_delays_write_read_reg_117 <= FIR_delays_write_int_reg;
        FIR_delays_write_read_reg_117_pp0_iter1_reg <= FIR_delays_write_read_reg_117;
        FIR_delays_write_read_reg_117_pp0_iter2_reg <= FIR_delays_write_read_reg_117_pp0_iter1_reg;
        FIR_delays_write_read_reg_117_pp0_iter3_reg <= FIR_delays_write_read_reg_117_pp0_iter2_reg;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return_0 = {{grp_fu_106_p4[31:16]}};

assign ap_return_1 = FIR_delays_read_2_reg_128_pp0_iter3_reg;

assign ap_return_2 = FIR_delays_read_1_reg_123_pp0_iter3_reg;

assign ap_return_3 = FIR_delays_write_read_reg_117_pp0_iter3_reg;

assign grp_fu_106_p2 = 30'd1073739526;

assign grp_fu_98_p2 = 32'd18662;

assign sext_ln71_1_fu_58_p0 = FIR_delays_read_8_int_reg;

assign sext_ln71_fu_54_p0 = FIR_delays_read_9_int_reg;

endmodule //FIR_Halfband_v1_FIR_filter_2
