\hypertarget{stm32h7xx__hal__cortex_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+cortex.\+h}
\label{stm32h7xx__hal__cortex_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_cortex.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_cortex.h}}
\mbox{\hyperlink{stm32h7xx__hal__cortex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_CORTEX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_CORTEX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00025}00025\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00038}00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00043}00043\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00048}00048\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00049}00049\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00050}00050\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Enable;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00052}00052\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Number;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00054}00054\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ BaseAddress;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00055}00055\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Size;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00057}00057\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SubRegionDisable;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00059}00059\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TypeExtField;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00061}00061\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AccessPermission;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00063}00063\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DisableExec;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00065}00065\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IsShareable;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00067}00067\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IsCacheable;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00069}00069\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IsBufferable;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00071}00071\ \}MPU\_Region\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00075}00075\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00081}00081\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_0\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000007)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00092}00092\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_1\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000006)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00094}00094\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_2\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000005)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00096}00096\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_3\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00098}00098\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_4\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000003)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00107}\mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga1fd9b5bada2a8b2425a8523bc0fc7124}{00107}}\ \textcolor{preprocessor}{\#define\ SYSTICK\_CLKSOURCE\_HCLK\_DIV8\ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00108}\mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{00108}}\ \textcolor{preprocessor}{\#define\ SYSTICK\_CLKSOURCE\_HCLK\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00114}00114\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00118}00118\ \textcolor{preprocessor}{\#define\ \ MPU\_HFNMI\_PRIVDEF\_NONE\ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00119}00119\ \textcolor{preprocessor}{\#define\ \ MPU\_HARDFAULT\_NMI\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ \ MPU\_PRIVILEGED\_DEFAULT\ \ \ \ \ \ ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00121}00121\ \textcolor{preprocessor}{\#define\ \ MPU\_HFNMI\_PRIVDEF\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000006)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00129}00129\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_ENABLE\ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_DISABLE\ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ \ MPU\_INSTRUCTION\_ACCESS\_ENABLE\ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00139}00139\ \textcolor{preprocessor}{\#define\ \ MPU\_INSTRUCTION\_ACCESS\_DISABLE\ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00147}00147\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_SHAREABLE\ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00148}00148\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_NOT\_SHAREABLE\ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00156}00156\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_CACHEABLE\ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00157}00157\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_NOT\_CACHEABLE\ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00165}00165\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_BUFFERABLE\ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_NOT\_BUFFERABLE\ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00174}00174\ \textcolor{preprocessor}{\#define\ \ MPU\_TEX\_LEVEL0\ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00175}00175\ \textcolor{preprocessor}{\#define\ \ MPU\_TEX\_LEVEL1\ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00176}00176\ \textcolor{preprocessor}{\#define\ \ MPU\_TEX\_LEVEL2\ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00184}00184\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_32B\ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00185}00185\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_64B\ \ \ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00186}00186\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_128B\ \ \ \ \ ((uint8\_t)0x06)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00187}00187\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_256B\ \ \ \ \ ((uint8\_t)0x07)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00188}00188\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_512B\ \ \ \ \ ((uint8\_t)0x08)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00189}00189\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_1KB\ \ \ \ \ \ ((uint8\_t)0x09)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00190}00190\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_2KB\ \ \ \ \ \ ((uint8\_t)0x0A)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_4KB\ \ \ \ \ \ ((uint8\_t)0x0B)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_8KB\ \ \ \ \ \ ((uint8\_t)0x0C)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_16KB\ \ \ \ \ ((uint8\_t)0x0D)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_32KB\ \ \ \ \ ((uint8\_t)0x0E)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_64KB\ \ \ \ \ ((uint8\_t)0x0F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_128KB\ \ \ \ ((uint8\_t)0x10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_256KB\ \ \ \ ((uint8\_t)0x11)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_512KB\ \ \ \ ((uint8\_t)0x12)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00199}00199\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_1MB\ \ \ \ \ \ ((uint8\_t)0x13)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00200}00200\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_2MB\ \ \ \ \ \ ((uint8\_t)0x14)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_4MB\ \ \ \ \ \ ((uint8\_t)0x15)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_8MB\ \ \ \ \ \ ((uint8\_t)0x16)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00203}00203\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_16MB\ \ \ \ \ ((uint8\_t)0x17)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00204}00204\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_32MB\ \ \ \ \ ((uint8\_t)0x18)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00205}00205\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_64MB\ \ \ \ \ ((uint8\_t)0x19)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_128MB\ \ \ \ ((uint8\_t)0x1A)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_256MB\ \ \ \ ((uint8\_t)0x1B)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_512MB\ \ \ \ ((uint8\_t)0x1C)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00209}00209\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_1GB\ \ \ \ \ \ ((uint8\_t)0x1D)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_2GB\ \ \ \ \ \ ((uint8\_t)0x1E)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_4GB\ \ \ \ \ \ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00219}00219\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NO\_ACCESS\ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00220}00220\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RW\ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RW\_URO\ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_FULL\_ACCESS\ \ \ \ ((uint8\_t)0x03)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00223}00223\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RO\ \ \ \ \ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00224}00224\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RO\_URO\ \ \ \ ((uint8\_t)0x06)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00232}00232\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER0\ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00233}00233\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER1\ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00234}00234\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER2\ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00235}00235\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER3\ \ \ \ ((uint8\_t)0x03)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00236}00236\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER4\ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00237}00237\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER5\ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00238}00238\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER6\ \ \ \ ((uint8\_t)0x06)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER7\ \ \ \ ((uint8\_t)0x07)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00240}00240\ \textcolor{preprocessor}{\#if\ !defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER8\ \ \ \ ((uint8\_t)0x08)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER9\ \ \ \ ((uint8\_t)0x09)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER10\ \ \ ((uint8\_t)0x0A)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00244}00244\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER11\ \ \ ((uint8\_t)0x0B)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00245}00245\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER12\ \ \ ((uint8\_t)0x0C)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00246}00246\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER13\ \ \ ((uint8\_t)0x0D)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00247}00247\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER14\ \ \ ((uint8\_t)0x0E)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00248}00248\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER15\ \ \ ((uint8\_t)0x0F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00249}00249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(CORE\_CM4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00250}00250\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00254}00254\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00261}00261\ \textcolor{comment}{/*\ Exported\ Macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00275}\mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{00275}}\ \textcolor{preprocessor}{\#define\ CM7\_CPUID\ \ \ \ \ \ \ \ ((uint32\_t)0x00000003)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00277}00277\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00278}00278\ \textcolor{preprocessor}{\#define\ CM4\_CPUID\ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00279}00279\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00285}00285\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00293}00293\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00294}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gad9be53e08b1498adea006e5e037f238f}{00294}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gad9be53e08b1498adea006e5e037f238f}{HAL\_NVIC\_SetPriorityGrouping}}(uint32\_t\ PriorityGroup);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00295}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga8581a82025a4780efd00876a66e3e91b}{00295}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga8581a82025a4780efd00876a66e3e91b}{HAL\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PreemptPriority,\ uint32\_t\ SubPriority);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00296}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gaaad4492c1b25e006d69948a15790352a}{00296}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gaaad4492c1b25e006d69948a15790352a}{HAL\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00297}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga50ca6290e068821cb84aa168f3e13967}{00297}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga50ca6290e068821cb84aa168f3e13967}{HAL\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00298}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{00298}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{HAL\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00299}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{00299}}\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{HAL\_SYSTICK\_Config}}(uint32\_t\ TicksNumb);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00307}00307\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ ***********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00308}00308\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00309}00309\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Enable(uint32\_t\ MPU\_Control);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00310}00310\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Disable(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00311}00311\ \textcolor{keywordtype}{void}\ HAL\_MPU\_ConfigRegion(MPU\_Region\_InitTypeDef\ *MPU\_Init);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00312}00312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00313}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaa02bc953fd4fce22248c491a93c4ce40}{00313}}\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaa02bc953fd4fce22248c491a93c4ce40}{HAL\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00314}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{00314}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{HAL\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PriorityGroup,\ uint32\_t*\ pPreemptPriority,\ uint32\_t*\ pSubPriority);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00315}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{00315}}\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{HAL\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00316}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{00316}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{HAL\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00317}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{00317}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{HAL\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00318}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gad3f7598e54fb3d74eaf9abedef704c57}{00318}}\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gad3f7598e54fb3d74eaf9abedef704c57}{HAL\_NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00319}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3284dc8428996f5b6aa6b3b99e643788}{00319}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3284dc8428996f5b6aa6b3b99e643788}{HAL\_SYSTICK\_CLKSourceConfig}}(uint32\_t\ CLKSource);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00320}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5b66b62383261c1e0acef98d344aa4c1}{00320}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5b66b62383261c1e0acef98d344aa4c1}{HAL\_SYSTICK\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00321}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{00321}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{HAL\_SYSTICK\_Callback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00322}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{00322}}\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00333}00333\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00334}00334\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00335}00335\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00336}00336\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00340}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga6569304a39fe4f91bd59b6a586c8ede9}{00340}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_PRIORITY\_GROUP(GROUP)\ (((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00341}00341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00342}00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00343}00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_4))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00346}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_gaf30fd8f5960c2e28a772d8f16bb156dd}{00346}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_PREEMPTION\_PRIORITY(PRIORITY)\ \ ((PRIORITY)\ <\ 0x10UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00347}00347\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00348}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga010705bc997dcff935b965b372cba61d}{00348}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_SUB\_PRIORITY(PRIORITY)\ \ \ \ \ \ \ \ \ ((PRIORITY)\ <\ 0x10UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00350}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{00350}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_DEVICE\_IRQ(IRQ)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((int32\_t)IRQ)\ >=\ 0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00351}00351\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00352}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga22d6291f6aed29442cf4cd9098fa0784}{00352}}\ \textcolor{preprocessor}{\#define\ IS\_SYSTICK\_CLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ SYSTICK\_CLKSOURCE\_HCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00353}00353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ SYSTICK\_CLKSOURCE\_HCLK\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00355}00355\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00356}00356\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_ENABLE(STATE)\ (((STATE)\ ==\ MPU\_REGION\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_REGION\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ IS\_MPU\_INSTRUCTION\_ACCESS(STATE)\ (((STATE)\ ==\ MPU\_INSTRUCTION\_ACCESS\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00360}00360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_INSTRUCTION\_ACCESS\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00361}00361\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00362}00362\ \textcolor{preprocessor}{\#define\ IS\_MPU\_ACCESS\_SHAREABLE(STATE)\ \ \ (((STATE)\ ==\ MPU\_ACCESS\_SHAREABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00363}00363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_ACCESS\_NOT\_SHAREABLE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00364}00364\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00365}00365\ \textcolor{preprocessor}{\#define\ IS\_MPU\_ACCESS\_CACHEABLE(STATE)\ \ \ (((STATE)\ ==\ MPU\_ACCESS\_CACHEABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00366}00366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_ACCESS\_NOT\_CACHEABLE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ IS\_MPU\_ACCESS\_BUFFERABLE(STATE)\ \ \ (((STATE)\ ==\ MPU\_ACCESS\_BUFFERABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00369}00369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_ACCESS\_NOT\_BUFFERABLE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00370}00370\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00371}00371\ \textcolor{preprocessor}{\#define\ IS\_MPU\_TEX\_LEVEL(TYPE)\ (((TYPE)\ ==\ MPU\_TEX\_LEVEL0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00372}00372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_TEX\_LEVEL1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00373}00373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_TEX\_LEVEL2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00375}00375\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_PERMISSION\_ATTRIBUTE(TYPE)\ (((TYPE)\ ==\ MPU\_REGION\_NO\_ACCESS)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00376}00376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RW)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00377}00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RW\_URO)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00378}00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_FULL\_ACCESS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00379}00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RO)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00380}00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RO\_URO))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00381}00381\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00382}00382\ \textcolor{preprocessor}{\#if\ !defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_NUMBER(NUMBER)\ \ \ \ (((NUMBER)\ ==\ MPU\_REGION\_NUMBER0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00384}00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00385}00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00386}00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00387}00387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00388}00388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00389}00389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00390}00390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00391}00391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00392}00392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00393}00393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00394}00394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00395}00395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00396}00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER14)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00398}00398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER15))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00399}00399\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00400}00400\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_NUMBER(NUMBER)\ \ \ \ (((NUMBER)\ ==\ MPU\_REGION\_NUMBER0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00401}00401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00402}00402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00403}00403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00404}00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00405}00405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00406}00406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00407}00407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER7))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00408}00408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined(CORE\_CM4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00409}00409\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00410}00410\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_SIZE(SIZE)\ \ \ \ (((SIZE)\ ==\ MPU\_REGION\_SIZE\_32B)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00411}00411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64B)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00412}00412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00413}00413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00414}00414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00415}00415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00416}00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00417}00417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00418}00418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_8KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00419}00419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_16KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00420}00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_32KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00421}00421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00425}00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00426}00426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00427}00427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00428}00428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_8MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00429}00429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_16MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00430}00430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_32MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00431}00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00432}00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00433}00433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00434}00434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00435}00435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1GB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00436}00436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2GB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00437}00437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4GB))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00438}00438\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00439}00439\ \textcolor{preprocessor}{\#define\ IS\_MPU\_SUB\_REGION\_DISABLE(SUBREGION)\ \ ((SUBREGION)\ <\ (uint16\_t)0x00FF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00440}00440\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00454}00454\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00455}00455\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00456}00456\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00457}00457\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00458}00458\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_CORTEX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00460}00460\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__cortex_8h_source_l00461}00461\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
