library ieee;
use ieee.std_logic_1164.all;

entity Mux4_1 is 
	port(dataIn : in std_logic_vector(3 downto 0);
			sel   : in std_logic_vector(1 downto 0);
			dataOut: out std_logic);
end Mux4_1;


architecture Behavioral of Mux4_1 is
	signal s_1_out : std_logic;
	signal s_2_out : std_logic;
begin 
	mux2_1_1: entity work.Mux2_1(Behavioral)
					port map(dataIn => dataIn(1 downto 0),
								sel => sel(0),
								dataOut => s_1_out);
								
	mux2_1_2: entity work.Mux2_1(Behavioral)
					port map(dataIn => dataIn(3 downto 2),
								sel => sel(1),
								dataOut => s_2_out);
	process(sel)
	begin
		if(sel(0) = '0') then 
			dataOut <= s_1_out;
		else
			dataOut <= s_2_out;
		end if;
	end process;
end Behavioral;