bad_board	,	V_8
load_firmware	,	F_5
ECHO_CLOCK_BIT_INTERNAL	,	V_13
set_sample_rate	,	F_11
ECHO_CLOCK_ESYNC	,	V_34
asic_loaded	,	V_11
GD24_8000	,	V_29
"init_hw done\n"	,	L_3
GD24_48000	,	V_23
input_clock	,	V_33
subdevice_id	,	V_4
GD24_22050	,	V_26
u32	,	T_2
wait_handshake	,	F_13
device_id	,	V_3
EIO	,	V_31
status_clocks	,	V_18
GD24_96000	,	V_21
input_clock_types	,	V_12
DE_ACT	,	F_12
"set_sample_rate: Error, invalid sample rate %d\n"	,	L_4
ECHO_CLOCK_INTERNAL	,	V_38
GD24_16000	,	V_27
clocks_from_dsp	,	V_15
clear_handshake	,	F_15
init_hw	,	F_1
"set_sample_rate: %d clock %d\n"	,	L_5
ENODEV	,	V_7
echoaudio	,	V_1
"init_hw - could not initialize DSP comm page\n"	,	L_2
GD24_11025	,	V_28
GD24_88200	,	V_22
send_vector	,	F_16
init_dsp_comm_page	,	F_4
DE_INIT	,	F_2
GD24_44100	,	V_24
load_asic	,	F_10
ECHO_CLOCK_BIT_ESYNC	,	V_14
init_line_levels	,	F_7
DARLA24	,	V_6
rate	,	V_20
cpu_to_le32	,	F_14
DSP_VC_SET_GD_AUDIO_STATE	,	V_37
le32_to_cpu	,	F_9
gd_clock_state	,	V_36
u16	,	T_1
set_input_clock	,	F_17
GD24_32000	,	V_25
"init_hw() - Darla24\n"	,	L_1
chip	,	V_2
u8	,	T_3
err	,	V_5
detect_input_clocks	,	F_8
clock_bits	,	V_16
GD24_EXT_SYNC	,	V_35
comm_page	,	V_17
dsp_code_to_load	,	V_9
EINVAL	,	V_30
GLDM_CLOCK_DETECT_BIT_ESYNC	,	V_19
FW_DARLA24_DSP	,	V_10
sample_rate	,	V_32
snd_BUG_ON	,	F_3
set_mixer_defaults	,	F_6
