Line number: 
[132, 138]
Comment: 
This block of code is responsible for resetting the 'new_clk' signal. During the positive edge of the system clock 'clk', if the 'reset' signal is active, the 'new_clk' signal is set to zero, otherwise it adopts the most significant bit of 'clk_counter'.