// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module Xbar_Verification();	// src/main/scala/mycpu/utils/Debug.scala:13:13
  `ifndef SYNTHESIS	// src/main/scala/mycpu/utils/Debug.scala:13:13
    always @(posedge Xbar.clock) begin	// src/main/scala/mycpu/peripherals/Xbar.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & Xbar.io_in_ar_ready_0 & ~Xbar.reset)	// src/main/scala/mycpu/peripherals/Xbar.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [Xbar]: slave ar ready\n");	// src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & Xbar._layer_probe & ~Xbar.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Xbar.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [Xbar]: read received: data: %x, resp: %x\n",
                Xbar.io_in_r_bits_data_0, Xbar.io_in_r_bits_resp_0);	// src/main/scala/mycpu/peripherals/Xbar.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & Xbar.io_in_ar_valid & ~Xbar.reset)	// src/main/scala/mycpu/peripherals/Xbar.scala:14:7, :18:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [Xbar]: ar req: numslaves: %x  ar_hits: %x\n",
                2'h2, {Xbar.ar_hits_1, Xbar.ar_hits_0});	// src/main/scala/mycpu/peripherals/Xbar.scala:24:29, :82:97, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & Xbar._layer_probe_0 & ~Xbar.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Xbar.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [Xbar]: write addr req: waddr: %x, proc: %x\n",
                Xbar.io_in_aw_bits_addr, 3'h0);	// src/main/scala/mycpu/peripherals/Xbar.scala:18:14, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & Xbar.io_in_w_ready_0 & Xbar.io_in_w_valid & ~Xbar.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Xbar.scala:14:7, :18:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [Xbar]: write data req: wdata: %x, strb: %x\n",
                Xbar.io_in_w_bits_data, Xbar.io_in_w_bits_strb);	// src/main/scala/mycpu/peripherals/Xbar.scala:18:14, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & Xbar._layer_probe_1 & ~Xbar.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Xbar.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [Xbar]: write success: resp: %x\n",
                Xbar.io_in_b_bits_resp_0);	// src/main/scala/mycpu/peripherals/Xbar.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

