project_1 - 1 bit adder

project_2 - 2:1 mux (using assign)

project_3 - 2:1 mux (using conditional operator)

project_4 - 2:1 mux (using if else)

project_5 - 2:1 mux (using case statement)

project_6 - 2:1 mux (using logic primitive)

project_7 - 4:1 mux (using conditional operator)

project_8 - 4:1 mux (using if else)

project_9 - 4:1 mux (using case statement)

project_10 - 4:1 mux (using logic gates)
