{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544220043740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544220043753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 17:00:43 2018 " "Processing started: Fri Dec 07 17:00:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544220043753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544220043753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544220043754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544220044683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544220044683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poly_function.v 5 5 " "Found 5 design units, including 5 entities, in source file poly_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_function " "Found entity 1: poly_function" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544220065272 ""} { "Info" "ISGN_ENTITY_NAME" "2 part2 " "Found entity 2: part2" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544220065272 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544220065272 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544220065272 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544220065272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544220065272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/FSM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544220065276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544220065276 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "poly_function.v(14) " "Verilog HDL error at poly_function.v(14): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 14 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1544220065277 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "HEX0 poly_function.v(35) " "Verilog HDL error at poly_function.v(35): expression cannot reference entire array \"HEX0\"" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 35 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544220065279 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "HEX0 poly_function.v(35) " "Verilog HDL error at poly_function.v(35): values cannot be assigned directly to all or part of array \"HEX0\" - assignments must be made to individual elements only" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 35 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1544220065279 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "HEX1 poly_function.v(40) " "Verilog HDL error at poly_function.v(40): expression cannot reference entire array \"HEX1\"" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 40 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544220065279 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "HEX1 poly_function.v(40) " "Verilog HDL error at poly_function.v(40): values cannot be assigned directly to all or part of array \"HEX1\" - assignments must be made to individual elements only" {  } { { "poly_function.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab6/poly_function.v" 40 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1544220065279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544220065449 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 07 17:01:05 2018 " "Processing ended: Fri Dec 07 17:01:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544220065449 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544220065449 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544220065449 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544220065449 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544220066265 ""}
