Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul 10 21:46:12 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.813    -2114.864                    824                68381        0.052        0.000                      0                68193        2.117        0.000                       0                 17240  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -19.813    -2114.864                    824                56797        0.052        0.000                      0                56797        3.750        0.000                       0                 12754  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0          0.605        0.000                      0                11396        0.055        0.000                      0                11396        2.117        0.000                       0                  4482  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         5.165        0.000                      0                   90                                                                        
clk_fpga_0                   clk_out1_system_clk_wiz_0_0        8.268        0.000                      0                   98                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          824  Failing Endpoints,  Worst Slack      -19.813ns,  Total Violation    -2114.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.813ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.634ns  (logic 18.035ns (60.860%)  route 11.599ns (39.140%))
  Logic Levels:           60  (CARRY4=43 LUT2=8 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.687    20.089    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.971 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.971    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.263 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.796    22.059    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.797    24.014    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X93Y68         LUT2 (Prop_lut2_I1_O)        0.332    24.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.010    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.188 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.641    25.829    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X92Y68         LUT2 (Prop_lut2_I1_O)        0.329    26.158 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.158    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X92Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.691 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.691    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.808 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.808    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.820    27.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X91Y65         LUT2 (Prop_lut2_I1_O)        0.332    28.139 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.139    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.689 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.689    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.803    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.981 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.676    29.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X90Y67         LUT2 (Prop_lut2_I1_O)        0.329    29.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    29.987    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.637 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.637    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.642    31.458    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X91Y68         LUT2 (Prop_lut2_I1_O)        0.332    31.790 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_13/O
                         net (fo=1, routed)           0.000    31.790    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_13_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.707 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    32.707    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1_n_3
    SLICE_X91Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.594    12.773    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X91Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/C
                         clock pessimism              0.229    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X91Y70         FDRE (Setup_fdre_C_D)        0.046    12.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -32.707    
  -------------------------------------------------------------------
                         slack                                -19.813    

Slack (VIOLATED) :        -17.902ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.743ns  (logic 16.786ns (60.505%)  route 10.957ns (39.495%))
  Logic Levels:           56  (CARRY4=40 LUT2=7 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.687    20.089    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.971 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.971    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.263 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.796    22.059    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.797    24.014    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X93Y68         LUT2 (Prop_lut2_I1_O)        0.332    24.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.010    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.188 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.641    25.829    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X92Y68         LUT2 (Prop_lut2_I1_O)        0.329    26.158 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.158    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X92Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.691 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.691    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.808 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.808    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.820    27.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X91Y65         LUT2 (Prop_lut2_I1_O)        0.332    28.139 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.139    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.689 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.689    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.803    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.981 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.676    29.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X90Y67         LUT2 (Prop_lut2_I1_O)        0.329    29.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    29.987    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.637 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.637    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.000    30.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X90Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.594    12.773    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X90Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/C
                         clock pessimism              0.229    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X90Y69         FDRE (Setup_fdre_C_D)        0.066    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -30.816    
  -------------------------------------------------------------------
                         slack                                -17.902    

Slack (VIOLATED) :        -16.114ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.908ns  (logic 15.628ns (60.320%)  route 10.280ns (39.680%))
  Logic Levels:           52  (CARRY4=37 LUT2=6 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.687    20.089    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.971 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.971    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.263 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.796    22.059    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.797    24.014    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X93Y68         LUT2 (Prop_lut2_I1_O)        0.332    24.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.010    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.188 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.641    25.829    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X92Y68         LUT2 (Prop_lut2_I1_O)        0.329    26.158 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.158    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X92Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.691 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.691    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.808 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.808    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.820    27.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X91Y65         LUT2 (Prop_lut2_I1_O)        0.332    28.139 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.139    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.689 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.689    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.803    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.981 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.000    28.981    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X91Y67         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.597    12.776    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X91Y67         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/C
                         clock pessimism              0.229    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X91Y67         FDRE (Setup_fdre_C_D)        0.017    12.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -28.981    
  -------------------------------------------------------------------
                         slack                                -16.114    

Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.914ns  (logic 14.454ns (60.441%)  route 9.460ns (39.559%))
  Logic Levels:           48  (CARRY4=34 LUT2=5 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.687    20.089    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.971 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.971    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.263 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.796    22.059    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.797    24.014    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X93Y68         LUT2 (Prop_lut2_I1_O)        0.332    24.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.010    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.188 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.641    25.829    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X92Y68         LUT2 (Prop_lut2_I1_O)        0.329    26.158 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.158    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X92Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.691 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.691    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.808 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.808    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.000    26.987    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X92Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.595    12.774    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X92Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X92Y70         FDRE (Setup_fdre_C_D)        0.066    12.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -26.987    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -12.322ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.115ns  (logic 13.296ns (60.121%)  route 8.819ns (39.879%))
  Logic Levels:           44  (CARRY4=31 LUT2=4 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.687    20.089    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.971 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.971    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.263 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.796    22.059    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.797    24.014    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X93Y68         LUT2 (Prop_lut2_I1_O)        0.332    24.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.010    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.188 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.000    25.188    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X93Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.595    12.774    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X93Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X93Y70         FDRE (Setup_fdre_C_D)        0.017    12.866    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                -12.322    

Slack (VIOLATED) :        -10.263ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.144ns  (logic 12.122ns (60.177%)  route 8.022ns (39.823%))
  Logic Levels:           40  (CARRY4=28 LUT2=3 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.687    20.089    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.971 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.971    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.263 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.796    22.059    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.000    23.217    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X94Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.597    12.776    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/C
                         clock pessimism              0.266    13.042    
                         clock uncertainty           -0.154    12.888    
    SLICE_X94Y70         FDRE (Setup_fdre_C_D)        0.066    12.954    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -23.217    
  -------------------------------------------------------------------
                         slack                                -10.263    

Slack (VIOLATED) :        -8.358ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.190ns  (logic 10.964ns (60.275%)  route 7.226ns (39.725%))
  Logic Levels:           36  (CARRY4=25 LUT2=2 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.687    20.089    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.971 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.971    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.263 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.000    21.263    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X95Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.597    12.776    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X95Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/C
                         clock pessimism              0.266    13.042    
                         clock uncertainty           -0.154    12.888    
    SLICE_X95Y69         FDRE (Setup_fdre_C_D)        0.017    12.905    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -21.263    
  -------------------------------------------------------------------
                         slack                                 -8.358    

Slack (VIOLATED) :        -6.601ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.927ns  (logic 0.456ns (2.863%)  route 15.471ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.627     2.921    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X51Y69         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/Q
                         net (fo=720, routed)        15.471    18.848    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_7_7/D
    SLICE_X82Y136        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.715    12.894    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_7_7/WCLK
    SLICE_X82Y136        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_7_7/DP/CLK
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X82Y136        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.247    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_7_7/DP
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -18.848    
  -------------------------------------------------------------------
                         slack                                 -6.601    

Slack (VIOLATED) :        -6.460ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.786ns  (logic 0.456ns (2.889%)  route 15.330ns (97.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.627     2.921    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X51Y69         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/Q
                         net (fo=720, routed)        15.330    18.707    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_7_7/D
    SLICE_X82Y135        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.715    12.894    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_7_7/WCLK
    SLICE_X82Y135        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_7_7/DP/CLK
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X82Y135        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.247    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_7_7/DP
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -18.707    
  -------------------------------------------------------------------
                         slack                                 -6.460    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.329ns  (logic 9.790ns (59.954%)  route 6.539ns (40.046%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.779     3.073    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X94Y63         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDRE (Prop_fdre_C_Q)         0.518     3.591 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[2]/Q
                         net (fo=20, routed)          1.021     4.612    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[2]
    SLICE_X94Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.185     4.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X94Y64         LUT4 (Prop_lut4_I1_O)        0.124     5.045 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.357     5.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9/O
                         net (fo=1, routed)           0.516     6.042    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.568 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.861 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.642     7.503    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X94Y65         LUT3 (Prop_lut3_I0_O)        0.373     7.876 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.876    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.409 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.409    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.705 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.739     9.445    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X97Y65         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.777    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.619 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.567    11.185    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X98Y66         LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.514    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.343 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.571    12.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X100Y67        LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.246    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.779 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.779    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.896 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.896    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.075 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.511    14.586    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X99Y68         LUT3 (Prop_lut3_I0_O)        0.332    14.918 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.918    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.468 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.468    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.760 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.629    16.389    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.329    16.718 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.718    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.268 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.268    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.382    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X97Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.560 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.802    18.361    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X96Y69         LUT3 (Prop_lut3_I0_O)        0.329    18.690 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8/O
                         net (fo=1, routed)           0.000    18.690    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_8_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.402 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.000    19.402    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X96Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.597    12.776    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X96Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/C
                         clock pessimism              0.266    13.042    
                         clock uncertainty           -0.154    12.888    
    SLICE_X96Y70         FDRE (Setup_fdre_C_D)        0.066    12.954    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -19.402    
  -------------------------------------------------------------------
                         slack                                 -6.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.135%)  route 0.219ns (60.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.545     0.881    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y71         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/Q
                         net (fo=1, routed)           0.219     1.241    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63][28]
    SLICE_X51Y68         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.811     1.177    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y68         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.047     1.189    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1064]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.771%)  route 0.239ns (56.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.592     0.928    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X24Y47         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/Q
                         net (fo=5, routed)           0.239     1.307    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/Q[0]
    SLICE_X26Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.352 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/m_vector_i[1064]_i_1/O
                         net (fo=1, routed)           0.000     1.352    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[0]
    SLICE_X26Y50         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1064]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.844     1.210    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1064]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.120     1.300    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1064]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][88]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.647%)  route 0.212ns (62.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.559     0.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X52Y47         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[88]/Q
                         net (fo=2, routed)           0.212     1.234    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/s_sc_payld[87]
    SLICE_X49Y47         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.830     1.196    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X49Y47         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][88]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.021     1.182    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][88]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.812%)  route 0.242ns (63.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.542     0.878    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y74         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[19]/Q
                         net (fo=2, routed)           0.242     1.261    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][19]
    SLICE_X52Y72         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.807     1.173    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y72         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.070     1.208    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.183%)  route 0.249ns (63.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.558     0.894    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X51Y43         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1074]/Q
                         net (fo=2, routed)           0.249     1.283    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[13]
    SLICE_X45Y39         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.827     1.193    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y39         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.072     1.230    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.548     0.884    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X53Y65         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/Q
                         net (fo=2, routed)           0.110     1.135    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[18]
    SLICE_X50Y65         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.814     1.180    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y65         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.282     0.898    
    SLICE_X50Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.081    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.574     0.910    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X59Y62         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.161    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X58Y62         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.843     1.209    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y62         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism             -0.286     0.923    
    SLICE_X58Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.106    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.891%)  route 0.201ns (55.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.548     0.884    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]/Q
                         net (fo=1, routed)           0.201     1.249    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[17]
    SLICE_X49Y67         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.816     1.182    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y67         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.047     1.194    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.654%)  route 0.254ns (64.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.557     0.893    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X51Y40         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1126]/Q
                         net (fo=2, routed)           0.254     1.288    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[33]
    SLICE_X45Y37         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.825     1.191    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y37         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1126]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.076     1.232    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1126]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.218%)  route 0.219ns (60.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.545     0.881    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y77         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[0]/Q
                         net (fo=2, routed)           0.219     1.240    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[0]
    SLICE_X52Y76         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.805     1.171    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y76         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[32]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.046     1.182    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y24   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y24   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y9    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y9    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y115  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y115  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y115  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_384_447_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_384_447_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_384_447_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_384_447_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y142  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_448_511_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_448_511_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y115  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y115  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y98   system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_576_639_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y98   system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_576_639_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y98   system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_576_639_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y95   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_1856_1919_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y95   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_1856_1919_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y95   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_1856_1919_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y95   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_1856_1919_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y100  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_1856_1919_6_6/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.338ns (22.611%)  route 4.580ns (77.389%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.655     1.658    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X37Y55         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.419     2.077 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/Q
                         net (fo=5, routed)           0.716     2.793    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg__0[1]
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.299     3.092 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.538     3.630    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/gen_pipelined.mesg_reg_reg[4]
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.124     3.754 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           1.058     4.813    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.937 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=20, routed)          0.854     5.790    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X37Y28         LUT6 (Prop_lut6_I4_O)        0.124     5.914 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_10/O
                         net (fo=1, routed)           0.989     6.903    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.027 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4/O
                         net (fo=1, routed)           0.425     7.452    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.576 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     7.576    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X38Y29         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.481     8.218    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X38Y29         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.000     8.218    
                         clock uncertainty           -0.114     8.104    
    SLICE_X38Y29         FDSE (Setup_fdse_C_D)        0.077     8.181    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.507ns (26.363%)  route 4.209ns (73.637%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 8.304 - 6.734 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.656     1.659    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/aclk
    SLICE_X33Y50         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/Q
                         net (fo=19, routed)          1.172     3.287    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/USE_READ.USE_SPLIT_R.rd_cmd_valid
    SLICE_X23Y47         LUT2 (Prop_lut2_I1_O)        0.150     3.437 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/s_axi_rvalid_INST_0/O
                         net (fo=1, routed)           0.578     4.015    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.326     4.341 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=46, routed)          0.937     5.278    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.119     5.397 f  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7/O
                         net (fo=2, routed)           0.866     6.263    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.332     6.595 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2/O
                         net (fo=1, routed)           0.656     7.251    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     7.375    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X25Y40         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.567     8.304    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X25Y40         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.114     8.190    
    SLICE_X25Y40         FDSE (Setup_fdse_C_D)        0.029     8.219    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.210ns (23.234%)  route 3.998ns (76.766%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 8.318 - 6.734 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.730     1.733    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     2.251 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=19, routed)          1.359     3.610    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.734 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.767     4.501    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.116     4.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.528     5.146    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.328     5.474 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.494     5.968    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X52Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.092 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.849     6.941    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X3Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.581     8.318    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     8.432    
                         clock uncertainty           -0.114     8.318    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.875    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.875    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 1.210ns (23.020%)  route 4.046ns (76.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 8.318 - 6.734 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.730     1.733    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     2.251 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=19, routed)          1.359     3.610    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.734 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.767     4.501    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.116     4.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.528     5.146    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.328     5.474 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.511     5.985    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_en
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.124     6.109 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.881     6.989    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X3Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.581     8.318    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     8.432    
                         clock uncertainty           -0.114     8.318    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.958    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.458ns (26.561%)  route 4.031ns (73.439%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 8.202 - 6.734 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.730     1.733    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     2.251 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=19, routed)          1.359     3.610    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.734 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.767     4.501    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.116     4.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.528     5.146    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.328     5.474 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.494     5.968    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X52Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.092 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.581     6.672    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/gen_fwft.curr_fwft_state_reg[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.796 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_i_2/O
                         net (fo=1, routed)           0.302     7.098    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     7.222 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     7.222    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_empty_i0
    SLICE_X52Y27         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.465     8.202    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X52Y27         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C
                         clock pessimism              0.115     8.317    
                         clock uncertainty           -0.114     8.203    
    SLICE_X52Y27         FDSE (Setup_fdse_C_D)        0.031     8.234    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.234    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.210ns (23.760%)  route 3.883ns (76.240%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 8.199 - 6.734 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.730     1.733    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     2.251 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=19, routed)          1.359     3.610    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.734 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.767     4.501    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.116     4.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.528     5.146    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.328     5.474 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.494     5.968    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X52Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.092 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.734     6.826    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0
    SLICE_X51Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.462     8.199    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.115     8.314    
                         clock uncertainty           -0.114     8.200    
    SLICE_X51Y25         FDRE (Setup_fdre_C_CE)      -0.205     7.995    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.210ns (23.760%)  route 3.883ns (76.240%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 8.199 - 6.734 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.730     1.733    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     2.251 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=19, routed)          1.359     3.610    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.734 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.767     4.501    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.116     4.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.528     5.146    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.328     5.474 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.494     5.968    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X52Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.092 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.734     6.826    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0
    SLICE_X51Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.462     8.199    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.115     8.314    
                         clock uncertainty           -0.114     8.200    
    SLICE_X51Y25         FDRE (Setup_fdre_C_CE)      -0.205     7.995    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.210ns (23.760%)  route 3.883ns (76.240%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 8.199 - 6.734 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.730     1.733    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     2.251 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=19, routed)          1.359     3.610    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.734 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.767     4.501    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.116     4.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.528     5.146    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.328     5.474 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.494     5.968    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X52Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.092 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.734     6.826    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_fwft.curr_fwft_state_reg[0]
    SLICE_X51Y25         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.462     8.199    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y25         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism              0.115     8.314    
                         clock uncertainty           -0.114     8.200    
    SLICE_X51Y25         FDSE (Setup_fdse_C_CE)      -0.205     7.995    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.210ns (23.760%)  route 3.883ns (76.240%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 8.199 - 6.734 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.730     1.733    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     2.251 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=19, routed)          1.359     3.610    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.734 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.767     4.501    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.116     4.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.528     5.146    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.328     5.474 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.494     5.968    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X52Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.092 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.734     6.826    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_fwft.curr_fwft_state_reg[0]
    SLICE_X51Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.462     8.199    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.115     8.314    
                         clock uncertainty           -0.114     8.200    
    SLICE_X51Y25         FDRE (Setup_fdre_C_CE)      -0.205     7.995    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.628ns (31.847%)  route 3.484ns (68.153%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 8.220 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.746     1.749    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X24Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=10, routed)          1.018     3.223    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/s_axi_rready
    SLICE_X31Y48         LUT4 (Prop_lut4_I1_O)        0.152     3.375 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/gen_pipelined.mesg_reg[16]_i_3/O
                         net (fo=14, routed)          1.058     4.433    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_axi3.first_r_split_n
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.352     4.785 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_2__0/O
                         net (fo=6, routed)           0.595     5.380    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_2__0_n_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.342     5.722 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_3__0/O
                         net (fo=1, routed)           0.433     6.156    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_3__0_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.326     6.482 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_1__2/O
                         net (fo=1, routed)           0.379     6.861    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_1__2_n_0
    SLICE_X33Y50         FDSE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.483     8.220    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/aclk
    SLICE_X33Y50         FDSE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]/C
                         clock pessimism              0.000     8.220    
                         clock uncertainty           -0.114     8.105    
    SLICE_X33Y50         FDSE (Setup_fdse_C_D)       -0.062     8.043    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.043    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  1.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.073%)  route 0.239ns (62.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.554     0.556    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X47Y32         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[73]/Q
                         net (fo=2, routed)           0.239     0.936    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_axi_rdata[51]
    SLICE_X51Y31         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.814     0.816    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X51Y31         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1110]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.070     0.881    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1110]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1103]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.058%)  route 0.239ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.554     0.556    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X45Y32         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/Q
                         net (fo=2, routed)           0.239     0.936    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_axi_rdata[44]
    SLICE_X51Y29         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.812     0.814    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X51Y29         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1103]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.071     0.880    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1103]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.576     0.578    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X54Y34         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/Q
                         net (fo=1, routed)           0.106     0.848    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dm2linebuf_mm2s_tdata[29]
    RAMB36_X3Y7          RAMB36E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.885     0.887    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X3Y7          RAMB36E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.635    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     0.790    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.581     0.583    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.241     0.964    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.850     0.852    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X58Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.581     0.583    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.241     0.964    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.850     0.852    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X58Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.581     0.583    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.241     0.964    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.850     0.852    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X58Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.581     0.583    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.241     0.964    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.850     0.852    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X58Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.581     0.583    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.241     0.964    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.850     0.852    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X58Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.581     0.583    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.241     0.964    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.850     0.852    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X58Y46         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X58Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.581     0.583    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.241     0.964    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X58Y46         RAMS32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.850     0.852    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X58Y46         RAMS32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X58Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.906    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y6      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y7      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y7      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y6      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y6      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y10     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y10     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y6      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y27     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y27     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.165ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.511ns  (logic 0.518ns (34.277%)  route 0.993ns (65.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.993     1.511    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X32Y55         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)       -0.058     6.676    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.658%)  route 0.940ns (67.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.940     1.396    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X33Y55         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.394ns  (logic 0.456ns (32.710%)  route 0.938ns (67.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.938     1.394    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X23Y43         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.415ns  (logic 0.456ns (32.219%)  route 0.959ns (67.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.959     1.415    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X46Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.061     6.673    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.673    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.071%)  route 0.808ns (63.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.808     1.264    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X33Y55         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.246ns  (logic 0.456ns (36.603%)  route 0.790ns (63.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.790     1.246    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X60Y36         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.902%)  route 0.780ns (63.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.780     1.236    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X57Y50         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.422%)  route 0.763ns (62.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.763     1.219    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X47Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.261ns  (logic 0.456ns (36.150%)  route 0.805ns (63.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.805     1.261    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X42Y28         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)       -0.054     6.680    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.278%)  route 0.735ns (61.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.735     1.191    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X57Y51         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)       -0.093     6.641    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  5.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.268ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.627ns  (logic 0.456ns (28.020%)  route 1.171ns (71.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.171     1.627    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X24Y42         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y42         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.434ns  (logic 0.478ns (33.322%)  route 0.956ns (66.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.956     1.434    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X36Y59         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.232     9.768    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  8.334    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.438ns  (logic 0.456ns (31.703%)  route 0.982ns (68.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.982     1.438    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X28Y71         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.427ns  (logic 0.456ns (31.954%)  route 0.971ns (68.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.971     1.427    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X44Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.468ns  (logic 0.518ns (35.279%)  route 0.950ns (64.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.950     1.468    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X36Y59         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.054     9.946    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  8.478    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.397ns  (logic 0.456ns (32.634%)  route 0.941ns (67.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.941     1.397    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X56Y44         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.383ns  (logic 0.456ns (32.979%)  route 0.927ns (67.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.927     1.383    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X24Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.619ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.268%)  route 0.768ns (59.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.768     1.286    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X45Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  8.619    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.273ns  (logic 0.518ns (40.676%)  route 0.755ns (59.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.755     1.273    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X13Y24         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)       -0.103     9.897    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.720%)  route 0.753ns (62.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.753     1.209    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X29Y42         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  8.696    





