Vivado Simulator 2019.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB18E1 ::tb_padding:output_ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 80 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 80 ns  Iteration: 2  Process: /tb_padding/output_ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2019.2/continuous/2019_11_06_2708876/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
