<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_mipi_csi_phy_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__mipi__csi__phy__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_mipi_csi_phy_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__mipi__csi__phy__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_MIPI_CSI_PHY_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_MIPI_CSI_PHY_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a2542f771d06fe02a79aac3d8fab51d76">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a2542f771d06fe02a79aac3d8fab51d76">SOFT_RST</a>;                    <span class="comment">/* 0x0: soft reset control */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#ad88856e338b9dc6a7cb7401bc6fcbd7d">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#ad88856e338b9dc6a7cb7401bc6fcbd7d">PHY_RCAL</a>;                    <span class="comment">/* 0x4: dphy resistor calibration */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a0b0cc2ec0d0ccc11a70a16d358fcb61a">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a0b0cc2ec0d0ccc11a70a16d358fcb61a">ULP_RX_EN</a>;                   <span class="comment">/* 0x8: enable lprx and ulprx */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a861ff6d4a8b8469968a6e9532104e3d9">   16</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a861ff6d4a8b8469968a6e9532104e3d9">VOFFCAL_OUT</a>;                 <span class="comment">/* 0xC: hs-rx dc-offset auto-calibration results */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a643b9cd96e1a205f23ab5cd97c638552">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a643b9cd96e1a205f23ab5cd97c638552">CSI_CTL01</a>;                   <span class="comment">/* 0x10: dphy hardcore control */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a1dc2971b32d7aac7e148b3bb43539f80">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a1dc2971b32d7aac7e148b3bb43539f80">CSI_CTL23</a>;                   <span class="comment">/* 0x14: dphy hardcore control */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a9f1876337370d90464402311974bef6e">   19</a></span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x18 - 0x1B: Reserved */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#af03aa94677ad89a8903a482c825ee1af">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#af03aa94677ad89a8903a482c825ee1af">CSI_VINIT</a>;                   <span class="comment">/* 0x1C: ulp lp-rx input threshold voltage trimming for data lane */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a07e972b6776cf8cfb7deb7cc248826b8">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a07e972b6776cf8cfb7deb7cc248826b8">CLANE_PARA</a>;                  <span class="comment">/* 0x20: clock lane parameter */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a74f87b5ad78fb0e098cabf954292bdb5">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a74f87b5ad78fb0e098cabf954292bdb5">T_HS_TERMEN</a>;                 <span class="comment">/* 0x24: t-termen of all datalane */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a7cefcedd7d343a1a99f694f0d3ebe07b">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a7cefcedd7d343a1a99f694f0d3ebe07b">T_HS_SETTLE</a>;                 <span class="comment">/* 0x28: t-settle of all data lanes */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a9c6911b767b76a4003cde97939a2c13e">   24</a></span>    __R  uint8_t  RESERVED1[4];                <span class="comment">/* 0x2C - 0x2F: Reserved */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a96c1d4b42da222ee228187dd5b8869d0">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a96c1d4b42da222ee228187dd5b8869d0">T_CLANE_INIT</a>;                <span class="comment">/* 0x30: t-init of clock lane */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a38a7d536098baa90e44e59ebe5909fd7">   26</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a38a7d536098baa90e44e59ebe5909fd7">T_LANE_INIT0</a>;                <span class="comment">/* 0x34: t-init of data lane0 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a0a717b2bae9dff2861560bb2d8c15d30">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a0a717b2bae9dff2861560bb2d8c15d30">T_LANE_INIT1</a>;                <span class="comment">/* 0x38: t-init of data lane1 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a9ac78c9d0a827ce39d93b8ddbf433392">   28</a></span>    __R  uint8_t  RESERVED2[8];                <span class="comment">/* 0x3C - 0x43: Reserved */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#ad6a6975204e780825d34347da6368ee1">   29</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#ad6a6975204e780825d34347da6368ee1">TLPX_CTRL</a>;                   <span class="comment">/* 0x44: the time of tlpx_ctrl of all lane */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a87c6f41f4a57c33009ca963d2235c5c6">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a87c6f41f4a57c33009ca963d2235c5c6">NE_SWAP</a>;                     <span class="comment">/* 0x48: lane swap and dp/dn swap select */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a8ece1c5697f3c88feb6b2dc1ad394115">   31</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a8ece1c5697f3c88feb6b2dc1ad394115">MISC_INFO</a>;                   <span class="comment">/* 0x4C: misc info of dphyrx_pcs control */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a6ac56dca4caf6d7281adf60177d87116">   32</a></span>    __R  uint8_t  RESERVED3[32];               <span class="comment">/* 0x50 - 0x6F: Reserved */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a240124c1f7f807979e33918e6af368c3">   33</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a240124c1f7f807979e33918e6af368c3">BIST_TEST0</a>;                  <span class="comment">/* 0x70: bist test control */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a753c3b790052bbc23a0a24b4a3f8c72e">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a753c3b790052bbc23a0a24b4a3f8c72e">BIST_TEST1</a>;                  <span class="comment">/* 0x74: bist test control */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a89cdd90b9be9771c42c436224ada71b7">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a89cdd90b9be9771c42c436224ada71b7">BIST_TEST2</a>;                  <span class="comment">/* 0x78: bist test control */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a498dbe2c5280ea42a97ffbb78ec303f8">   36</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a498dbe2c5280ea42a97ffbb78ec303f8">BIST_TEST3</a>;                  <span class="comment">/* 0x7C: bist test control */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a6a3edabfba5355c99a3642d360dfb8af">   37</a></span>    __R  uint8_t  RESERVED4[32];               <span class="comment">/* 0x80 - 0x9F: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a0b5a3418d31c470d62516fa499366e95">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a0b5a3418d31c470d62516fa499366e95">BURN_IN_TEST0</a>;               <span class="comment">/* 0xA0: burn-in test control */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a514b08fab8a93adb582bfc992dc6e213">   39</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a514b08fab8a93adb582bfc992dc6e213">BURN_IN_TEST1</a>;               <span class="comment">/* 0xA4: burn-in test control */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a6984b7e1680010a0e29b3d7693859dba">   40</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a6984b7e1680010a0e29b3d7693859dba">BURN_IN_TEST2</a>;               <span class="comment">/* 0xA8: bist test control */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a04bbe343b832569cb418019ceb09b9f8">   41</a></span>    __R  uint8_t  RESERVED5[4];                <span class="comment">/* 0xAC - 0xAF: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a4fe117e244080668d23736e624435d1c">   42</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a4fe117e244080668d23736e624435d1c">BURN_IN_TEST4</a>;               <span class="comment">/* 0xB0: bist test control */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a15055ac4377cf4e92458de18cfa2dbd8">   43</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a15055ac4377cf4e92458de18cfa2dbd8">BURN_IN_TEST5</a>;               <span class="comment">/* 0xB4: burn-in test control */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a17cbef77035f9e8da3415232873d8e4d">   44</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a17cbef77035f9e8da3415232873d8e4d">BURN_IN_TEST6</a>;               <span class="comment">/* 0xB8: burn-in test control */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a4ac79d702de086201eb68c81135368f5">   45</a></span>    __R  uint8_t  RESERVED6[8];                <span class="comment">/* 0xBC - 0xC3: Reserved */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a63e0ec898757ebb9b36688b4fa66c372">   46</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a63e0ec898757ebb9b36688b4fa66c372">BURN_IN_TEST9</a>;               <span class="comment">/* 0xC4: burn-in test control */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a92d7b88e1c65a2722eded3c0a4bd0def">   47</a></span>    __R  uint8_t  RESERVED7[8];                <span class="comment">/* 0xC8 - 0xCF: Reserved */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a04359dd4a904fe5a5edf551d8e4201a0">   48</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a04359dd4a904fe5a5edf551d8e4201a0">DEBUG_INFO</a>;                  <span class="comment">/* 0xD0: debug data control */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#ad50f367dbbd9a397e3046050dee02ac8">   49</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#ad50f367dbbd9a397e3046050dee02ac8">DEBUG_CFG_REG0</a>;              <span class="comment">/* 0xD4: the hardcore interface control in debug mode */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a84bbb0965c172769983b926b68bb66a1">   50</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a84bbb0965c172769983b926b68bb66a1">DEBUG_CFG_REG1</a>;              <span class="comment">/* 0xD8: the hardcore interface control in debug mode */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a939a26d8bf35f607fde747dced2a7212">   51</a></span>    __R  uint8_t  RESERVED8[3126];             <span class="comment">/* 0xDC - 0xD11: Reserved */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a6978a2d35cbbee01bfc403d6c4fbacc6">   52</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a6978a2d35cbbee01bfc403d6c4fbacc6">DEBUG_CFG_REG2</a>;              <span class="comment">/* 0xD12: the hardcore interface control in debug mode */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#abc6601200fde8175512469d9ae8b71bb">   53</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#abc6601200fde8175512469d9ae8b71bb">DEBUG_CFG_REG3</a>;              <span class="comment">/* 0xD16: the hardcore interface control in debug mode */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a2d417e9b241f3addb48db41c83d9f016">   54</a></span>    __R  uint8_t  RESERVED9[6];                <span class="comment">/* 0xD1A - 0xD1F: Reserved */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#ada775428af978f0bfda4e930f319b23f">   55</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#ada775428af978f0bfda4e930f319b23f">DEBUG_CFG_REG4</a>;              <span class="comment">/* 0xD20: the hardcore interface control in debug mode */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structMIPI__CSI__PHY__Type.html#a68d9012e1740638a41c11cdba1b258d6">   56</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__PHY__Type.html#a68d9012e1740638a41c11cdba1b258d6">DEBUG_CFG_REG5</a>;              <span class="comment">/* 0xD24: the hardcore interface control in debug mode */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>} <a class="code hl_struct" href="structMIPI__CSI__PHY__Type.html">MIPI_CSI_PHY_Type</a>;</div>
</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Bitfield definition for register: SOFT_RST */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/*</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * HS_CLK_SOFT_RST (RW)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> *</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * the soft reset of clk_hs domain</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0ad9ff53dc2f7848aea7d4777e7718fc">   66</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_MASK (0x2U)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab04294ad1d6027fb8989510efe100ce6">   67</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_SHIFT (1U)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a91fa853ab292bbda376403382ec70edc">   68</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_SHIFT) &amp; MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_MASK)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5ba992dce193c3a13b5ade7136295155">   69</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_MASK) &gt;&gt; MIPI_CSI_PHY_SOFT_RST_HS_CLK_SOFT_RST_SHIFT)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/*</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * CFG_CLK_SOFT_RST (RW)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> *</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * the soft reset of clk_cfg domain</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa2d134b09e6002f9b51607185a0d2273">   76</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_MASK (0x1U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad3abd168906739064a715a89577d331e">   77</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_SHIFT (0U)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad6fd213b2222428096945f377957b260">   78</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_SHIFT) &amp; MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_MASK)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab1694d87cd74100491ce529650d5f7a8">   79</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_MASK) &gt;&gt; MIPI_CSI_PHY_SOFT_RST_CFG_CLK_SOFT_RST_SHIFT)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* Bitfield definition for register: PHY_RCAL */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/*</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * RCAL_DONE (RO)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> *</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * hs-rx terminal trimming done indicator signal</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a71e5f06a96bcd3a588828e8cdfa2d146">   87</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_DONE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a67eb7782516af7db7406d841c9920733">   88</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_DONE_SHIFT (17U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a62233ad68a54c74b1033f05344c68538">   89</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_DONE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_DONE_MASK) &gt;&gt; MIPI_CSI_PHY_PHY_RCAL_RCAL_DONE_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * RCAL_OUT (RO)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * hs-rx terminal trimming results</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a94f60aa22dbb06533cc915becf9c324f">   96</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_OUT_MASK (0x1E000UL)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8c4bffa6a8bcf62d2aac4b8079d7cc4b">   97</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_OUT_SHIFT (13U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a801af6d6b823a6fbaec1bd15db72d37b">   98</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_OUT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_OUT_MASK) &gt;&gt; MIPI_CSI_PHY_PHY_RCAL_RCAL_OUT_SHIFT)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/*</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * RCAL_CTL (RW)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> *</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * rcal function control</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a133987289728239f6371cd9f952c196b">  105</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_MASK (0x1FE0U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a61842b3ef88bc9babd6583fde652e968">  106</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_SHIFT (5U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a566b61f1d6b6a2ce6ddf723e4da87b89">  107</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_SHIFT) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_MASK)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aced2c4f8cb8fd9aff5d5e63bc1fb5275">  108</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_MASK) &gt;&gt; MIPI_CSI_PHY_PHY_RCAL_RCAL_CTL_SHIFT)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * RCAL_TRIM (RW)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * default value of HS-RX terminal configure</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aeb2bfbea0f3c0ae22e2222f38eaeba68">  115</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_MASK (0x1EU)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac5dfa19e135143872fbdd9aa20243671">  116</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_SHIFT (1U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2e98994d2f832e56b0d7fd03f0bc7d93">  117</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_SHIFT) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aae825fdc93c6d46a600c5ea154b2f5db">  118</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_MASK) &gt;&gt; MIPI_CSI_PHY_PHY_RCAL_RCAL_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * RCAL_EN (RW)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> *</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * enable hs-rx terminal trimming</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae6cde172ae976896a45bda977eb4a303">  125</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#abeb722fad2e0c6df87ee1bdb99582b8e">  126</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8b6f6246cec19b85e912bdc13e53c38a">  127</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_SHIFT) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_MASK)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#adb8006330d80b01a46c253e945d1bf8c">  128</a></span><span class="preprocessor">#define MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_MASK) &gt;&gt; MIPI_CSI_PHY_PHY_RCAL_RCAL_EN_SHIFT)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/* Bitfield definition for register: ULP_RX_EN */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * CSI_1_ULPRX_EN (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * data lane1 ulp-rx receiver enable control</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1fbd8452f9393c15238e54bf31577a4b">  136</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a277a8e00e8231a249537e6c03e2de75d">  137</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a88e931cd1a4718539352695fa65ef40d">  138</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_SHIFT) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_MASK)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad7143db457d65c9489552b57f7adedf5">  139</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_MASK) &gt;&gt; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_ULPRX_EN_SHIFT)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/*</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * CSI_0_ULPRX_EN (RW)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> *</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * data lane0 ulp-rx receiver enable control</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3895789c3b2009fef23985a417b3942e">  146</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab06d7bc0b3774c9825ea3f41626ed149">  147</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aeb3a6ee7e0c3ca72dd87b50a8bddcef7">  148</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_SHIFT) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_MASK)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a022216a82f04c81e5764f979e1f1d7a7">  149</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_MASK) &gt;&gt; MIPI_CSI_PHY_ULP_RX_EN_CSI_0_ULPRX_EN_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/*</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * CSI_CLK_ULPRX_EN (RW)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> *</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * clock lane ulp-rx receiver enable control</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a22d8faa08a97b416cc0475afe1780f26">  156</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8fb8886bc818f1992092e32a34f68643">  157</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a33cd26537d2f8109bc0243539ac2b286">  158</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_SHIFT) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_MASK)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae9806396b53ffa051aa6fa549fe4dd74">  159</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_MASK) &gt;&gt; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_ULPRX_EN_SHIFT)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/*</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * CSI_1_LPRX_EN (RW)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> *</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * data lane1 lp-rx receiver enable control</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aecbc82ff26816d75967b8d4cd53c577a">  166</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#acd4fc8ee20ca7b54881bee433f431c09">  167</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aeaefa824e688ef14f4aa1d8c36a1f18d">  168</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_SHIFT) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_MASK)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab09d8b26cf65b1e2fcc589653ba6abf0">  169</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_MASK) &gt;&gt; MIPI_CSI_PHY_ULP_RX_EN_CSI_1_LPRX_EN_SHIFT)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/*</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * CSI_CLK_LPRX_EN (RW)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> *</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * clock lane lp=rx receiver enable control</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#abe1f2346a1b54220020545aeae697dde">  176</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae1aa1296af8886201eee97a38718cc15">  177</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a52f6d6760066ce5cc31eca251fe56127">  178</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_SHIFT) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_MASK)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5fffab6d5622339be22d73c703a525d7">  179</a></span><span class="preprocessor">#define MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_MASK) &gt;&gt; MIPI_CSI_PHY_ULP_RX_EN_CSI_CLK_LPRX_EN_SHIFT)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/* Bitfield definition for register: VOFFCAL_OUT */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/*</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * CSI_CLK_VOFFCAL_DONE (RO)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> *</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * clock lane hs-rx dc-offset auto-calibration done</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a4268dc5a6e23cc127084437e51263a4f">  187</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_DONE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7688576d4876e4180f230b230cbad10d">  188</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_DONE_SHIFT (29U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae78762027e4d61f14d74f38c9a385c09">  189</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_DONE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_DONE_MASK) &gt;&gt; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_DONE_SHIFT)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/*</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * CSI_CLK_VOFFCAL_OUT (RO)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> *</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * clock lane hs-rx dc-offset auto-calibration results</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2a7fc46adb22eba5126585fca14aaa98">  196</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_OUT_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa378a679273b6cc1abe8e63e26d62082">  197</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_OUT_SHIFT (24U)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a617baea4b069238f7737e48c9577cdbb">  198</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_OUT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_OUT_MASK) &gt;&gt; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_CLK_VOFFCAL_OUT_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * CSI_0_VOFFCAL_DONE (RO)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * data lane0 hs-rx dc-offset auto-calibration done</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0260a453d2dab605806225e7021bb063">  205</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_0_VOFFCAL_DONE_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa3a7bfa1005c9b5c80be4f34bd7dabc5">  206</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_0_VOFFCAL_DONE_SHIFT (23U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa13341dca9fc8a7e52cc9bc995bbf992">  207</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_0_VOFFCAL_DONE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_0_VOFFCAL_DONE_MASK) &gt;&gt; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_0_VOFFCAL_DONE_SHIFT)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/*</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * CSI_O_VOFFCAL_OUT (RO)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> *</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * data lane0 hs-rx dc-offset auto-calibration result</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aeb1b4b0c4a3013b3a60eb2cd7e8ee6e9">  214</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_O_VOFFCAL_OUT_MASK (0x7C0000UL)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8cc4e0d6da4d524954947dd32ef85f85">  215</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_O_VOFFCAL_OUT_SHIFT (18U)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a57101ff44ad458225a3c16e3f3ca7624">  216</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_O_VOFFCAL_OUT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_O_VOFFCAL_OUT_MASK) &gt;&gt; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_O_VOFFCAL_OUT_SHIFT)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/*</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * CSI_1_VOFFCAL_DONE (RO)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> *</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * data lane1 hs-rx dc-offset auto-calibration done</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5a3c27c76ceba166800ac5cd3392eac9">  223</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_DONE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a223f4ee44e9275b289ebb3480d617f03">  224</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_DONE_SHIFT (17U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab460b735ee337c92f734473000b7fd7c">  225</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_DONE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_DONE_MASK) &gt;&gt; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_DONE_SHIFT)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * CSI_1_VOFFCAL_OUT (RO)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> *</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * data lane1 hs-rx dc-offset auto-calibration result</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a62a75e6f5180ac3367c44e35e7d70da8">  232</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_OUT_MASK (0x1F000UL)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a441d1df33232aa3973494ed388270b1f">  233</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_OUT_SHIFT (12U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#afd4164f3cd054561b4b6be0f696d2052">  234</a></span><span class="preprocessor">#define MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_OUT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_OUT_MASK) &gt;&gt; MIPI_CSI_PHY_VOFFCAL_OUT_CSI_1_VOFFCAL_OUT_SHIFT)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/* Bitfield definition for register: CSI_CTL01 */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/*</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * CSI_CTL1_7 (RW)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> *</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * clock lane hs-rx dc-offset auto-calibration enable</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa6cc04f763dea775db83cc66704fbef2">  242</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6bf4db32fdf2ce40c986b81c688f5763">  243</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_SHIFT (29U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9208fe77977fd5d3478989bf2b76a3c6">  244</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_MASK)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af81a3789caae34b1ba89fcdb3169b291">  245</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_7_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * CSI_CTL1_6 (RW)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * clock lane hs-rx dc-offset trimming control</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a18478abc5b9b629d994da131fafcfce3">  252</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a858f08328ce2ad10d9fd5276a482d684">  253</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_SHIFT (24U)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a10cfc7e446fd23d13ce2a65e1172a00b">  254</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_MASK)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa0399dde0a06e628156feef6593a8ed2">  255</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_6_SHIFT)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/*</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * CSI_CTL1_5 (RW)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> *</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * ulprx_vref_trim</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0735557bc2f66bc17d997a393e0b7872">  262</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_MASK (0x600000UL)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a510506aaafeba3ff38bb010acd092181">  263</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_SHIFT (21U)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aceba08b4260742b078561de3e66375e9">  264</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_MASK)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7a0dad853947b121663a865a965b872b">  265</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_5_SHIFT)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/*</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * CSI_CTL1_4 (RW)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * bypass hs_rx_voffcal_en</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa3ce652f60a75a89d6310830e36894d9">  272</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa5300d90c8e5833265a3a634b8d4763e">  273</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_SHIFT (20U)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#acc01adba925a8812b61031e6c7205b5a">  274</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_MASK)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6e8eb106839469cbe25b44d988cfc818">  275</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_4_SHIFT)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/*</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * CSI_CTL1_3 (RW)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> *</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * hs_rx_voffcal_trim_polar</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad8d36b12383e2604296534ac63eee8da">  282</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7068ac4eb4cccbed166db6fd7c96eac6">  283</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_SHIFT (19U)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad60cd4f55deac0e16074909698df41cf">  284</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_MASK)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad36202666e0284df56d71845cb59b15f">  285</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_3_SHIFT)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/*</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * CSI_CTL1_2 (RW)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> *</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * ulprx_lpen</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa2fae3a690501db795bbecb477fb0ac7">  292</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a51438ceeeac0093a53aae13ee2a6f070">  293</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_SHIFT (18U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a515316e5378906d78707eb2c558199be">  294</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_MASK)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8594f9960d507935dba57e4f4d3f0aeb">  295</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_2_SHIFT)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * CSI_CTL1_1 (RW)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> *</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * force data lane-n and clock lane lp/ulprx to be normal operation</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#acdde9c8180cf3165d9121caac87cef51">  302</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a91aa00e4a326cf1ff3ea46aca8e226bc">  303</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_SHIFT (17U)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5fb428615cc25e1e6f507ebcdf9f205a">  304</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_MASK)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5639b752f45b852ffc0bdbaf418d5410">  305</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_1_SHIFT)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/*</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * CSI_CTL1_0 (RW)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> *</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * force data lane-n and clock lane hs-rx to be normal operation</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a69907e81faf164478d0214aed963f496">  312</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad54986d75c758e7f1e69993518c43dd4">  313</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_SHIFT (16U)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9c05eab4758827a5b033578c6a389683">  314</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_MASK)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3c100bed9dfdc148e714600d77226c7b">  315</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL1_0_SHIFT)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">/*</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * CSI_CTL0_7 (RW)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> *</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * clock lane hs-rx dc-offset auto-calibration enable</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aaeb3f33fa929b13dab1f6f7564d474ea">  322</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_MASK (0x2000U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3febda2b96a616706563754f2c4c7df1">  323</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_SHIFT (13U)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a07e65e6fe0e818fe72233b17631828e9">  324</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_MASK)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af4b45d63d9d4504ad696d050bbac8543">  325</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_7_SHIFT)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/*</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * CSI_CTL0_6 (RW)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> *</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * clock lane hs-rx dc-offset trimming control</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab19448cc372ea5952308fd62f3f6bc23">  332</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a41427a18ca517e30943110c83879f9e6">  333</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_SHIFT (8U)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae3bedafb19b4b37d851e75d59964ae21">  334</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_MASK)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#abf7d2a149a24d560faca779cd1a543a6">  335</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_6_SHIFT)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/*</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * CSI_CTL0_5 (RW)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> *</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * ulprx_vref_trim</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> */</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac3065a412105426b60903af5566703a8">  342</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_MASK (0x60U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac1c9c62b0f56600367c0053f10469c66">  343</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_SHIFT (5U)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7c0ff724a11a9a916ece7fcc2b69ffa7">  344</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_MASK)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af0ff78c4f9ab01aeae251dd75ea2ce0c">  345</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_5_SHIFT)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * CSI_CTL0_4 (RW)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> *</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * bypass hs_rx_voffcal_en</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a06c4a7f8bc9197d0442c4b02a1080c8c">  352</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_MASK (0x10U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac3b42f25b12b8b402856111077f7fbd8">  353</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_SHIFT (4U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aefa68e9dff2930368001a64743ced96e">  354</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a4a90d736d0a11d5667477abdfa98dc3a">  355</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_4_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * CSI_CTL0_3 (RW)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * hs_rx_voffcal_trim_polar</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae3d5c6d259d6e685d6e826120e469499">  362</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_MASK (0x8U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a70c563746e2a7ff80d2d8acd274b5a09">  363</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_SHIFT (3U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a07b2e781c10847e5a2b15394d91bf4b3">  364</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_MASK)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aabd3cb0a8082c686d0b107180905e90b">  365</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_3_SHIFT)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/*</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * CSI_CTL0_2 (RW)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> *</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * ulprx_lpen</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a10bb6369502a31864a456692590611bd">  372</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_MASK (0x4U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6acac2cdf6660d79e6f45c7a6a837fae">  373</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_SHIFT (2U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af65b738ba2dfb29995f05a26b04694bb">  374</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a98cb5fb111912ed4ac2ae6d0006a38db">  375</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_2_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * CSI_CTL0_1 (RW)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> *</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * force data lane-n and clock lane lp/ulprx to be normal operation</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a70ef0dacde773deaf7b857ef6f2a3bf0">  382</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_MASK (0x2U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3aacbcc4e7a72d8a2a087e1dd0677af0">  383</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_SHIFT (1U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a464d2026b6dcf38577cf3f83e7480306">  384</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_MASK)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a22ba8ef76918a46e22eda8fd0ec15b0a">  385</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_1_SHIFT)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/*</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * CSI_CTL0_0 (RW)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * force data lane-n and clock lane hs-rx to be normal operation</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae5e05904e0d8424f94b9572939eaf3c5">  392</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_MASK (0x1U)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7d05c7fb853602adfdb630f262086bbc">  393</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6de57f3b6b203f43a9bcfe789cda27ba">  394</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_MASK)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a299caaf6704317536ac9629f55dd4083">  395</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL01_CSI_CTL0_0_SHIFT)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/* Bitfield definition for register: CSI_CTL23 */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/*</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * CSI_CTL3_3 (RW)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> *</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * data lane-1 skew trimming enable</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a90297a28f55c6c3a02e0494f5f48a2ad">  403</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aea72d45639890b1098fc0facb4bbb9af">  404</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_SHIFT (28U)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6134491f848be39228501eb990b02e02">  405</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_MASK)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a567c92a4f516e7e557cb896cbb77ceb4">  406</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_3_SHIFT)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">/*</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * CSI_CTL3_2 (RW)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> *</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * data lane-1 hs-rx skew adjust with binary code</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af770eea0596347cc9b9c8a0812126ab6">  413</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2a38af06fc288e63451d8fa3dc5f317b">  414</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_SHIFT (24U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1ab6b09273af054806d33e5fe001845d">  415</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_MASK)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae6c2068e64dcbd078b555e3548c5844c">  416</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_2_SHIFT)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/*</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * CSI_CTL3_1 (RW)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> *</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * data lane-0 skew trimming enable</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aed3c666bad4acb8511413ee32e5d9256">  423</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2ecf3499c63430a148fc7b58651acd60">  424</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_SHIFT (20U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa1253c553863267aad1836c0e6dcb55d">  425</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_MASK)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3e93e75a235e5ef8a4df6445ea6e237b">  426</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_1_SHIFT)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">/*</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * CSI_CTL3_0 (RW)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> *</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * data lane-0 hs-rx skew adjust with binary code</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7d6d6d144ab5c6cc667f1328ce6388a6">  433</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8b075e1daba05962a3668bd86df61f14">  434</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_SHIFT (16U)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aef96ee261fa2c203abc73ecb5002220b">  435</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_SHIFT) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_MASK)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3d0ff43d09dd1aad139ce65ab5b8037b">  436</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_CTL23_CSI_CTL3_0_SHIFT)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/* Bitfield definition for register: CSI_VINIT */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/*</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * CSI_LPRX_VREF_TRIM (RW)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> *</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * pt ft indicator in csi clk data lane</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aed3826ecaaa05b8f9e421d88197118f8">  444</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa93d12a162409496c7b8beb62b61924e">  445</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_SHIFT (20U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9c4ca37c5c624372855ebc5bad9d99c0">  446</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_SHIFT) &amp; MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_MASK)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab97d0691f682500b878a94a87c29600e">  447</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_VINIT_CSI_LPRX_VREF_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/*</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * CSI_CLK_LPRX_VINT (RO)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> *</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * pt ft indicator in csi clk lane</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af56eb3d59316f18cdfac5df58eda38f3">  454</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_CLK_LPRX_VINT_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5ec0d768344250d21a492b3f9f5a73fb">  455</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_CLK_LPRX_VINT_SHIFT (16U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8023157cf49e91f629e7fcfafe1afac1">  456</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_CLK_LPRX_VINT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_VINIT_CSI_CLK_LPRX_VINT_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_VINIT_CSI_CLK_LPRX_VINT_SHIFT)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/*</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * CSI_1_LPRX_VINIT (RO)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> *</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * pt ft indicator in csi lane-1</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a955ffb268106fca7ac2391c069d66229">  463</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_1_LPRX_VINIT_MASK (0xF0U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa46c5d5ef9ea898ca717448c7ecc3e81">  464</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_1_LPRX_VINIT_SHIFT (4U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad7826af0ff442214a04c01f6c89fa135">  465</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_1_LPRX_VINIT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_VINIT_CSI_1_LPRX_VINIT_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_VINIT_CSI_1_LPRX_VINIT_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * CSI_0_LPRX_VINIT (RO)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * pt ft indicator in csi lane-0</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8aeb04f143f73d0e8c61213a5dd03525">  472</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_0_LPRX_VINIT_MASK (0xFU)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a66342a6a5d35be31f874810f641cd730">  473</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_0_LPRX_VINIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a71903604c563fd76a81a0a3b1d05f394">  474</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CSI_VINIT_CSI_0_LPRX_VINIT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CSI_VINIT_CSI_0_LPRX_VINIT_MASK) &gt;&gt; MIPI_CSI_PHY_CSI_VINIT_CSI_0_LPRX_VINIT_SHIFT)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">/* Bitfield definition for register: CLANE_PARA */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/*</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * T_CLK_TERMEN (RW)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> *</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> * time for the clock lane receiver to enable the HS line termination</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> */</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a26ba58c71e039a39fa83edd3c8136e08">  482</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#acb830b4459eddbde45a74052bc3d2a17">  483</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad308b5518c8f383cd651ae4e7ab2de71">  484</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_SHIFT) &amp; MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_MASK)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0505e5b47d97606e6a4a4fd5c69715db">  485</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_MASK) &gt;&gt; MIPI_CSI_PHY_CLANE_PARA_T_CLK_TERMEN_SHIFT)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/*</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * T_CLK_SETTLE (RW)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> *</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * the value of tclk-settle of clklane</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa4fecfbd6646005eed0cd8e811250c80">  492</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_MASK (0xFFU)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa5c527d6d917de05852e782aa17c4dde">  493</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1e3dd7a319de741888dd250ac280f46b">  494</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_SHIFT) &amp; MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_MASK)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a575c08a7ce612c283bd3774004b93b10">  495</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_MASK) &gt;&gt; MIPI_CSI_PHY_CLANE_PARA_T_CLK_SETTLE_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/* Bitfield definition for register: T_HS_TERMEN */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * T_D1_TERMEN (RW)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * the value of ths-termen of datalane1</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a136ff47bb087e4403b40a93139074ce0">  503</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3e79f1de711bdc4c9864cadb23dd3ae7">  504</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a84ce99e67daa2ce264e27f9893490d9e">  505</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_SHIFT) &amp; MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_MASK)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab90f7ba55cbeafe64f2fea8ca5f0001f">  506</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_MASK) &gt;&gt; MIPI_CSI_PHY_T_HS_TERMEN_T_D1_TERMEN_SHIFT)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/*</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * T_D0_TERMEN (RW)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> *</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * the value of ths-termen of datalane0</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af4bb3194c431c907c1c646d96f920f8f">  513</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_MASK (0xFFU)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#afff4d741378c9ec11addab202039c19c">  514</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a53752ed598abf93ba670be04fffbdbc1">  515</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_SHIFT) &amp; MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_MASK)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad840c227ad89a5cb646e5e420c8b37bf">  516</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_MASK) &gt;&gt; MIPI_CSI_PHY_T_HS_TERMEN_T_D0_TERMEN_SHIFT)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/* Bitfield definition for register: T_HS_SETTLE */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/*</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * T_D1_SETTLE (RW)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * the value of ths-settle of data lane1</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a027044f226409ef52f15627203aa0adc">  524</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aaa9be77356cbe0f9afb0249bb51a7904">  525</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_SHIFT (8U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a47fe7bb8c27d8907748b5cfc098cc23d">  526</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_SHIFT) &amp; MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_MASK)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a90556944c53abcfac6d4939cd2de1472">  527</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_MASK) &gt;&gt; MIPI_CSI_PHY_T_HS_SETTLE_T_D1_SETTLE_SHIFT)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * T_D0_SETTLE (RW)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * the value of ths-settle of data lane0</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a284572a3a7b08ccf3ab20fab1453e64b">  534</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_MASK (0xFFU)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aece7df0c49f175738072d3f53fad0414">  535</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac8d51d45345bf21b9fe467cba5db7f8b">  536</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_SHIFT) &amp; MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_MASK)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa8ea982d8a41bdc53f0180c967d512d0">  537</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_MASK) &gt;&gt; MIPI_CSI_PHY_T_HS_SETTLE_T_D0_SETTLE_SHIFT)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">/* Bitfield definition for register: T_CLANE_INIT */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">/*</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * T_CLK_INIT (RW)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> *</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * initialization time of lock lane</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae1d0928b41c6b3fb24d6c9a170ee0295">  545</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aec45f4add0e29e1c5c42bb115693b830">  546</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9c019308284bfb7b6405ea25fcc29397">  547</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_SHIFT) &amp; MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_MASK)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac2ef608a7314d2ea02b5855422cbd0ea">  548</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_MASK) &gt;&gt; MIPI_CSI_PHY_T_CLANE_INIT_T_CLK_INIT_SHIFT)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/* Bitfield definition for register: T_LANE_INIT0 */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/*</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * T_D0_INIT (RW)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> *</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * initialization time of data lane</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a68c30292787e8f94a4153c7cc4d60975">  556</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a079cdf1c0bd9ab29e0ad30b9983be0bc">  557</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5b6984c108a154d151744067fb788977">  558</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_SHIFT) &amp; MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_MASK)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad6aaac413f7c1e060a6fea4e7431b292">  559</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_MASK) &gt;&gt; MIPI_CSI_PHY_T_LANE_INIT0_T_D0_INIT_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/* Bitfield definition for register: T_LANE_INIT1 */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * T_D1_INIT (RW)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * initialization time of data lane</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> */</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae131ed1f3fd5ff2c08014d1bd6453165">  567</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6968acda87bfa219b9b7b986514e6033">  568</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a13bd0397070c75ca679f84a98c03df2f">  569</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_SHIFT) &amp; MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_MASK)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa5f9bcf4ef832f98c4754c2a9ec7245f">  570</a></span><span class="preprocessor">#define MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_MASK) &gt;&gt; MIPI_CSI_PHY_T_LANE_INIT1_T_D1_INIT_SHIFT)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">/* Bitfield definition for register: TLPX_CTRL */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/*</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * EN_TLPX_CHECK (RW)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> *</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * enable the tlpx width check</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> */</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab8886bbe714a64ea9725003b8b1389e8">  578</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_MASK (0x100U)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2cb4ac91fdb707ed90730ca3b37cbce5">  579</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_SHIFT (8U)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7bd8ba285e25277e45081b588ed40a8e">  580</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_SHIFT) &amp; MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_MASK)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac212ca36fa52083ad150639765a6e560">  581</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_MASK) &gt;&gt; MIPI_CSI_PHY_TLPX_CTRL_EN_TLPX_CHECK_SHIFT)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">/*</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * TLPX (RW)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> *</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * the width of tlpx</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> */</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a963b71c31602ef83823af1e470a01e19">  588</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_TLPX_MASK (0xFFU)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa9b4928403b200791ce6b8c6f6996f93">  589</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_TLPX_SHIFT (0U)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af89ab0097a657811a996e24ba275559d">  590</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_TLPX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_TLPX_CTRL_TLPX_SHIFT) &amp; MIPI_CSI_PHY_TLPX_CTRL_TLPX_MASK)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a28cfb5ac593208dfc143cacee9290b54">  591</a></span><span class="preprocessor">#define MIPI_CSI_PHY_TLPX_CTRL_TLPX_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_TLPX_CTRL_TLPX_MASK) &gt;&gt; MIPI_CSI_PHY_TLPX_CTRL_TLPX_SHIFT)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">/* Bitfield definition for register: NE_SWAP */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/*</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * DPDN_SWAP_LANE1 (RW)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> *</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * datalane1 dpdn swap</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5ad9637c91a2221055e01edeb7b0c227">  599</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_MASK (0x200U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2630efdfb8774a852aecbc21a6dd908c">  600</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_SHIFT (9U)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3bd7767875a63ab6b24d074243089750">  601</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_SHIFT) &amp; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_MASK)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a83438c75ff3d7ee44bd61321080786de">  602</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_MASK) &gt;&gt; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LANE1_SHIFT)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * DPDN_SWAP_LAN0 (RW)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> *</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * datalane0 dpdn swap</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0fc13050df824b97d82caf9e4d93259a">  609</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_MASK (0x100U)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9ac756c983bafed3143609460105e024">  610</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_SHIFT (8U)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2cbb9e1f6e73e313a34d81313e0b50fa">  611</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_SHIFT) &amp; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_MASK)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac14d332e2ec766aedc7b49d9b82b0559">  612</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_MASK) &gt;&gt; MIPI_CSI_PHY_NE_SWAP_DPDN_SWAP_LAN0_SHIFT)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/*</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * LANE_SWAP_LAN1 (RW)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> *</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * data lane1 swap</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a314d894692db21ba92c2ee3295664752">  619</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_MASK (0xCU)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a33b934599956cd06aac71506146e6d1e">  620</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_SHIFT (2U)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac8c819a1ab70cf794ad424f5222f7990">  621</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_SHIFT) &amp; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_MASK)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ada7de359ed88f7371ab37ae188e8cbba">  622</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_MASK) &gt;&gt; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LAN1_SHIFT)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">/*</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * LANE_SWAP_LANE0 (RW)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> *</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * data lane0 swap</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad73c4de5550cbcd76290a2042d7ff066">  629</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_MASK (0x3U)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5a89dc2419be0697cefedd637f2f0c1f">  630</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_SHIFT (0U)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a49c6807b96c8726a0956fc3de19c0144">  631</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_SHIFT) &amp; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_MASK)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0729a6405c04c2ce5c8cfe4bcaf1e53f">  632</a></span><span class="preprocessor">#define MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_MASK) &gt;&gt; MIPI_CSI_PHY_NE_SWAP_LANE_SWAP_LANE0_SHIFT)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">/* Bitfield definition for register: MISC_INFO */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/*</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * ULPS_LP10_SEL (RW)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> *</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * the lp10 select signal in ulps_exit state</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac102a9a99afb5d228c85467e5cf3d399">  640</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ada5c8e3dbfa42d5414d71d005dbdedb1">  641</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#adb20867a9e39f268bc96f11d0037b30c">  642</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_SHIFT) &amp; MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_MASK)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a524464625c7b9baaf4303bf0b08e9864">  643</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_MASK) &gt;&gt; MIPI_CSI_PHY_MISC_INFO_ULPS_LP10_SEL_SHIFT)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">/*</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * LONG_SOTSYNC_EN (RW)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> *</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * at least six zero is checked before sot swquence &quot;00011101&quot;</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab73a4f33105ec83aeb10f59e437dff16">  650</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a221fac62c4ab9310976ef1ede3f5aca6">  651</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab7c1c578770cc76d1b41a268acbf07cb">  652</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_SHIFT) &amp; MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_MASK)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a901d1239bf6de41aabcd4374e4d352d4">  653</a></span><span class="preprocessor">#define MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_MASK) &gt;&gt; MIPI_CSI_PHY_MISC_INFO_LONG_SOTSYNC_EN_SHIFT)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/* Bitfield definition for register: BIST_TEST0 */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/*</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * BIST_DONE_LAN1 (RO)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> *</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * bist_done of lane1</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8faf12dc54597134de8a47580561feed">  661</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN1_MASK (0x80U)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1caf99adc5b904891742a87b28d6ed29">  662</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN1_SHIFT (7U)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a3c1b33e68cbeed22668f13cea872bc54">  663</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN1_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN1_SHIFT)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">/*</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * BIST_DONE_LAN0 (RO)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> *</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * bist_done of lane0</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#acdb0344453d3935f6391199994d4647b">  670</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN0_MASK (0x40U)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a7bb1ec906ea5d9a0b8bd9957f3d751cc">  671</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN0_SHIFT (6U)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a4d1f91c6b3c0e452d804cc00242f00dd">  672</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN0_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST0_BIST_DONE_LAN0_SHIFT)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">/*</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * BIST_OK_LANE1 (RO)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> *</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> * bist_ok of lane1</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> */</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8585dbddf97470930ca89cd7e381c17c">  679</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE1_MASK (0x8U)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac6873e7197b2191d532d28def40760dc">  680</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE1_SHIFT (3U)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1b79d0506d56752514ffdb1ce4d8a35f">  681</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE1_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE1_SHIFT)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/*</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * BIST_OK_LANE0 (RO)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> *</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * bist_ok of lane0</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a598290bffb7e901d4112478592d506d0">  688</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE0_MASK (0x4U)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad4cab08b8730aedac2adcb63688b7fbe">  689</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE0_SHIFT (2U)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa7251c734c5603659d54ec7710092c01">  690</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE0_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST0_BIST_OK_LANE0_SHIFT)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/*</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * BIST_EN_SEL (RW)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> *</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * the source of bist_en sel</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aaabb9e5e2ed0568e7b194cb2ce0d7c36">  697</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9528693d1516ffaa48e1975c8c7fb6aa">  698</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a59ca0ac164909a3de0acbf842663f604">  699</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_SHIFT) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_MASK)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6af60ca894fbd4e99238de2bb2f58126">  700</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SEL_SHIFT)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">/*</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * BIST_EN_SOFT (RW)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> *</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * enable prbs bist test</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a580a436a9e660600716fae24044f31b4">  707</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_MASK (0x1U)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a161c58671415eb5ae7631a1a041749c8">  708</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_SHIFT (0U)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aadf5fd33542afa14f89f8859766786a9">  709</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_SHIFT) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_MASK)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a680dc6cf5bb290ca44e6c11757965146">  710</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST0_BIST_EN_SOFT_SHIFT)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/* Bitfield definition for register: BIST_TEST1 */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/*</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * PRBS_CHECK_NUM (RW)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> *</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * the byte num of prbs bist check num</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a995c7d70e409debcb8339792b913f997">  718</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa05b937e1f0b9652571a16e70d7ccec2">  719</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ac4a6f5594eeab45d8bdaac55fbec2da0">  720</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_SHIFT) &amp; MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_MASK)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9274798e8dcefa3cbd29163b46354bbf">  721</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST1_PRBS_CHECK_NUM_SHIFT)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">/* Bitfield definition for register: BIST_TEST2 */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/*</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * PRBS_SEED (RW)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> *</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * the seed of prbs7</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae4f395b8f35d9a08b4742089d6742f1e">  729</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae2539e88078f38d367edd1c49c50fdc0">  730</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_SHIFT (16U)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a546c11d27e4f8e97c8b6e29602266871">  731</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_SHIFT) &amp; MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_MASK)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a439edacf6c7d9565d0d4a92cff3d830b">  732</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST2_PRBS_SEED_SHIFT)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * PRBS_ERR_THRESHOLD (RW)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * the threshold of prbs bist error</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae98d0a8dcab93ba5fe5c1c3230b2f120">  739</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a37ca991222c11aa3d0aa9fe49ddf7725">  740</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_SHIFT (0U)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa2ad1f92a20298eed3ada90477ec2726">  741</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_SHIFT) &amp; MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_MASK)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0048c156b92467ff5e17e86f43b1c14f">  742</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST2_PRBS_ERR_THRESHOLD_SHIFT)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/* Bitfield definition for register: BIST_TEST3 */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/*</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * PRBS_ERR_NUM_LAN1 (RO)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * the byte num of mismatch data of data lane1 in bist mode</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a73acf3988067ac43416d7e9bf52b4a6a">  750</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN1_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a75a85788b317f7e7cae7731063387626">  751</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN1_SHIFT (16U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a358d621f988add7d7aaf097dc71b09eb">  752</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN1_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN1_SHIFT)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">/*</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * PRBS_ERR_NUM_LAN0 (RO)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> *</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> * the byte num of mismatch data of data lane0 in bist mode</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af75fd67fe84fed953770b6aec9d75276">  759</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN0_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6ec83605ed0d420af2c3b4454f410f87">  760</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN0_SHIFT (0U)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2f75bb9565607b85c772561c852d2154">  761</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN0_MASK) &gt;&gt; MIPI_CSI_PHY_BIST_TEST3_PRBS_ERR_NUM_LAN0_SHIFT)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/* Bitfield definition for register: BURN_IN_TEST0 */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">/*</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> * BURN_IN_OK_CLAN (RO)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> *</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> * burn_in_ok of clock lane</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae3fd88bff30a933602ba9dc6b92c145c">  769</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_CLAN_MASK (0x40U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a262e2aafe6d0a7f555d7a77ef63ba906">  770</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_CLAN_SHIFT (6U)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a536ed4018c8b057ce45a9dcfaecb7578">  771</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_CLAN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_CLAN_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_CLAN_SHIFT)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/*</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * BURN_IN_OK_LAN1 (RO)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> *</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * burn_in_ok of lane1</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> */</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6e877b1fee230901157f1ed08b434fbd">  778</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN1_MASK (0x8U)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6a7dd1645dcd0bd98e666860308735d2">  779</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN1_SHIFT (3U)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9382f351def44163afb67498548352c3">  780</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN1_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN1_SHIFT)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/*</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * BURN_IN_OK_LAN0 (RO)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> *</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * burn_in_ok of lane0</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a52fe205c6e46c4127fcd5e4e0092b26a">  787</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN0_MASK (0x4U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2095153e8e47d83e83a58652a6ff2594">  788</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN0_SHIFT (2U)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#afbd3f8f4929ba4a5ced65efdad07583d">  789</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN0_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_OK_LAN0_SHIFT)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/*</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * BURN_IN_EN_SEL (RW)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> *</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * the source of prbs burn_in_en sel</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ada27e283b2bbf3eee8a87c2957871b3b">  796</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1b592989802f0bbc0c127cb0a1417264">  797</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6edba653af5f189b3f2dab508c83b4eb">  798</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_SHIFT) &amp; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_MASK)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa9cee796f927fb9e2e1e88e839446993">  799</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SEL_SHIFT)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/*</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * BURN_IN_EN_SOFT (RW)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> *</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * enable prbs burn_in test</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0b6122f9d8183524b92d6521e274acc7">  806</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_MASK (0x1U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ab5763287a2d772ad141a032cfb2d6471">  807</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_SHIFT (0U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a63e93732d6d8ebde49fb89e50f7bef72">  808</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_SHIFT) &amp; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_MASK)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aba59a45cadf0d5cc3a4f0bb59b1cae31">  809</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST0_BURN_IN_EN_SOFT_SHIFT)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/* Bitfield definition for register: BURN_IN_TEST1 */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">/*</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * BURN_IN_SEED (RW)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> *</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * the seed of prbs7 for brun-in test</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8fc748d72a8b51738bbe56e77f66660f">  817</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_MASK (0xFFU)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1fde8089103d533ec67e406cc156b9a8">  818</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_SHIFT (0U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af73d308337e5b90d9e7a096148c58322">  819</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_SHIFT) &amp; MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_MASK)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae3a36a5e728312aec62400b3acbc1870">  820</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST1_BURN_IN_SEED_SHIFT)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/* Bitfield definition for register: BURN_IN_TEST2 */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/*</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * BURN_IN_ERR_NUM_LAN1 (RO)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> *</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * the bit num of mismatch data on data lan1 in burn-in mode</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8ea3b860af80c1519128bfbd45a9a67a">  828</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN1_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a828957ea3566ddd712b2caef49221596">  829</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN1_SHIFT (16U)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae5ad881667f4450b4675c6c926cb1353">  830</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN1_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN1_SHIFT)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">/*</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> * BURN_IN_ERR_NUM_LAN0 (RO)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> *</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> * the bit num of mismatch data on data lan0 in burn-in mode</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a05c96e1acb155e6d1ea257c1b692887f">  837</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN0_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a169ca71c8041352cf0ffafc1c1aa61b2">  838</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN0_SHIFT (0U)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a33d12b3af96308632d9096b51f2e48ca">  839</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN0_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST2_BURN_IN_ERR_NUM_LAN0_SHIFT)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/* Bitfield definition for register: BURN_IN_TEST4 */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">/*</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * BURN_IN_ERR_NUM_CLAN (RO)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> *</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * the bit num of mismatch data on clock lane in burn-in mode</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> */</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5ccf607b125768b8a71813ddf040bd9a">  847</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST4_BURN_IN_ERR_NUM_CLAN_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5f3223e2dafad8e39af2193436473158">  848</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST4_BURN_IN_ERR_NUM_CLAN_SHIFT (0U)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a9d9a35fde7e9272c7dddb58af4e4659c">  849</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST4_BURN_IN_ERR_NUM_CLAN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST4_BURN_IN_ERR_NUM_CLAN_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST4_BURN_IN_ERR_NUM_CLAN_SHIFT)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/* Bitfield definition for register: BURN_IN_TEST5 */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">/*</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * BURN_IN_CHECK_NUM_LAN0 (RO)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> *</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * the checked bit num of lane0</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a023c3d6c01b6545f0c91b148bbd207e6">  857</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST5_BURN_IN_CHECK_NUM_LAN0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a14c4f91bf6f3b715f1a6cc34bf86ad8f">  858</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST5_BURN_IN_CHECK_NUM_LAN0_SHIFT (0U)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ad389230ef153833a908362f00a40c455">  859</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST5_BURN_IN_CHECK_NUM_LAN0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST5_BURN_IN_CHECK_NUM_LAN0_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST5_BURN_IN_CHECK_NUM_LAN0_SHIFT)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/* Bitfield definition for register: BURN_IN_TEST6 */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">/*</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> * BURN_IN_CHECKED_NUM_LAN1 (RO)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> *</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> * the checked bit num of lane1</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> */</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a91b89b614c38ac9db0afd9ae8df74186">  867</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST6_BURN_IN_CHECKED_NUM_LAN1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a023211ebaa651049b6f4ecbfc1d6aae4">  868</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST6_BURN_IN_CHECKED_NUM_LAN1_SHIFT (0U)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a328e9bf19ffeb9852d0847e7d0a90b0a">  869</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST6_BURN_IN_CHECKED_NUM_LAN1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST6_BURN_IN_CHECKED_NUM_LAN1_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST6_BURN_IN_CHECKED_NUM_LAN1_SHIFT)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">/* Bitfield definition for register: BURN_IN_TEST9 */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">/*</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * BURN_IN_CHECK_NUM_CLAN (RO)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> *</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * the checked bit num of clock lane</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> */</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa7d1bfb656f9a27069c50ea03067c9f6">  877</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST9_BURN_IN_CHECK_NUM_CLAN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a8a6517fd439a3ba38e9d9b162446c7bd">  878</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST9_BURN_IN_CHECK_NUM_CLAN_SHIFT (0U)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aeff5baba13a9f9e223bc6803328ce6fb">  879</a></span><span class="preprocessor">#define MIPI_CSI_PHY_BURN_IN_TEST9_BURN_IN_CHECK_NUM_CLAN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_BURN_IN_TEST9_BURN_IN_CHECK_NUM_CLAN_MASK) &gt;&gt; MIPI_CSI_PHY_BURN_IN_TEST9_BURN_IN_CHECK_NUM_CLAN_SHIFT)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/* Bitfield definition for register: DEBUG_INFO */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/*</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * DEBUG_MODE_SEL (RW)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> *</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * the debug bus sel</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a401715df8936f9c9d1cc3aa61a3254e7">  887</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af43f7cc4ddbd87981350026e50bbbfda">  888</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aedded9674aa3b1fdf5be2996e11a9136">  889</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_SHIFT) &amp; MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_MASK)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#ae3a86e09a3f6f2af71401e3780ac149e">  890</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_MASK) &gt;&gt; MIPI_CSI_PHY_DEBUG_INFO_DEBUG_MODE_SEL_SHIFT)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/* Bitfield definition for register: DEBUG_CFG_REG0 */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">/*</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * DEBUG_CFG_REG0 (RW)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> *</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * debug config register0</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0ae5adf45901e287070dd95d00a53636">  898</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#acb220814f3795bb6e290ee7973c4528d">  899</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_SHIFT (0U)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#af477d57e29dcb060a269bbe03aca6caa">  900</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_SHIFT) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_MASK)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aab5a2db5376596cc01e2f52853f233a3">  901</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_MASK) &gt;&gt; MIPI_CSI_PHY_DEBUG_CFG_REG0_DEBUG_CFG_REG0_SHIFT)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/* Bitfield definition for register: DEBUG_CFG_REG1 */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">/*</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * DEBUG_CFG_REG1 (RW)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> *</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * debug config register1</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#afab6129730a5b1ae4bab7afc048c5f9d">  909</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aefdfdedd09cbd440609fadd287189943">  910</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_SHIFT (0U)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a290ca4613e17660bbe48cb3826ecd844">  911</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_SHIFT) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_MASK)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a58f2d3c4fc58b3c61dcd2e26e5241113">  912</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_MASK) &gt;&gt; MIPI_CSI_PHY_DEBUG_CFG_REG1_DEBUG_CFG_REG1_SHIFT)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">/* Bitfield definition for register: DEBUG_CFG_REG2 */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">/*</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * DEBUG_CFG_REG2 (RW)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> *</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * debug config register2</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2de631a4135814b168ee04aa1dc60151">  920</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a2303894bdf88af20e2800a8f6689a580">  921</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_SHIFT (0U)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a14f8c98a9e88ce89aaf4bf767af437fc">  922</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_SHIFT) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_MASK)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a13c232d33a7d5e24b63523f9d18dc215">  923</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_MASK) &gt;&gt; MIPI_CSI_PHY_DEBUG_CFG_REG2_DEBUG_CFG_REG2_SHIFT)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">/* Bitfield definition for register: DEBUG_CFG_REG3 */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/*</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * DEBUG_CFG_REG3 (RW)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> *</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> * debug config register3</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a514bab06d7c1e3278b417cc44c3cba21">  931</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a6fd203400ee2e56a403f75847339108c">  932</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_SHIFT (0U)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a62e34740d0df87b7e2d13c868e1eece3">  933</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_SHIFT) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_MASK)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a1ad7259f88fc1fcdb9f732df84d7a7e9">  934</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_MASK) &gt;&gt; MIPI_CSI_PHY_DEBUG_CFG_REG3_DEBUG_CFG_REG3_SHIFT)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">/* Bitfield definition for register: DEBUG_CFG_REG4 */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/*</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * DEBUG_CFG_REG4 (RW)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> *</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> * debug config register4</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> */</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aeb8457eb84a729e0b7483f0d3ee3e513">  942</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a11647c256f0779f5832cce8d5531e490">  943</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_SHIFT (0U)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a5026ab072ee5bb89213ba8a5891227c4">  944</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_SHIFT) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_MASK)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a0a5d881247c4252bebd31c15e2d95cea">  945</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_MASK) &gt;&gt; MIPI_CSI_PHY_DEBUG_CFG_REG4_DEBUG_CFG_REG4_SHIFT)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">/* Bitfield definition for register: DEBUG_CFG_REG5 */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">/*</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * DEBUG_CFG_REG5 (RW)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> *</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * debug config register5</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> */</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a407ff9b983f9907126de399244de8c69">  953</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#aa8514481a7b6fd4d71e20e6ec7a7f025">  954</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_SHIFT (0U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a4fcb9fbabe22d087ab67c6be50a80d84">  955</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_SHIFT) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_MASK)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__phy__regs_8h.html#a14708a7a1731cb947b9e155ae807dad6">  956</a></span><span class="preprocessor">#define MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_MASK) &gt;&gt; MIPI_CSI_PHY_DEBUG_CFG_REG5_DEBUG_CFG_REG5_SHIFT)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_MIPI_CSI_PHY_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html">MIPI_CSI_PHY_Type</a></div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:12</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a04359dd4a904fe5a5edf551d8e4201a0"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a04359dd4a904fe5a5edf551d8e4201a0">MIPI_CSI_PHY_Type::DEBUG_INFO</a></div><div class="ttdeci">__RW uint32_t DEBUG_INFO</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:48</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a07e972b6776cf8cfb7deb7cc248826b8"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a07e972b6776cf8cfb7deb7cc248826b8">MIPI_CSI_PHY_Type::CLANE_PARA</a></div><div class="ttdeci">__RW uint32_t CLANE_PARA</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:21</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a0a717b2bae9dff2861560bb2d8c15d30"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a0a717b2bae9dff2861560bb2d8c15d30">MIPI_CSI_PHY_Type::T_LANE_INIT1</a></div><div class="ttdeci">__RW uint32_t T_LANE_INIT1</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:27</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a0b0cc2ec0d0ccc11a70a16d358fcb61a"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a0b0cc2ec0d0ccc11a70a16d358fcb61a">MIPI_CSI_PHY_Type::ULP_RX_EN</a></div><div class="ttdeci">__RW uint32_t ULP_RX_EN</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:15</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a0b5a3418d31c470d62516fa499366e95"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a0b5a3418d31c470d62516fa499366e95">MIPI_CSI_PHY_Type::BURN_IN_TEST0</a></div><div class="ttdeci">__RW uint32_t BURN_IN_TEST0</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:38</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a15055ac4377cf4e92458de18cfa2dbd8"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a15055ac4377cf4e92458de18cfa2dbd8">MIPI_CSI_PHY_Type::BURN_IN_TEST5</a></div><div class="ttdeci">__R uint32_t BURN_IN_TEST5</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:43</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a17cbef77035f9e8da3415232873d8e4d"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a17cbef77035f9e8da3415232873d8e4d">MIPI_CSI_PHY_Type::BURN_IN_TEST6</a></div><div class="ttdeci">__R uint32_t BURN_IN_TEST6</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:44</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a1dc2971b32d7aac7e148b3bb43539f80"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a1dc2971b32d7aac7e148b3bb43539f80">MIPI_CSI_PHY_Type::CSI_CTL23</a></div><div class="ttdeci">__RW uint32_t CSI_CTL23</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:18</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a240124c1f7f807979e33918e6af368c3"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a240124c1f7f807979e33918e6af368c3">MIPI_CSI_PHY_Type::BIST_TEST0</a></div><div class="ttdeci">__RW uint32_t BIST_TEST0</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:33</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a2542f771d06fe02a79aac3d8fab51d76"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a2542f771d06fe02a79aac3d8fab51d76">MIPI_CSI_PHY_Type::SOFT_RST</a></div><div class="ttdeci">__RW uint32_t SOFT_RST</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:13</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a38a7d536098baa90e44e59ebe5909fd7"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a38a7d536098baa90e44e59ebe5909fd7">MIPI_CSI_PHY_Type::T_LANE_INIT0</a></div><div class="ttdeci">__RW uint32_t T_LANE_INIT0</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:26</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a498dbe2c5280ea42a97ffbb78ec303f8"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a498dbe2c5280ea42a97ffbb78ec303f8">MIPI_CSI_PHY_Type::BIST_TEST3</a></div><div class="ttdeci">__R uint32_t BIST_TEST3</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:36</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a4fe117e244080668d23736e624435d1c"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a4fe117e244080668d23736e624435d1c">MIPI_CSI_PHY_Type::BURN_IN_TEST4</a></div><div class="ttdeci">__R uint32_t BURN_IN_TEST4</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:42</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a514b08fab8a93adb582bfc992dc6e213"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a514b08fab8a93adb582bfc992dc6e213">MIPI_CSI_PHY_Type::BURN_IN_TEST1</a></div><div class="ttdeci">__RW uint32_t BURN_IN_TEST1</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:39</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a63e0ec898757ebb9b36688b4fa66c372"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a63e0ec898757ebb9b36688b4fa66c372">MIPI_CSI_PHY_Type::BURN_IN_TEST9</a></div><div class="ttdeci">__R uint32_t BURN_IN_TEST9</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:46</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a643b9cd96e1a205f23ab5cd97c638552"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a643b9cd96e1a205f23ab5cd97c638552">MIPI_CSI_PHY_Type::CSI_CTL01</a></div><div class="ttdeci">__RW uint32_t CSI_CTL01</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:17</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a68d9012e1740638a41c11cdba1b258d6"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a68d9012e1740638a41c11cdba1b258d6">MIPI_CSI_PHY_Type::DEBUG_CFG_REG5</a></div><div class="ttdeci">__RW uint32_t DEBUG_CFG_REG5</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:56</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a6978a2d35cbbee01bfc403d6c4fbacc6"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a6978a2d35cbbee01bfc403d6c4fbacc6">MIPI_CSI_PHY_Type::DEBUG_CFG_REG2</a></div><div class="ttdeci">__RW uint32_t DEBUG_CFG_REG2</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:52</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a6984b7e1680010a0e29b3d7693859dba"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a6984b7e1680010a0e29b3d7693859dba">MIPI_CSI_PHY_Type::BURN_IN_TEST2</a></div><div class="ttdeci">__R uint32_t BURN_IN_TEST2</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:40</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a74f87b5ad78fb0e098cabf954292bdb5"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a74f87b5ad78fb0e098cabf954292bdb5">MIPI_CSI_PHY_Type::T_HS_TERMEN</a></div><div class="ttdeci">__RW uint32_t T_HS_TERMEN</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:22</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a753c3b790052bbc23a0a24b4a3f8c72e"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a753c3b790052bbc23a0a24b4a3f8c72e">MIPI_CSI_PHY_Type::BIST_TEST1</a></div><div class="ttdeci">__RW uint32_t BIST_TEST1</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:34</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a7cefcedd7d343a1a99f694f0d3ebe07b"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a7cefcedd7d343a1a99f694f0d3ebe07b">MIPI_CSI_PHY_Type::T_HS_SETTLE</a></div><div class="ttdeci">__RW uint32_t T_HS_SETTLE</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:23</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a84bbb0965c172769983b926b68bb66a1"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a84bbb0965c172769983b926b68bb66a1">MIPI_CSI_PHY_Type::DEBUG_CFG_REG1</a></div><div class="ttdeci">__RW uint32_t DEBUG_CFG_REG1</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:50</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a861ff6d4a8b8469968a6e9532104e3d9"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a861ff6d4a8b8469968a6e9532104e3d9">MIPI_CSI_PHY_Type::VOFFCAL_OUT</a></div><div class="ttdeci">__R uint32_t VOFFCAL_OUT</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:16</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a87c6f41f4a57c33009ca963d2235c5c6"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a87c6f41f4a57c33009ca963d2235c5c6">MIPI_CSI_PHY_Type::NE_SWAP</a></div><div class="ttdeci">__RW uint32_t NE_SWAP</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:30</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a89cdd90b9be9771c42c436224ada71b7"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a89cdd90b9be9771c42c436224ada71b7">MIPI_CSI_PHY_Type::BIST_TEST2</a></div><div class="ttdeci">__RW uint32_t BIST_TEST2</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:35</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a8ece1c5697f3c88feb6b2dc1ad394115"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a8ece1c5697f3c88feb6b2dc1ad394115">MIPI_CSI_PHY_Type::MISC_INFO</a></div><div class="ttdeci">__RW uint32_t MISC_INFO</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:31</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_a96c1d4b42da222ee228187dd5b8869d0"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#a96c1d4b42da222ee228187dd5b8869d0">MIPI_CSI_PHY_Type::T_CLANE_INIT</a></div><div class="ttdeci">__RW uint32_t T_CLANE_INIT</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:25</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_abc6601200fde8175512469d9ae8b71bb"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#abc6601200fde8175512469d9ae8b71bb">MIPI_CSI_PHY_Type::DEBUG_CFG_REG3</a></div><div class="ttdeci">__RW uint32_t DEBUG_CFG_REG3</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:53</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_ad50f367dbbd9a397e3046050dee02ac8"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#ad50f367dbbd9a397e3046050dee02ac8">MIPI_CSI_PHY_Type::DEBUG_CFG_REG0</a></div><div class="ttdeci">__RW uint32_t DEBUG_CFG_REG0</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:49</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_ad6a6975204e780825d34347da6368ee1"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#ad6a6975204e780825d34347da6368ee1">MIPI_CSI_PHY_Type::TLPX_CTRL</a></div><div class="ttdeci">__RW uint32_t TLPX_CTRL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:29</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_ad88856e338b9dc6a7cb7401bc6fcbd7d"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#ad88856e338b9dc6a7cb7401bc6fcbd7d">MIPI_CSI_PHY_Type::PHY_RCAL</a></div><div class="ttdeci">__RW uint32_t PHY_RCAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:14</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_ada775428af978f0bfda4e930f319b23f"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#ada775428af978f0bfda4e930f319b23f">MIPI_CSI_PHY_Type::DEBUG_CFG_REG4</a></div><div class="ttdeci">__RW uint32_t DEBUG_CFG_REG4</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:55</div></div>
<div class="ttc" id="astructMIPI__CSI__PHY__Type_html_af03aa94677ad89a8903a482c825ee1af"><div class="ttname"><a href="structMIPI__CSI__PHY__Type.html#af03aa94677ad89a8903a482c825ee1af">MIPI_CSI_PHY_Type::CSI_VINIT</a></div><div class="ttdeci">__RW uint32_t CSI_VINIT</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_phy_regs.h:20</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__mipi__csi__phy__regs_8h.html">hpm_mipi_csi_phy_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:23:55 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
