/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Fri Apr 21 16:32:36 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkpipelined.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_4("C\t1", 3u);
static std::string const __str_literal_7("F", 1u);
static std::string const __str_literal_5("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_3("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_8("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_6("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_1("output.log", 10u);
static std::string const __str_literal_2("w", 1u);


/* Constructor */
MOD_mkpipelined::MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_commit_id(simHdl, "commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_count(simHdl, "count", this, 32u, 0u, (tUInt8)0u),
    INST_d2e(simHdl, "d2e", this, 222u, 2u, (tUInt8)1u, 0u),
    INST_e2w(simHdl, "e2w", this, 126u, 2u, (tUInt8)1u, 0u),
    INST_f2d(simHdl, "f2d", this, 113u, 2u, (tUInt8)1u, 0u),
    INST_fresh_id(simHdl, "fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_fromDmem_rv(simHdl,
		     "fromDmem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromImem_rv(simHdl,
		     "fromImem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromMMIO_rv(simHdl,
		     "fromMMIO_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_lfh(simHdl, "lfh", this, 32u, 0u, (tUInt8)0u),
    INST_mEpoch(simHdl, "mEpoch", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_program_counter_port_0(simHdl, "program_counter_port_0", this, 32u, (tUInt8)0u),
    INST_program_counter_port_1(simHdl, "program_counter_port_1", this, 32u, (tUInt8)0u),
    INST_program_counter_readBeforeLaterWrites_0(simHdl,
						 "program_counter_readBeforeLaterWrites_0",
						 this,
						 1u,
						 (tUInt8)1u),
    INST_program_counter_readBeforeLaterWrites_1(simHdl,
						 "program_counter_readBeforeLaterWrites_1",
						 this,
						 1u,
						 (tUInt8)1u),
    INST_program_counter_register(simHdl, "program_counter_register", this, 32u, 0u, (tUInt8)0u),
    INST_retired(simHdl, "retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rf_0(simHdl, "rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rf_1(simHdl, "rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rf_10(simHdl, "rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rf_11(simHdl, "rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rf_12(simHdl, "rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rf_13(simHdl, "rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rf_14(simHdl, "rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rf_15(simHdl, "rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rf_16(simHdl, "rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rf_17(simHdl, "rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rf_18(simHdl, "rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rf_19(simHdl, "rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rf_2(simHdl, "rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rf_20(simHdl, "rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rf_21(simHdl, "rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rf_22(simHdl, "rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rf_23(simHdl, "rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rf_24(simHdl, "rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rf_25(simHdl, "rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rf_26(simHdl, "rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rf_27(simHdl, "rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rf_28(simHdl, "rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rf_29(simHdl, "rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rf_3(simHdl, "rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rf_30(simHdl, "rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rf_31(simHdl, "rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rf_4(simHdl, "rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rf_5(simHdl, "rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rf_6(simHdl, "rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rf_7(simHdl, "rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rf_8(simHdl, "rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rf_9(simHdl, "rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_scoreboard(simHdl, "scoreboard", this),
    INST_squashed(simHdl, "squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_starting(simHdl, "starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toDmem_rv(simHdl,
		   "toDmem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toImem_rv(simHdl,
		   "toImem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toMMIO_rv(simHdl,
		   "toMMIO_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_toMMIO_rv_port1__read____d557(69u),
    DEF_toDmem_rv_port1__read____d553(69u),
    DEF_toImem_rv_port1__read____d549(69u),
    DEF_d2e_first____d234(222u),
    DEF_e2w_first____d413(126u),
    DEF_f2d_first____d34(113u),
    DEF_fromMMIO_rv_port1__read____d426(69u),
    DEF_fromMMIO_rv_port0__read____d559(69u),
    DEF_toMMIO_rv_port0__read____d291(69u),
    DEF_fromDmem_rv_port1__read____d428(69u),
    DEF_fromDmem_rv_port0__read____d555(69u),
    DEF_toDmem_rv_port0__read____d294(69u),
    DEF_fromImem_rv_port1__read____d37(69u),
    DEF_fromImem_rv_port0__read____d551(69u),
    DEF_toImem_rv_port0__read____d13(69u),
    DEF_TASK_fopen___d11(2863311530u),
    DEF_f2d_first__4_BITS_112_TO_48___d190(65u),
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232(222u),
    DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231(117u),
    DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405(126u),
    DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404(88u),
    DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32(113u),
    DEF__16_CONCAT_program_counter_register_CONCAT_0___d29(69u),
    DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315(69u),
    DEF__1_CONCAT_getMMIOResp_a___d558(69u),
    DEF__1_CONCAT_getDResp_a___d554(69u),
    DEF__1_CONCAT_getIResp_a___d550(69u),
    DEF__0_CONCAT_DONTCARE___d60(69u)
{
  PORT_getIResp_a.setSize(68u);
  PORT_getIResp_a.clear();
  PORT_getDResp_a.setSize(68u);
  PORT_getDResp_a.clear();
  PORT_getMMIOResp_a.setSize(68u);
  PORT_getMMIOResp_a.clear();
  PORT_getIReq.setSize(68u);
  PORT_getIReq.clear();
  PORT_getDReq.setSize(68u);
  PORT_getDReq.clear();
  PORT_getMMIOReq.setSize(68u);
  PORT_getMMIOReq.clear();
  symbol_count = 84u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkpipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "commit_id", SYM_MODULE, &INST_commit_id);
  init_symbol(&symbols[1u], "count", SYM_MODULE, &INST_count);
  init_symbol(&symbols[2u], "d2e", SYM_MODULE, &INST_d2e);
  init_symbol(&symbols[3u], "dEpoch__h8829", SYM_DEF, &DEF_dEpoch__h8829, 1u);
  init_symbol(&symbols[4u], "e2w", SYM_MODULE, &INST_e2w);
  init_symbol(&symbols[5u], "f2d", SYM_MODULE, &INST_f2d);
  init_symbol(&symbols[6u], "fEpoch__h5883", SYM_DEF, &DEF_fEpoch__h5883, 1u);
  init_symbol(&symbols[7u], "fresh_id", SYM_MODULE, &INST_fresh_id);
  init_symbol(&symbols[8u], "fromDmem_rv", SYM_MODULE, &INST_fromDmem_rv);
  init_symbol(&symbols[9u], "fromImem_rv", SYM_MODULE, &INST_fromImem_rv);
  init_symbol(&symbols[10u], "fromMMIO_rv", SYM_MODULE, &INST_fromMMIO_rv);
  init_symbol(&symbols[11u], "getDReq", SYM_PORT, &PORT_getDReq, 68u);
  init_symbol(&symbols[12u], "getDResp_a", SYM_PORT, &PORT_getDResp_a, 68u);
  init_symbol(&symbols[13u], "getIReq", SYM_PORT, &PORT_getIReq, 68u);
  init_symbol(&symbols[14u], "getIResp_a", SYM_PORT, &PORT_getIResp_a, 68u);
  init_symbol(&symbols[15u], "getMMIOReq", SYM_PORT, &PORT_getMMIOReq, 68u);
  init_symbol(&symbols[16u], "getMMIOResp_a", SYM_PORT, &PORT_getMMIOResp_a, 68u);
  init_symbol(&symbols[17u], "imm__h8892", SYM_DEF, &DEF_imm__h8892, 32u);
  init_symbol(&symbols[18u], "lfh", SYM_MODULE, &INST_lfh);
  init_symbol(&symbols[19u], "mEpoch", SYM_MODULE, &INST_mEpoch);
  init_symbol(&symbols[20u], "program_counter_port_0", SYM_MODULE, &INST_program_counter_port_0);
  init_symbol(&symbols[21u], "program_counter_port_1", SYM_MODULE, &INST_program_counter_port_1);
  init_symbol(&symbols[22u],
	      "program_counter_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_program_counter_readBeforeLaterWrites_0);
  init_symbol(&symbols[23u],
	      "program_counter_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_program_counter_readBeforeLaterWrites_1);
  init_symbol(&symbols[24u], "program_counter_register", SYM_MODULE, &INST_program_counter_register);
  init_symbol(&symbols[25u], "RL_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[26u], "RL_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[27u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[28u], "RL_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[29u], "RL_doTic", SYM_RULE);
  init_symbol(&symbols[30u], "RL_execute", SYM_RULE);
  init_symbol(&symbols[31u], "RL_fetch", SYM_RULE);
  init_symbol(&symbols[32u], "RL_program_counter_canonicalize", SYM_RULE);
  init_symbol(&symbols[33u], "RL_writeback", SYM_RULE);
  init_symbol(&symbols[34u], "rd_idx__h11730", SYM_DEF, &DEF_rd_idx__h11730, 5u);
  init_symbol(&symbols[35u], "rd_idx__h5909", SYM_DEF, &DEF_rd_idx__h5909, 5u);
  init_symbol(&symbols[36u], "retired", SYM_MODULE, &INST_retired);
  init_symbol(&symbols[37u], "rf_0", SYM_MODULE, &INST_rf_0);
  init_symbol(&symbols[38u], "rf_1", SYM_MODULE, &INST_rf_1);
  init_symbol(&symbols[39u], "rf_10", SYM_MODULE, &INST_rf_10);
  init_symbol(&symbols[40u], "rf_11", SYM_MODULE, &INST_rf_11);
  init_symbol(&symbols[41u], "rf_12", SYM_MODULE, &INST_rf_12);
  init_symbol(&symbols[42u], "rf_13", SYM_MODULE, &INST_rf_13);
  init_symbol(&symbols[43u], "rf_14", SYM_MODULE, &INST_rf_14);
  init_symbol(&symbols[44u], "rf_15", SYM_MODULE, &INST_rf_15);
  init_symbol(&symbols[45u], "rf_16", SYM_MODULE, &INST_rf_16);
  init_symbol(&symbols[46u], "rf_17", SYM_MODULE, &INST_rf_17);
  init_symbol(&symbols[47u], "rf_18", SYM_MODULE, &INST_rf_18);
  init_symbol(&symbols[48u], "rf_19", SYM_MODULE, &INST_rf_19);
  init_symbol(&symbols[49u], "rf_2", SYM_MODULE, &INST_rf_2);
  init_symbol(&symbols[50u], "rf_20", SYM_MODULE, &INST_rf_20);
  init_symbol(&symbols[51u], "rf_21", SYM_MODULE, &INST_rf_21);
  init_symbol(&symbols[52u], "rf_22", SYM_MODULE, &INST_rf_22);
  init_symbol(&symbols[53u], "rf_23", SYM_MODULE, &INST_rf_23);
  init_symbol(&symbols[54u], "rf_24", SYM_MODULE, &INST_rf_24);
  init_symbol(&symbols[55u], "rf_25", SYM_MODULE, &INST_rf_25);
  init_symbol(&symbols[56u], "rf_26", SYM_MODULE, &INST_rf_26);
  init_symbol(&symbols[57u], "rf_27", SYM_MODULE, &INST_rf_27);
  init_symbol(&symbols[58u], "rf_28", SYM_MODULE, &INST_rf_28);
  init_symbol(&symbols[59u], "rf_29", SYM_MODULE, &INST_rf_29);
  init_symbol(&symbols[60u], "rf_3", SYM_MODULE, &INST_rf_3);
  init_symbol(&symbols[61u], "rf_30", SYM_MODULE, &INST_rf_30);
  init_symbol(&symbols[62u], "rf_31", SYM_MODULE, &INST_rf_31);
  init_symbol(&symbols[63u], "rf_4", SYM_MODULE, &INST_rf_4);
  init_symbol(&symbols[64u], "rf_5", SYM_MODULE, &INST_rf_5);
  init_symbol(&symbols[65u], "rf_6", SYM_MODULE, &INST_rf_6);
  init_symbol(&symbols[66u], "rf_7", SYM_MODULE, &INST_rf_7);
  init_symbol(&symbols[67u], "rf_8", SYM_MODULE, &INST_rf_8);
  init_symbol(&symbols[68u], "rf_9", SYM_MODULE, &INST_rf_9);
  init_symbol(&symbols[69u], "rs1_idx__h5907", SYM_DEF, &DEF_rs1_idx__h5907, 5u);
  init_symbol(&symbols[70u], "rs2_idx__h5908", SYM_DEF, &DEF_rs2_idx__h5908, 5u);
  init_symbol(&symbols[71u], "rv1__h8832", SYM_DEF, &DEF_rv1__h8832, 32u);
  init_symbol(&symbols[72u], "scoreboard", SYM_MODULE, &INST_scoreboard);
  init_symbol(&symbols[73u], "squashed", SYM_MODULE, &INST_squashed);
  init_symbol(&symbols[74u], "starting", SYM_MODULE, &INST_starting);
  init_symbol(&symbols[75u], "starting__h4710", SYM_DEF, &DEF_starting__h4710, 1u);
  init_symbol(&symbols[76u], "toDmem_rv", SYM_MODULE, &INST_toDmem_rv);
  init_symbol(&symbols[77u], "toImem_rv", SYM_MODULE, &INST_toImem_rv);
  init_symbol(&symbols[78u], "toMMIO_rv", SYM_MODULE, &INST_toMMIO_rv);
  init_symbol(&symbols[79u], "x__h9175", SYM_DEF, &DEF_x__h9175, 12u);
  init_symbol(&symbols[80u], "x__h9223", SYM_DEF, &DEF_x__h9223, 12u);
  init_symbol(&symbols[81u], "x__h9293", SYM_DEF, &DEF_x__h9293, 13u);
  init_symbol(&symbols[82u], "x__h9456", SYM_DEF, &DEF_x__h9456, 21u);
  init_symbol(&symbols[83u], "y__h8864", SYM_DEF, &DEF_y__h8864, 1u);
}


/* Rule actions */

void MOD_mkpipelined::RL_program_counter_canonicalize()
{
  tUInt32 DEF_x__h1726;
  tUInt32 DEF_x_wget__h1489;
  DEF_def__h10789 = INST_program_counter_register.METH_read();
  DEF_x_wget__h1489 = INST_program_counter_port_1.METH_wget();
  DEF_x_wget__h1440 = INST_program_counter_port_0.METH_wget();
  DEF_def__h1753 = INST_program_counter_port_0.METH_whas() ? DEF_x_wget__h1440 : DEF_def__h10789;
  DEF_x__h1726 = INST_program_counter_port_1.METH_whas() ? DEF_x_wget__h1489 : DEF_def__h1753;
  INST_program_counter_register.METH_write(DEF_x__h1726);
}

void MOD_mkpipelined::RL_doTic()
{
  tUInt32 DEF_x__h4671;
  tUInt32 DEF_x__h4690;
  DEF_x__h4690 = INST_count.METH_read();
  DEF_x__h4671 = DEF_x__h4690 + 1u;
  INST_count.METH_write(DEF_x__h4671);
}

void MOD_mkpipelined::RL_do_tic_logging()
{
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_starting__h4710 = INST_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4710)
      DEF_TASK_fopen___d11 = dollar_fopen("s,s", &__str_literal_1, &__str_literal_2);
    else
      DEF_TASK_fopen___d11 = 2863311530u;
  if (DEF_starting__h4710)
    INST_lfh.METH_write(DEF_TASK_fopen___d11);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4710)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d11, &__str_literal_3);
  if (DEF_starting__h4710)
    INST_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_4);
}

void MOD_mkpipelined::RL_fetch()
{
  tUInt64 DEF_x__h5459;
  tUInt32 DEF_x__h5214;
  tUInt32 DEF_x__h5339;
  tUInt32 DEF_x__h5817;
  tUInt64 DEF_v__h5445;
  DEF_signed_0___d28 = 0u;
  DEF_v__h5445 = INST_fresh_id.METH_read();
  DEF_def__h10789 = INST_program_counter_register.METH_read();
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_y__h8864 = INST_mEpoch.METH_read();
  DEF_x__h5817 = DEF_def__h10789;
  DEF_x__h5214 = DEF_x__h5817 + 4u;
  DEF_x__h5339 = INST_program_counter_readBeforeLaterWrites_0.METH_read() ? DEF_x__h5214 : DEF_def__h10789;
  DEF_x__h5459 = 281474976710655llu & (DEF_v__h5445 + 1llu);
  DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32.set_bits_in_word((tUInt32)(DEF_def__h10789 >> 15u),
										3u,
										0u,
										17u).set_whole_word((((tUInt32)(32767u & DEF_def__h10789)) << 17u) | (tUInt32)(DEF_x__h5214 >> 15u),
												    2u).set_whole_word(((((tUInt32)(32767u & DEF_x__h5214)) << 17u) | (((tUInt32)(DEF_y__h8864)) << 16u)) | (tUInt32)(DEF_v__h5445 >> 32u),
														       1u).set_whole_word((tUInt32)(DEF_v__h5445),
																	  0u);
  DEF__16_CONCAT_program_counter_register_CONCAT_0___d29.set_bits_in_word((tUInt8)16u,
									  2u,
									  0u,
									  5u).set_whole_word(DEF_def__h10789,
											     1u).set_whole_word(0u, 0u);
  INST_program_counter_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  INST_program_counter_port_0.METH_wset(DEF_x__h5339);
  INST_fresh_id.METH_write(DEF_x__h5459);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_lfh___d12,
		    &__str_literal_5,
		    DEF_v__h5445,
		    DEF_v__h5445,
		    (tUInt8)0u);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d12,
		    &__str_literal_6,
		    DEF_v__h5445,
		    DEF_signed_0___d28,
		    &__str_literal_7);
  }
  INST_toImem_rv.METH_port0__write(DEF__16_CONCAT_program_counter_register_CONCAT_0___d29);
  INST_f2d.METH_enq(DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32);
}

void MOD_mkpipelined::RL_decode()
{
  tUInt8 DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d80;
  tUInt8 DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d79;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BIT_25_04___d105;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d86;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d87;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d95;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d89;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d91;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d98;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d100;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d75;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b0___d64;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b100___d67;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b101___d68;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d160;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d65;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d62;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d66;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d63;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_02_EQ_ETC___d103;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_17_EQ_ETC___d118;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b1___d85;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_17_EQ_ETC___d120;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_37_ETC___d146;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b0___d84;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d152;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_3__ETC___d127;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d88;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d155;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d158;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d159;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_ETC___d185;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d143;
  tUInt32 DEF_x__h7643;
  tUInt32 DEF_x__h8663;
  tUInt8 DEF_x__h6538;
  tUInt8 DEF_x__h6151;
  tUInt8 DEF_x__h6624;
  tUInt8 DEF_x__h6498;
  tUInt8 DEF_x__h6827;
  tUInt32 DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d137;
  tUInt32 DEF_imemInst__h5879;
  tUInt64 DEF_current_id__h5884;
  tUInt32 DEF__read__h2837;
  tUInt32 DEF__read__h2868;
  tUInt32 DEF__read__h2899;
  tUInt32 DEF__read__h2930;
  tUInt32 DEF__read__h2961;
  tUInt32 DEF__read__h2992;
  tUInt32 DEF__read__h3023;
  tUInt32 DEF__read__h3054;
  tUInt32 DEF__read__h3085;
  tUInt32 DEF__read__h3116;
  tUInt32 DEF__read__h3147;
  tUInt32 DEF__read__h3178;
  tUInt32 DEF__read__h3209;
  tUInt32 DEF__read__h3240;
  tUInt32 DEF__read__h3271;
  tUInt32 DEF__read__h3302;
  tUInt32 DEF__read__h3333;
  tUInt32 DEF__read__h3364;
  tUInt32 DEF__read__h3395;
  tUInt32 DEF__read__h3426;
  tUInt32 DEF__read__h3457;
  tUInt32 DEF__read__h3488;
  tUInt32 DEF__read__h3519;
  tUInt32 DEF__read__h3550;
  tUInt32 DEF__read__h3581;
  tUInt32 DEF__read__h3612;
  tUInt32 DEF__read__h3643;
  tUInt32 DEF__read__h3674;
  tUInt32 DEF__read__h3705;
  tUInt32 DEF__read__h3736;
  tUInt32 DEF__read__h3767;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d57;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d74;
  DEF_f2d_first____d34 = INST_f2d.METH_first();
  DEF_fromImem_rv_port1__read____d37 = INST_fromImem_rv.METH_port1__read();
  DEF_rd_idx__h5909 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 7u, 5u);
  DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45 = INST_scoreboard.METH_search3(DEF_rd_idx__h5909);
  DEF_rs1_idx__h5907 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 15u, 5u);
  DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 = INST_scoreboard.METH_search1(DEF_rs1_idx__h5907);
  DEF_rs2_idx__h5908 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 20u, 5u);
  DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42 = INST_scoreboard.METH_search2(DEF_rs2_idx__h5908);
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d57 = (!DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 && !DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42) && !DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45;
  DEF__read__h3767 = INST_rf_31.METH_read();
  DEF__read__h3674 = INST_rf_28.METH_read();
  DEF__read__h3736 = INST_rf_30.METH_read();
  DEF__read__h3705 = INST_rf_29.METH_read();
  DEF__read__h3643 = INST_rf_27.METH_read();
  DEF__read__h3612 = INST_rf_26.METH_read();
  DEF__read__h3581 = INST_rf_25.METH_read();
  DEF__read__h3550 = INST_rf_24.METH_read();
  DEF__read__h3519 = INST_rf_23.METH_read();
  DEF__read__h3457 = INST_rf_21.METH_read();
  DEF__read__h3488 = INST_rf_22.METH_read();
  DEF__read__h3426 = INST_rf_20.METH_read();
  DEF__read__h3395 = INST_rf_19.METH_read();
  DEF__read__h3364 = INST_rf_18.METH_read();
  DEF__read__h3333 = INST_rf_17.METH_read();
  DEF__read__h3271 = INST_rf_15.METH_read();
  DEF__read__h3302 = INST_rf_16.METH_read();
  DEF__read__h3240 = INST_rf_14.METH_read();
  DEF__read__h3209 = INST_rf_13.METH_read();
  DEF__read__h3178 = INST_rf_12.METH_read();
  DEF__read__h3147 = INST_rf_11.METH_read();
  DEF__read__h3085 = INST_rf_9.METH_read();
  DEF__read__h3116 = INST_rf_10.METH_read();
  DEF__read__h3054 = INST_rf_8.METH_read();
  DEF__read__h3023 = INST_rf_7.METH_read();
  DEF__read__h2992 = INST_rf_6.METH_read();
  DEF__read__h2961 = INST_rf_5.METH_read();
  DEF__read__h2899 = INST_rf_3.METH_read();
  DEF__read__h2930 = INST_rf_4.METH_read();
  DEF__read__h2868 = INST_rf_2.METH_read();
  DEF__read__h2837 = INST_rf_1.METH_read();
  DEF_y__h8864 = INST_mEpoch.METH_read();
  wop_primExtractWide(65u,
		      113u,
		      DEF_f2d_first____d34,
		      32u,
		      112u,
		      32u,
		      48u,
		      DEF_f2d_first__4_BITS_112_TO_48___d190);
  DEF_imemInst__h5879 = DEF_fromImem_rv_port1__read____d37.get_whole_word(0u);
  DEF_current_id__h5884 = primExtract64(48u, 113u, DEF_f2d_first____d34, 32u, 47u, 32u, 0u);
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d137 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word32(0u,
													      20u,
													      12u);
  DEF_x__h6827 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h6498 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h6624 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h6151 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h6538 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 12u, 3u);
  DEF_fEpoch__h5883 = DEF_f2d_first____d34.get_bits_in_word8(1u, 16u, 1u);
  DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 = DEF_fEpoch__h5883 == DEF_y__h8864;
  switch (DEF_rs2_idx__h5908) {
  case (tUInt8)0u:
    DEF_x__h8663 = 0u;
    break;
  case (tUInt8)1u:
    DEF_x__h8663 = DEF__read__h2837;
    break;
  case (tUInt8)2u:
    DEF_x__h8663 = DEF__read__h2868;
    break;
  case (tUInt8)3u:
    DEF_x__h8663 = DEF__read__h2899;
    break;
  case (tUInt8)4u:
    DEF_x__h8663 = DEF__read__h2930;
    break;
  case (tUInt8)5u:
    DEF_x__h8663 = DEF__read__h2961;
    break;
  case (tUInt8)6u:
    DEF_x__h8663 = DEF__read__h2992;
    break;
  case (tUInt8)7u:
    DEF_x__h8663 = DEF__read__h3023;
    break;
  case (tUInt8)8u:
    DEF_x__h8663 = DEF__read__h3054;
    break;
  case (tUInt8)9u:
    DEF_x__h8663 = DEF__read__h3085;
    break;
  case (tUInt8)10u:
    DEF_x__h8663 = DEF__read__h3116;
    break;
  case (tUInt8)11u:
    DEF_x__h8663 = DEF__read__h3147;
    break;
  case (tUInt8)12u:
    DEF_x__h8663 = DEF__read__h3178;
    break;
  case (tUInt8)13u:
    DEF_x__h8663 = DEF__read__h3209;
    break;
  case (tUInt8)14u:
    DEF_x__h8663 = DEF__read__h3240;
    break;
  case (tUInt8)15u:
    DEF_x__h8663 = DEF__read__h3271;
    break;
  case (tUInt8)16u:
    DEF_x__h8663 = DEF__read__h3302;
    break;
  case (tUInt8)17u:
    DEF_x__h8663 = DEF__read__h3333;
    break;
  case (tUInt8)18u:
    DEF_x__h8663 = DEF__read__h3364;
    break;
  case (tUInt8)19u:
    DEF_x__h8663 = DEF__read__h3395;
    break;
  case (tUInt8)20u:
    DEF_x__h8663 = DEF__read__h3426;
    break;
  case (tUInt8)21u:
    DEF_x__h8663 = DEF__read__h3457;
    break;
  case (tUInt8)22u:
    DEF_x__h8663 = DEF__read__h3488;
    break;
  case (tUInt8)23u:
    DEF_x__h8663 = DEF__read__h3519;
    break;
  case (tUInt8)24u:
    DEF_x__h8663 = DEF__read__h3550;
    break;
  case (tUInt8)25u:
    DEF_x__h8663 = DEF__read__h3581;
    break;
  case (tUInt8)26u:
    DEF_x__h8663 = DEF__read__h3612;
    break;
  case (tUInt8)27u:
    DEF_x__h8663 = DEF__read__h3643;
    break;
  case (tUInt8)28u:
    DEF_x__h8663 = DEF__read__h3674;
    break;
  case (tUInt8)29u:
    DEF_x__h8663 = DEF__read__h3705;
    break;
  case (tUInt8)30u:
    DEF_x__h8663 = DEF__read__h3736;
    break;
  case (tUInt8)31u:
    DEF_x__h8663 = DEF__read__h3767;
    break;
  default:
    DEF_x__h8663 = 2863311530u;
  }
  switch (DEF_rs1_idx__h5907) {
  case (tUInt8)0u:
    DEF_x__h7643 = 0u;
    break;
  case (tUInt8)1u:
    DEF_x__h7643 = DEF__read__h2837;
    break;
  case (tUInt8)2u:
    DEF_x__h7643 = DEF__read__h2868;
    break;
  case (tUInt8)3u:
    DEF_x__h7643 = DEF__read__h2899;
    break;
  case (tUInt8)4u:
    DEF_x__h7643 = DEF__read__h2930;
    break;
  case (tUInt8)5u:
    DEF_x__h7643 = DEF__read__h2961;
    break;
  case (tUInt8)6u:
    DEF_x__h7643 = DEF__read__h2992;
    break;
  case (tUInt8)7u:
    DEF_x__h7643 = DEF__read__h3023;
    break;
  case (tUInt8)8u:
    DEF_x__h7643 = DEF__read__h3054;
    break;
  case (tUInt8)9u:
    DEF_x__h7643 = DEF__read__h3085;
    break;
  case (tUInt8)10u:
    DEF_x__h7643 = DEF__read__h3116;
    break;
  case (tUInt8)11u:
    DEF_x__h7643 = DEF__read__h3147;
    break;
  case (tUInt8)12u:
    DEF_x__h7643 = DEF__read__h3178;
    break;
  case (tUInt8)13u:
    DEF_x__h7643 = DEF__read__h3209;
    break;
  case (tUInt8)14u:
    DEF_x__h7643 = DEF__read__h3240;
    break;
  case (tUInt8)15u:
    DEF_x__h7643 = DEF__read__h3271;
    break;
  case (tUInt8)16u:
    DEF_x__h7643 = DEF__read__h3302;
    break;
  case (tUInt8)17u:
    DEF_x__h7643 = DEF__read__h3333;
    break;
  case (tUInt8)18u:
    DEF_x__h7643 = DEF__read__h3364;
    break;
  case (tUInt8)19u:
    DEF_x__h7643 = DEF__read__h3395;
    break;
  case (tUInt8)20u:
    DEF_x__h7643 = DEF__read__h3426;
    break;
  case (tUInt8)21u:
    DEF_x__h7643 = DEF__read__h3457;
    break;
  case (tUInt8)22u:
    DEF_x__h7643 = DEF__read__h3488;
    break;
  case (tUInt8)23u:
    DEF_x__h7643 = DEF__read__h3519;
    break;
  case (tUInt8)24u:
    DEF_x__h7643 = DEF__read__h3550;
    break;
  case (tUInt8)25u:
    DEF_x__h7643 = DEF__read__h3581;
    break;
  case (tUInt8)26u:
    DEF_x__h7643 = DEF__read__h3612;
    break;
  case (tUInt8)27u:
    DEF_x__h7643 = DEF__read__h3643;
    break;
  case (tUInt8)28u:
    DEF_x__h7643 = DEF__read__h3674;
    break;
  case (tUInt8)29u:
    DEF_x__h7643 = DEF__read__h3705;
    break;
  case (tUInt8)30u:
    DEF_x__h7643 = DEF__read__h3736;
    break;
  case (tUInt8)31u:
    DEF_x__h7643 = DEF__read__h3767;
    break;
  default:
    DEF_x__h7643 = 2863311530u;
  }
  DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d143 = DEF_rs1_idx__h5907 == (tUInt8)0u;
  switch (DEF_x__h6151) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_ETC___d185 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_ETC___d185 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_ETC___d185 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_ETC___d185 = (tUInt8)2u;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_ETC___d185 = (tUInt8)4u;
  }
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d159 = DEF_x__h6151 == (tUInt8)24u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b0___d84 = DEF_x__h6538 == (tUInt8)0u;
  switch (DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d137) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_37_ETC___d146 = DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d143;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_37_ETC___d146 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d137 == 261u && DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d143;
  }
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b1___d85 = DEF_x__h6538 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_17_EQ_ETC___d118 = DEF_x__h6827 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_17_EQ_ETC___d120 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_17_EQ_ETC___d118 || DEF_x__h6827 == (tUInt8)32u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_02_EQ_ETC___d103 = DEF_x__h6624 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d65 = DEF_x__h6151 == (tUInt8)12u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d63 = DEF_x__h6151 == (tUInt8)27u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d66 = DEF_x__h6151 == (tUInt8)25u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d62 = DEF_x__h6151 == (tUInt8)13u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d160 = DEF_x__h6151 == (tUInt8)8u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b101___d68 = DEF_x__h6151 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b100___d67 = DEF_x__h6151 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d75 = DEF_rd_idx__h5909 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b0___d64 = DEF_x__h6151 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d74 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d62 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d63 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b0___d64 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d65 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d66 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b100___d67 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b101___d68)))));
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d100 = DEF_x__h6538 == (tUInt8)7u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d98 = DEF_x__h6538 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d91 = DEF_x__h6538 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d89 = DEF_x__h6538 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d87 = DEF_x__h6538 == (tUInt8)2u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d95 = DEF_x__h6538 == (tUInt8)3u;
  switch (DEF_x__h6538) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_3__ETC___d127 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_17_EQ_ETC___d120;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_3__ETC___d127 = (((((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b1___d85 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d87) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d95) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d89) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d98) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d100) && DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_17_EQ_ETC___d118;
  }
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d86 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b0___d84 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b1___d85;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d88 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d86 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d87;
  switch (DEF_x__h6498) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d152 = (((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d86 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d89) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d91) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d98) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d100;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d152 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b0___d84;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d152 = DEF_x__h6498 == (tUInt8)111u || (DEF_x__h6498 == (tUInt8)115u && (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b0___d84 && (DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d75 && DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_37_ETC___d146)));
  }
  switch (DEF_x__h6498) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d155 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d88;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d155 = DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_3__ETC___d127;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d155 = DEF_x__h6498 == (tUInt8)55u || DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d152;
  }
  DEF_NOT_fromImem_rv_port1__read__7_BIT_25_04___d105 = !DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u,
													      25u,
													      1u);
  switch (DEF_x__h6498) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d158 = (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d88 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d89) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d91;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d158 = (((((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b0___d84 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d87) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d95) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d89) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d98) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d100) || (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ_0b1___d85 ? DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_02_EQ_ETC___d103 && DEF_NOT_fromImem_rv_port1__read__7_BIT_25_04___d105 : DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_3_EQ__ETC___d91 && ((DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_02_EQ_ETC___d103 || DEF_x__h6624 == (tUInt8)16u) && DEF_NOT_fromImem_rv_port1__read__7_BIT_25_04___d105));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d158 = DEF_x__h6498 == (tUInt8)23u || DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d155;
  }
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59 = DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d57 || !DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36;
  DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d79 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 && (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d57 && (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d74 && !DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d75));
  DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d80 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 && DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d57;
  DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231.set_bits_in_word((tUInt32)(DEF_x__h7643 >> 11u),
										 3u,
										 0u,
										 21u).set_whole_word((((tUInt32)(2047u & DEF_x__h7643)) << 21u) | (tUInt32)(DEF_x__h8663 >> 11u),
												     2u).set_whole_word(((((tUInt32)(2047u & DEF_x__h8663)) << 21u) | (((tUInt32)(DEF_rd_idx__h5909)) << 16u)) | (tUInt32)(DEF_current_id__h5884 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_current_id__h5884),
																	   0u);
  DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232.set_bits_in_word(1073741823u & (((((((((tUInt32)(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d158)) << 29u) | (((tUInt32)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d159 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b0___d64 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d160 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d65 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d66 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b100___d67)))))) << 28u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d159 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d160 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d65))) << 27u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d74)) << 26u)) | (((tUInt32)(((((DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b0___d64 || DEF_x__h6151 == (tUInt8)1u) || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b100___d67) || DEF_x__h6151 == (tUInt8)6u) || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d66) || ((DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b101___d68 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d62) || ((DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d160 || DEF_x__h6151 == (tUInt8)9u) || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d159 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_0b_ETC___d63))))) << 25u)) | (((tUInt32)(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_1_EQ_ETC___d185)) << 22u)) | (tUInt32)(DEF_imemInst__h5879 >> 10u)),
										 6u,
										 0u,
										 30u).set_whole_word((((tUInt32)(1023u & DEF_imemInst__h5879)) << 22u) | primExtract32(22u,
																				       65u,
																				       DEF_f2d_first__4_BITS_112_TO_48___d190,
																				       32u,
																				       64u,
																				       32u,
																				       43u),
												     5u).set_whole_word(primExtract32(32u,
																      65u,
																      DEF_f2d_first__4_BITS_112_TO_48___d190,
																      32u,
																      42u,
																      32u,
																      11u),
															4u).set_whole_word((DEF_f2d_first__4_BITS_112_TO_48___d190.get_bits_in_word32(0u,
																								      0u,
																								      11u) << 21u) | DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231.get_bits_in_word32(3u,
																																				      0u,
																																				      21u),
																	   3u).set_whole_word(DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231.get_whole_word(2u),
																			      2u).set_whole_word(DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231.get_whole_word(1u),
																						 1u).set_whole_word(DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231.get_whole_word(0u),
																								    0u);
  DEF__0_CONCAT_DONTCARE___d60.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59)
    INST_f2d.METH_deq();
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59)
    INST_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d60);
  if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d79)
    INST_scoreboard.METH_insert(DEF_rd_idx__h5909);
  if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d80)
    INST_d2e.METH_enq(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232);
}

void MOD_mkpipelined::RL_execute()
{
  tUInt32 DEF_x__h9705;
  tUInt8 DEF_x__h10664;
  tUInt8 DEF_shift_amount__h9054;
  tUInt8 DEF_x__h10278;
  tUInt8 DEF_x__h10271;
  tUInt8 DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d322;
  tUInt8 DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d306;
  tUInt8 DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d359;
  tUInt8 DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_37_ETC___d411;
  tUInt8 DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d305;
  tUInt8 DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d286;
  tUInt8 DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d287;
  tUInt8 DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d288;
  tUInt8 DEF_d2e_first__34_BITS_116_TO_85_44_ULT_d2e_first__ETC___d345;
  tUInt8 DEF_d2e_first__34_BITS_116_TO_85_44_SLT_d2e_first__ETC___d341;
  tUInt8 DEF_d2e_first__34_BITS_116_TO_85_44_EQ_d2e_first___ETC___d337;
  tUInt8 DEF_req_byte_en__h9679;
  tUInt32 DEF_x__h10759;
  tUInt32 DEF_x__h9706;
  tUInt8 DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d304;
  tUInt32 DEF_data__h10342;
  tUInt8 DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351;
  tUInt32 DEF__theResult___fst__h10542;
  tUInt32 DEF_nextPC__h10525;
  tUInt32 DEF__theResult___fst__h10522;
  tUInt32 DEF_v__h9911;
  tUInt32 DEF_v__h9946;
  tUInt32 DEF__theResult___fst__h10456;
  tUInt8 DEF_d2e_first__34_BITS_188_TO_186_24_EQ_0b110___d325;
  tUInt32 DEF_nextPc__h10345;
  tUInt32 DEF_rd_val__h10118;
  tUInt32 DEF_rd_val__h10114;
  tUInt32 DEF_data__h8894;
  tUInt8 DEF_d2e_first__34_BIT_184___d326;
  tUInt8 DEF_d2e_first__34_BIT_185___d327;
  tUInt8 DEF_d2e_first__34_BIT_187___d307;
  tUInt8 DEF_d2e_first__34_BIT_212___d369;
  tUInt8 DEF_offset__h8899;
  tUInt8 DEF_x__h10912;
  tUInt8 DEF_funct3__h10116;
  tUInt32 DEF_alu_src2__h10115;
  tUInt8 DEF_shamt__h10121;
  tUInt8 DEF_rd_idx__h8834;
  tUInt32 DEF_rv2__h8833;
  tUInt32 DEF_ppc__h8831;
  tUInt32 DEF_pc__h8830;
  tUInt64 DEF_current_id__h8835;
  DEF_d2e_first____d234 = INST_d2e.METH_first();
  DEF_d2e_first__34_BIT_188___d239 = DEF_d2e_first____d234.get_bits_in_word8(5u, 28u, 1u);
  DEF_def__h10789 = INST_program_counter_register.METH_read();
  DEF_x_wget__h1440 = INST_program_counter_port_0.METH_wget();
  DEF_y__h8864 = INST_mEpoch.METH_read();
  DEF_current_id__h8835 = primExtract64(48u, 222u, DEF_d2e_first____d234, 32u, 47u, 32u, 0u);
  DEF_ppc__h8831 = primExtract32(32u, 222u, DEF_d2e_first____d234, 32u, 149u, 32u, 118u);
  DEF_pc__h8830 = primExtract32(32u, 222u, DEF_d2e_first____d234, 32u, 181u, 32u, 150u);
  DEF_rv1__h8832 = primExtract32(32u, 222u, DEF_d2e_first____d234, 32u, 116u, 32u, 85u);
  DEF_rv2__h8833 = primExtract32(32u, 222u, DEF_d2e_first____d234, 32u, 84u, 32u, 53u);
  DEF_x__h9175 = DEF_d2e_first____d234.get_bits_in_word32(6u, 10u, 12u);
  DEF_rd_idx__h8834 = DEF_d2e_first____d234.get_bits_in_word8(1u, 16u, 5u);
  DEF_funct3__h10116 = DEF_d2e_first____d234.get_bits_in_word8(6u, 2u, 3u);
  DEF_x__h10912 = DEF_d2e_first____d234.get_bits_in_word8(6u, 2u, 2u);
  DEF_d2e_first__34_BIT_213___d260 = DEF_d2e_first____d234.get_bits_in_word8(6u, 21u, 1u);
  DEF_d2e_first__34_BIT_217___d245 = DEF_d2e_first____d234.get_bits_in_word8(6u, 25u, 1u);
  DEF_d2e_first__34_BIT_212___d369 = DEF_d2e_first____d234.get_bits_in_word8(6u, 20u, 1u);
  DEF_d2e_first__34_BIT_185___d327 = DEF_d2e_first____d234.get_bits_in_word8(5u, 25u, 1u);
  DEF_d2e_first__34_BIT_187___d307 = DEF_d2e_first____d234.get_bits_in_word8(5u, 27u, 1u);
  DEF_d2e_first__34_BIT_184___d326 = DEF_d2e_first____d234.get_bits_in_word8(5u, 24u, 1u);
  DEF_dEpoch__h8829 = DEF_d2e_first____d234.get_bits_in_word8(3u, 21u, 1u);
  DEF_d2e_first__34_BITS_188_TO_186_24_EQ_0b110___d325 = DEF_d2e_first____d234.get_bits_in_word8(5u,
												 26u,
												 3u) == (tUInt8)6u;
  DEF_v__h9946 = DEF_pc__h8830 + 4u;
  DEF_def__h1753 = INST_program_counter_port_0.METH_whas() ? DEF_x_wget__h1440 : DEF_def__h10789;
  DEF_req_byte_en__h9679 = DEF_d2e_first__34_BIT_187___d307 ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 = DEF_d2e_first____d234.get_bits_in_word8(6u,
													  22u,
													  3u);
  DEF_d2e_first__34_BITS_116_TO_85_44_EQ_d2e_first___ETC___d337 = DEF_rv1__h8832 == DEF_rv2__h8833;
  DEF_d2e_first__34_BITS_116_TO_85_44_SLT_d2e_first__ETC___d341 = primSLT8(1u,
									   32u,
									   (tUInt32)(DEF_rv1__h8832),
									   32u,
									   (tUInt32)(DEF_rv2__h8833));
  DEF_d2e_first__34_BITS_116_TO_85_44_ULT_d2e_first__ETC___d345 = DEF_rv1__h8832 < DEF_rv2__h8833;
  switch (DEF_funct3__h10116) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351 = DEF_d2e_first__34_BITS_116_TO_85_44_EQ_d2e_first___ETC___d337;
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351 = !DEF_d2e_first__34_BITS_116_TO_85_44_EQ_d2e_first___ETC___d337;
    break;
  case (tUInt8)4u:
    DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351 = DEF_d2e_first__34_BITS_116_TO_85_44_SLT_d2e_first__ETC___d341;
    break;
  case (tUInt8)5u:
    DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351 = !DEF_d2e_first__34_BITS_116_TO_85_44_SLT_d2e_first__ETC___d341;
    break;
  case (tUInt8)6u:
    DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351 = DEF_d2e_first__34_BITS_116_TO_85_44_ULT_d2e_first__ETC___d345;
    break;
  default:
    DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351 = !DEF_d2e_first__34_BITS_116_TO_85_44_ULT_d2e_first__ETC___d345;
  }
  DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241 = DEF_d2e_first____d234.get_bits_in_word8(5u,
											       25u,
											       2u) == (tUInt8)0u;
  DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d304 = !DEF_d2e_first__34_BIT_188___d239 && DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241;
  DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236 = DEF_dEpoch__h8829 == DEF_y__h8864;
  DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237 = !DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236;
  DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_37_ETC___d411 = DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237 && (DEF_d2e_first____d234.get_bits_in_word8(6u,
																				     26u,
																				     1u) && !(DEF_rd_idx__h8834 == (tUInt8)0u));
  DEF_x__h9456 = 2097151u & (((((((tUInt32)(DEF_d2e_first__34_BIT_213___d260)) << 20u) | (((tUInt32)(DEF_d2e_first____d234.get_bits_in_word8(6u,
																	     2u,
																	     8u))) << 12u)) | (((tUInt32)(DEF_d2e_first____d234.get_bits_in_word8(6u,
																										  10u,
																										  1u))) << 11u)) | (DEF_d2e_first____d234.get_bits_in_word32(6u,
																																	     11u,
																																	     10u) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h9293 = 8191u & (((((((tUInt32)(DEF_d2e_first__34_BIT_213___d260)) << 12u) | (((tUInt32)(DEF_d2e_first____d234.get_bits_in_word8(5u,
																	  29u,
																	  1u))) << 11u)) | (((tUInt32)(DEF_d2e_first____d234.get_bits_in_word8(6u,
																									       15u,
																									       6u))) << 5u)) | (((tUInt32)(primExtract8(4u,
																															222u,
																															DEF_d2e_first____d234,
																															32u,
																															193u,
																															32u,
																															190u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h9223 = 4095u & ((((tUInt32)(DEF_d2e_first____d234.get_bits_in_word8(6u,
									      15u,
									      7u))) << 5u) | (tUInt32)(primExtract8(5u,
														    222u,
														    DEF_d2e_first____d234,
														    32u,
														    193u,
														    32u,
														    189u)));
  DEF_imm__h8892 = DEF_d2e_first__34_BIT_217___d245 && DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 == (tUInt8)0u ? primSignExt32(32u,
																		   12u,
																		   (tUInt32)(DEF_x__h9175)) : (DEF_d2e_first__34_BIT_217___d245 && DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 == (tUInt8)1u ? primSignExt32(32u,
																																					       12u,
																																					       (tUInt32)(DEF_x__h9223)) : (DEF_d2e_first__34_BIT_217___d245 && DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 == (tUInt8)2u ? primSignExt32(32u,
																																																									   13u,
																																																									   (tUInt32)(DEF_x__h9293)) : (DEF_d2e_first__34_BIT_217___d245 && DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 == (tUInt8)3u ? DEF_d2e_first____d234.get_bits_in_word32(6u,
																																																																																  2u,
																																																																																  20u) << 12u : (DEF_d2e_first__34_BIT_217___d245 && DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 == (tUInt8)4u ? primSignExt32(32u,
																																																																																																		 21u,
																																																																																																		 (tUInt32)(DEF_x__h9456)) : 0u))));
  DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284 = DEF_rv1__h8832 + DEF_imm__h8892;
  DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285 = (tUInt32)(DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284 >> 2u);
  DEF_alu_src2__h10115 = DEF_d2e_first__34_BIT_187___d307 ? DEF_rv2__h8833 : DEF_imm__h8892;
  DEF_shamt__h10121 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h10115);
  DEF_offset__h8899 = (tUInt8)((tUInt8)3u & DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284);
  DEF_rd_val__h10114 = DEF_pc__h8830 + DEF_imm__h8892;
  DEF_nextPC__h10525 = (((tUInt32)(DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___fst__h10542 = DEF_IF_d2e_first__34_BITS_196_TO_194_35_EQ_0b0_36__ETC___d351 ? DEF_rd_val__h10114 : DEF_v__h9946;
  DEF__theResult___fst__h10522 = DEF_d2e_first__34_BIT_184___d326 && !DEF_d2e_first__34_BIT_185___d327 ? DEF_nextPC__h10525 : DEF__theResult___fst__h10542;
  DEF__theResult___fst__h10456 = DEF_d2e_first__34_BIT_184___d326 && DEF_d2e_first__34_BIT_185___d327 ? DEF_rd_val__h10114 : DEF__theResult___fst__h10522;
  DEF_nextPc__h10345 = DEF_d2e_first__34_BITS_188_TO_186_24_EQ_0b110___d325 ? DEF__theResult___fst__h10456 : DEF_v__h9946;
  DEF_x__h10759 = INST_program_counter_readBeforeLaterWrites_1.METH_read() ? DEF_nextPc__h10345 : DEF_def__h1753;
  DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d288 = DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285 == 1006649342u;
  DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d287 = DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285 == 1006649341u;
  DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d286 = DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285 == 1006649340u;
  DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d305 = DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d304 && (DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d286 || (DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d287 || DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d288));
  DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d359 = DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236 && !(DEF_ppc__h8831 == DEF_nextPc__h10345);
  DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d306 = DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236 && DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d305;
  DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d322 = DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236 && (DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d304 && (!DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d286 && (!DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d287 && !DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d288)));
  DEF_x__h10271 = primSLT8(1u, 32u, (tUInt32)(DEF_rv1__h8832), 32u, (tUInt32)(DEF_alu_src2__h10115));
  DEF_x__h10278 = DEF_rv1__h8832 < DEF_alu_src2__h10115;
  switch (DEF_funct3__h10116) {
  case (tUInt8)0u:
    DEF_rd_val__h10118 = DEF_d2e_first__34_BIT_187___d307 && DEF_d2e_first__34_BIT_212___d369 ? DEF_rv1__h8832 - DEF_alu_src2__h10115 : DEF_rv1__h8832 + DEF_alu_src2__h10115;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h10118 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rv1__h8832),
				      5u,
				      (tUInt8)(DEF_shamt__h10121));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h10118 = (tUInt32)(DEF_x__h10271);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h10118 = (tUInt32)(DEF_x__h10278);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h10118 = DEF_rv1__h8832 ^ DEF_alu_src2__h10115;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h10118 = DEF_d2e_first__34_BIT_212___d369 ? primShiftRA32(32u,
									  32u,
									  (tUInt32)(DEF_rv1__h8832),
									  5u,
									  (tUInt8)(DEF_shamt__h10121)) : primShiftR32(32u,
														      32u,
														      (tUInt32)(DEF_rv1__h8832),
														      5u,
														      (tUInt8)(DEF_shamt__h10121));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h10118 = DEF_rv1__h8832 | DEF_alu_src2__h10115;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h10118 = DEF_rv1__h8832 & DEF_alu_src2__h10115;
    break;
  default:
    DEF_rd_val__h10118 = 0u;
  }
  DEF_data__h8894 = DEF_d2e_first__34_BIT_184___d326 && DEF_d2e_first__34_BIT_187___d307 ? DEF_imm__h8892 : (DEF_d2e_first__34_BIT_184___d326 && !DEF_d2e_first__34_BIT_187___d307 ? DEF_rd_val__h10114 : DEF_rd_val__h10118);
  DEF_v__h9911 = DEF_d2e_first__34_BITS_188_TO_186_24_EQ_0b110___d325 ? DEF_v__h9946 : DEF_data__h8894;
  DEF_shift_amount__h9054 = (tUInt8)31u & (DEF_offset__h8899 << 3u);
  DEF_x__h9706 = primShiftL32(32u,
			      32u,
			      (tUInt32)(DEF_rv2__h8833),
			      5u,
			      (tUInt8)(DEF_shift_amount__h9054));
  DEF_data__h10342 = DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d304 ? DEF_x__h9706 : DEF_v__h9911;
  DEF_x__h10664 = (tUInt8)1u & (DEF_y__h8864 + (tUInt8)1u);
  DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404.set_bits_in_word(DEF_d2e_first____d234.get_bits_in_word32(6u,
															  6u,
															  24u),
										 2u,
										 0u,
										 24u).set_whole_word((primExtract32(16u,
														    222u,
														    DEF_d2e_first____d234,
														    32u,
														    197u,
														    32u,
														    182u) << 16u) | (tUInt32)(DEF_current_id__h8835 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_current_id__h8835),
															0u);
  DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405.set_bits_in_word(1073741823u & (((((((tUInt32)(DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d304 && DEF_d2e_first____d234.get_bits_in_word8(6u,
																											4u,
																											1u))) << 29u) | (((tUInt32)(DEF_x__h10912)) << 27u)) | (((tUInt32)(DEF_offset__h8899)) << 25u)) | (((tUInt32)(DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d305)) << 24u)) | (tUInt32)(DEF_data__h10342 >> 8u)),
										 3u,
										 0u,
										 30u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_data__h10342))) << 24u) | DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404.get_bits_in_word32(2u,
																															0u,
																															24u),
												     2u).set_whole_word(DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404.get_whole_word(1u),
															1u).set_whole_word(DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404.get_whole_word(0u),
																	   0u);
  DEF_x__h9705 = (DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h9679,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_x__h9705,
															  1u).set_whole_word(DEF_x__h9706,
																	     0u);
  INST_d2e.METH_deq();
  if (DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d306)
    INST_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315);
  if (DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d322)
    INST_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315);
  if (DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d359)
    INST_mEpoch.METH_write(DEF_x__h10664);
  if (DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d359)
    INST_program_counter_readBeforeLaterWrites_1.METH_write((tUInt8)1u);
  if (DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_AND_NO_ETC___d359)
    INST_program_counter_port_1.METH_wset(DEF_x__h10759);
  if (DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236)
    INST_e2w.METH_enq(DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405);
  if (DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36_37_ETC___d411)
    INST_scoreboard.METH_remove1(DEF_rd_idx__h8834);
}

void MOD_mkpipelined::RL_writeback()
{
  tUInt8 DEF_x__h11536;
  tUInt8 DEF_e2w_first__13_BIT_84_21_AND_NOT_e2w_first__13__ETC___d459;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0_33_AND_e2w_ETC___d460;
  tUInt8 DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d454;
  tUInt8 DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d453;
  tUInt8 DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d457;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_1_80_AND_e2w_ETC___d481;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_2_82_AND_e2w_ETC___d483;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_3_84_AND_e2w_ETC___d485;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_4_86_AND_e2w_ETC___d487;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_5_88_AND_e2w_ETC___d489;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_6_90_AND_e2w_ETC___d491;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_7_92_AND_e2w_ETC___d493;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_8_94_AND_e2w_ETC___d495;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_9_96_AND_e2w_ETC___d497;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_10_98_AND_e2_ETC___d499;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_11_00_AND_e2_ETC___d501;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_12_02_AND_e2_ETC___d503;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_13_04_AND_e2_ETC___d505;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_14_06_AND_e2_ETC___d507;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_15_08_AND_e2_ETC___d509;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_16_10_AND_e2_ETC___d511;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_17_12_AND_e2_ETC___d513;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_18_14_AND_e2_ETC___d515;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_19_16_AND_e2_ETC___d517;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_20_18_AND_e2_ETC___d519;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_21_20_AND_e2_ETC___d521;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_22_22_AND_e2_ETC___d523;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_23_24_AND_e2_ETC___d525;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_24_26_AND_e2_ETC___d527;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_25_28_AND_e2_ETC___d529;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_26_30_AND_e2_ETC___d531;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_27_32_AND_e2_ETC___d533;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_28_34_AND_e2_ETC___d535;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_29_36_AND_e2_ETC___d537;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_30_38_AND_e2_ETC___d539;
  tUInt8 DEF_e2w_first__13_BITS_59_TO_55_32_EQ_31_40_AND_e2_ETC___d541;
  tUInt32 DEF_mem_data__h11484;
  tUInt32 DEF_v__h11191;
  tUInt8 DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d456;
  tUInt32 DEF_v__h11078;
  tUInt8 DEF_x__h11506;
  tUInt32 DEF_mem_data__h11485;
  tUInt32 DEF_x__h11565;
  tUInt32 DEF_x_first_data__h11329;
  tUInt32 DEF_x_first_data__h11454;
  tUInt32 DEF_data__h11043;
  DEF_e2w_first____d413 = INST_e2w.METH_first();
  DEF_rd_idx__h11730 = DEF_e2w_first____d413.get_bits_in_word8(1u, 23u, 5u);
  DEF_fromMMIO_rv_port1__read____d426 = INST_fromMMIO_rv.METH_port1__read();
  DEF_fromDmem_rv_port1__read____d428 = INST_fromDmem_rv.METH_port1__read();
  DEF_data__h11043 = primExtract32(32u, 126u, DEF_e2w_first____d413, 32u, 119u, 32u, 88u);
  DEF_x_first_data__h11454 = DEF_fromDmem_rv_port1__read____d428.get_whole_word(0u);
  DEF_x_first_data__h11329 = DEF_fromMMIO_rv_port1__read____d426.get_whole_word(0u);
  DEF_e2w_first__13_BITS_125_TO_123___d434 = DEF_e2w_first____d413.get_bits_in_word8(3u, 27u, 3u);
  DEF_e2w_first__13_BIT_120___d419 = DEF_e2w_first____d413.get_bits_in_word8(3u, 24u, 1u);
  DEF_e2w_first__13_BIT_84___d421 = DEF_e2w_first____d413.get_bits_in_word8(2u, 20u, 1u);
  DEF_e2w_first__13_BIT_54___d414 = DEF_e2w_first____d413.get_bits_in_word8(1u, 22u, 1u);
  DEF_mem_data__h11484 = DEF_e2w_first__13_BIT_120___d419 ? DEF_x_first_data__h11329 : DEF_x_first_data__h11454;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_31_40_AND_e2_ETC___d541 = DEF_rd_idx__h11730 == (tUInt8)31u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433 = DEF_rd_idx__h11730 == (tUInt8)0u;
  DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416 = DEF_e2w_first____d413.get_bits_in_word8(1u,
											     19u,
											     2u) == (tUInt8)0u;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_30_38_AND_e2_ETC___d539 = DEF_rd_idx__h11730 == (tUInt8)30u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_29_36_AND_e2_ETC___d537 = DEF_rd_idx__h11730 == (tUInt8)29u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_28_34_AND_e2_ETC___d535 = DEF_rd_idx__h11730 == (tUInt8)28u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_27_32_AND_e2_ETC___d533 = DEF_rd_idx__h11730 == (tUInt8)27u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_26_30_AND_e2_ETC___d531 = DEF_rd_idx__h11730 == (tUInt8)26u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_25_28_AND_e2_ETC___d529 = DEF_rd_idx__h11730 == (tUInt8)25u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_24_26_AND_e2_ETC___d527 = DEF_rd_idx__h11730 == (tUInt8)24u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_22_22_AND_e2_ETC___d523 = DEF_rd_idx__h11730 == (tUInt8)22u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_23_24_AND_e2_ETC___d525 = DEF_rd_idx__h11730 == (tUInt8)23u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_21_20_AND_e2_ETC___d521 = DEF_rd_idx__h11730 == (tUInt8)21u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_20_18_AND_e2_ETC___d519 = DEF_rd_idx__h11730 == (tUInt8)20u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_19_16_AND_e2_ETC___d517 = DEF_rd_idx__h11730 == (tUInt8)19u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_18_14_AND_e2_ETC___d515 = DEF_rd_idx__h11730 == (tUInt8)18u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_16_10_AND_e2_ETC___d511 = DEF_rd_idx__h11730 == (tUInt8)16u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_17_12_AND_e2_ETC___d513 = DEF_rd_idx__h11730 == (tUInt8)17u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_15_08_AND_e2_ETC___d509 = DEF_rd_idx__h11730 == (tUInt8)15u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_14_06_AND_e2_ETC___d507 = DEF_rd_idx__h11730 == (tUInt8)14u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_13_04_AND_e2_ETC___d505 = DEF_rd_idx__h11730 == (tUInt8)13u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_9_96_AND_e2w_ETC___d497 = DEF_rd_idx__h11730 == (tUInt8)9u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_12_02_AND_e2_ETC___d503 = DEF_rd_idx__h11730 == (tUInt8)12u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_11_00_AND_e2_ETC___d501 = DEF_rd_idx__h11730 == (tUInt8)11u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_10_98_AND_e2_ETC___d499 = DEF_rd_idx__h11730 == (tUInt8)10u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_8_94_AND_e2w_ETC___d495 = DEF_rd_idx__h11730 == (tUInt8)8u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_7_92_AND_e2w_ETC___d493 = DEF_rd_idx__h11730 == (tUInt8)7u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_6_90_AND_e2w_ETC___d491 = DEF_rd_idx__h11730 == (tUInt8)6u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_4_86_AND_e2w_ETC___d487 = DEF_rd_idx__h11730 == (tUInt8)4u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_5_88_AND_e2w_ETC___d489 = DEF_rd_idx__h11730 == (tUInt8)5u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_3_84_AND_e2w_ETC___d485 = DEF_rd_idx__h11730 == (tUInt8)3u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_2_82_AND_e2w_ETC___d483 = DEF_rd_idx__h11730 == (tUInt8)2u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_1_80_AND_e2w_ETC___d481 = DEF_rd_idx__h11730 == (tUInt8)1u && DEF_e2w_first__13_BIT_84___d421;
  DEF_e2w_first__13_BIT_84_21_AND_NOT_e2w_first__13__ETC___d459 = DEF_e2w_first__13_BIT_84___d421 && !DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433;
  DEF_NOT_e2w_first__13_BIT_120_19___d420 = !DEF_e2w_first__13_BIT_120___d419;
  DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d453 = !DEF_e2w_first__13_BIT_54___d414 && DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416;
  DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d456 = DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d453 && (DEF_e2w_first__13_BIT_120___d419 || DEF_e2w_first__13_BIT_84___d421);
  DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d457 = DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d456 && DEF_NOT_e2w_first__13_BIT_120_19___d420;
  DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d454 = DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d453 && DEF_e2w_first__13_BIT_120___d419;
  DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0_33_AND_e2w_ETC___d460 = DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433 && DEF_e2w_first__13_BIT_84_21_AND_NOT_e2w_first__13__ETC___d459;
  DEF_x__h11536 = (tUInt8)31u & (DEF_e2w_first____d413.get_bits_in_word8(3u, 25u, 2u) << 3u);
  DEF_mem_data__h11485 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h11484),
				      5u,
				      (tUInt8)(DEF_x__h11536));
  DEF_x__h11565 = (tUInt32)(65535u & DEF_mem_data__h11485);
  DEF_x__h11506 = (tUInt8)((tUInt8)255u & DEF_mem_data__h11485);
  switch (DEF_e2w_first__13_BITS_125_TO_123___d434) {
  case (tUInt8)0u:
    DEF_v__h11191 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h11506));
    break;
  case (tUInt8)1u:
    DEF_v__h11191 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h11565));
    break;
  case (tUInt8)4u:
    DEF_v__h11191 = (tUInt32)(DEF_x__h11506);
    break;
  case (tUInt8)5u:
    DEF_v__h11191 = DEF_x__h11565;
    break;
  case (tUInt8)2u:
    DEF_v__h11191 = DEF_mem_data__h11485;
    break;
  default:
    DEF_v__h11191 = DEF_data__h11043;
  }
  DEF_v__h11078 = DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d456 ? DEF_v__h11191 : DEF_data__h11043;
  INST_e2w.METH_deq();
  DEF__0_CONCAT_DONTCARE___d60.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d454)
    INST_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d60);
  if (DEF_NOT_e2w_first__13_BIT_54_14_52_AND_e2w_first___ETC___d457)
    INST_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d60);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0_33_AND_e2w_ETC___d460)
    INST_rf_0.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_1_80_AND_e2w_ETC___d481)
    INST_rf_1.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_3_84_AND_e2w_ETC___d485)
    INST_rf_3.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_2_82_AND_e2w_ETC___d483)
    INST_rf_2.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_4_86_AND_e2w_ETC___d487)
    INST_rf_4.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_5_88_AND_e2w_ETC___d489)
    INST_rf_5.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_6_90_AND_e2w_ETC___d491)
    INST_rf_6.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_7_92_AND_e2w_ETC___d493)
    INST_rf_7.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_8_94_AND_e2w_ETC___d495)
    INST_rf_8.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_9_96_AND_e2w_ETC___d497)
    INST_rf_9.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_10_98_AND_e2_ETC___d499)
    INST_rf_10.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_11_00_AND_e2_ETC___d501)
    INST_rf_11.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_12_02_AND_e2_ETC___d503)
    INST_rf_12.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_13_04_AND_e2_ETC___d505)
    INST_rf_13.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_15_08_AND_e2_ETC___d509)
    INST_rf_15.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_14_06_AND_e2_ETC___d507)
    INST_rf_14.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_16_10_AND_e2_ETC___d511)
    INST_rf_16.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_17_12_AND_e2_ETC___d513)
    INST_rf_17.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_18_14_AND_e2_ETC___d515)
    INST_rf_18.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_19_16_AND_e2_ETC___d517)
    INST_rf_19.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_21_20_AND_e2_ETC___d521)
    INST_rf_21.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_20_18_AND_e2_ETC___d519)
    INST_rf_20.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_22_22_AND_e2_ETC___d523)
    INST_rf_22.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_24_26_AND_e2_ETC___d527)
    INST_rf_24.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_23_24_AND_e2_ETC___d525)
    INST_rf_23.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_25_28_AND_e2_ETC___d529)
    INST_rf_25.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_27_32_AND_e2_ETC___d533)
    INST_rf_27.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_26_30_AND_e2_ETC___d531)
    INST_rf_26.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_28_34_AND_e2_ETC___d535)
    INST_rf_28.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_29_36_AND_e2_ETC___d537)
    INST_rf_29.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_30_38_AND_e2_ETC___d539)
    INST_rf_30.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BITS_59_TO_55_32_EQ_31_40_AND_e2_ETC___d541)
    INST_rf_31.METH_write(DEF_v__h11078);
  if (DEF_e2w_first__13_BIT_84_21_AND_NOT_e2w_first__13__ETC___d459)
    INST_scoreboard.METH_remove2(DEF_rd_idx__h11730);
}

void MOD_mkpipelined::RL_administrative_konata_commit()
{
  tUInt64 DEF_x__h12476;
  tUInt64 DEF__read__h4387;
  tUInt64 DEF_f__h12465;
  DEF_signed_0___d28 = 0u;
  DEF_f__h12465 = INST_retired.METH_first();
  DEF__read__h4387 = INST_commit_id.METH_read();
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_x__h12476 = 281474976710655llu & (DEF__read__h4387 + 1llu);
  INST_retired.METH_deq();
  INST_commit_id.METH_write(DEF_x__h12476);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_f__h12465,
		    DEF__read__h4387,
		    DEF_signed_0___d28);
}

void MOD_mkpipelined::RL_administrative_konata_flush()
{
  tUInt64 DEF_f__h12599;
  tUInt32 DEF_signed_1___d548;
  DEF_signed_1___d548 = 1u;
  DEF_signed_0___d28 = 0u;
  DEF_f__h12599 = INST_squashed.METH_first();
  DEF_lfh___d12 = INST_lfh.METH_read();
  INST_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_f__h12599,
		    DEF_signed_0___d28,
		    DEF_signed_1___d548);
}


/* Methods */

tUWide MOD_mkpipelined::METH_getIReq()
{
  DEF_toImem_rv_port1__read____d549 = INST_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toImem_rv_port1__read____d549, 32u, 67u, 32u, 0u, PORT_getIReq);
  DEF__0_CONCAT_DONTCARE___d60.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d60);
  return PORT_getIReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getIReq()
{
  tUInt8 DEF_CAN_FIRE_getIReq;
  tUInt8 PORT_RDY_getIReq;
  DEF_toImem_rv_port1__read____d549 = INST_toImem_rv.METH_port1__read();
  DEF_CAN_FIRE_getIReq = DEF_toImem_rv_port1__read____d549.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIReq = DEF_CAN_FIRE_getIReq;
  return PORT_RDY_getIReq;
}

void MOD_mkpipelined::METH_getIResp(tUWide ARG_getIResp_a)
{
  PORT_getIResp_a = ARG_getIResp_a;
  DEF__1_CONCAT_getIResp_a___d550.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getIResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getIResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getIResp_a.get_whole_word(0u),
											 0u);
  INST_fromImem_rv.METH_port0__write(DEF__1_CONCAT_getIResp_a___d550);
}

tUInt8 MOD_mkpipelined::METH_RDY_getIResp()
{
  tUInt8 DEF_CAN_FIRE_getIResp;
  tUInt8 PORT_RDY_getIResp;
  DEF_fromImem_rv_port0__read____d551 = INST_fromImem_rv.METH_port0__read();
  DEF_CAN_FIRE_getIResp = !DEF_fromImem_rv_port0__read____d551.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIResp = DEF_CAN_FIRE_getIResp;
  return PORT_RDY_getIResp;
}

tUWide MOD_mkpipelined::METH_getDReq()
{
  DEF_toDmem_rv_port1__read____d553 = INST_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toDmem_rv_port1__read____d553, 32u, 67u, 32u, 0u, PORT_getDReq);
  DEF__0_CONCAT_DONTCARE___d60.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d60);
  return PORT_getDReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getDReq()
{
  tUInt8 DEF_CAN_FIRE_getDReq;
  tUInt8 PORT_RDY_getDReq;
  DEF_toDmem_rv_port1__read____d553 = INST_toDmem_rv.METH_port1__read();
  DEF_CAN_FIRE_getDReq = DEF_toDmem_rv_port1__read____d553.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDReq = DEF_CAN_FIRE_getDReq;
  return PORT_RDY_getDReq;
}

void MOD_mkpipelined::METH_getDResp(tUWide ARG_getDResp_a)
{
  PORT_getDResp_a = ARG_getDResp_a;
  DEF__1_CONCAT_getDResp_a___d554.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getDResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getDResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getDResp_a.get_whole_word(0u),
											 0u);
  INST_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_getDResp_a___d554);
}

tUInt8 MOD_mkpipelined::METH_RDY_getDResp()
{
  tUInt8 DEF_CAN_FIRE_getDResp;
  tUInt8 PORT_RDY_getDResp;
  DEF_fromDmem_rv_port0__read____d555 = INST_fromDmem_rv.METH_port0__read();
  DEF_CAN_FIRE_getDResp = !DEF_fromDmem_rv_port0__read____d555.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDResp = DEF_CAN_FIRE_getDResp;
  return PORT_RDY_getDResp;
}

tUWide MOD_mkpipelined::METH_getMMIOReq()
{
  DEF_toMMIO_rv_port1__read____d557 = INST_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_toMMIO_rv_port1__read____d557,
		      32u,
		      67u,
		      32u,
		      0u,
		      PORT_getMMIOReq);
  DEF__0_CONCAT_DONTCARE___d60.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d60);
  return PORT_getMMIOReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOReq()
{
  tUInt8 DEF_CAN_FIRE_getMMIOReq;
  tUInt8 PORT_RDY_getMMIOReq;
  DEF_toMMIO_rv_port1__read____d557 = INST_toMMIO_rv.METH_port1__read();
  DEF_CAN_FIRE_getMMIOReq = DEF_toMMIO_rv_port1__read____d557.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOReq = DEF_CAN_FIRE_getMMIOReq;
  return PORT_RDY_getMMIOReq;
}

void MOD_mkpipelined::METH_getMMIOResp(tUWide ARG_getMMIOResp_a)
{
  PORT_getMMIOResp_a = ARG_getMMIOResp_a;
  DEF__1_CONCAT_getMMIOResp_a___d558.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getMMIOResp_a.get_bits_in_word8(2u,
															      0u,
															      4u)),
						      2u,
						      0u,
						      5u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(1u),
									 1u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(0u),
											    0u);
  INST_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_getMMIOResp_a___d558);
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOResp()
{
  tUInt8 DEF_CAN_FIRE_getMMIOResp;
  tUInt8 PORT_RDY_getMMIOResp;
  DEF_fromMMIO_rv_port0__read____d559 = INST_fromMMIO_rv.METH_port0__read();
  DEF_CAN_FIRE_getMMIOResp = !DEF_fromMMIO_rv_port0__read____d559.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOResp = DEF_CAN_FIRE_getMMIOResp;
  return PORT_RDY_getMMIOResp;
}


/* Reset routines */

void MOD_mkpipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_toImem_rv.reset_RST(ARG_rst_in);
  INST_toDmem_rv.reset_RST(ARG_rst_in);
  INST_starting.reset_RST(ARG_rst_in);
  INST_squashed.reset_RST(ARG_rst_in);
  INST_scoreboard.reset_RST_N(ARG_rst_in);
  INST_rf_9.reset_RST(ARG_rst_in);
  INST_rf_8.reset_RST(ARG_rst_in);
  INST_rf_7.reset_RST(ARG_rst_in);
  INST_rf_6.reset_RST(ARG_rst_in);
  INST_rf_5.reset_RST(ARG_rst_in);
  INST_rf_4.reset_RST(ARG_rst_in);
  INST_rf_31.reset_RST(ARG_rst_in);
  INST_rf_30.reset_RST(ARG_rst_in);
  INST_rf_3.reset_RST(ARG_rst_in);
  INST_rf_29.reset_RST(ARG_rst_in);
  INST_rf_28.reset_RST(ARG_rst_in);
  INST_rf_27.reset_RST(ARG_rst_in);
  INST_rf_26.reset_RST(ARG_rst_in);
  INST_rf_25.reset_RST(ARG_rst_in);
  INST_rf_24.reset_RST(ARG_rst_in);
  INST_rf_23.reset_RST(ARG_rst_in);
  INST_rf_22.reset_RST(ARG_rst_in);
  INST_rf_21.reset_RST(ARG_rst_in);
  INST_rf_20.reset_RST(ARG_rst_in);
  INST_rf_2.reset_RST(ARG_rst_in);
  INST_rf_19.reset_RST(ARG_rst_in);
  INST_rf_18.reset_RST(ARG_rst_in);
  INST_rf_17.reset_RST(ARG_rst_in);
  INST_rf_16.reset_RST(ARG_rst_in);
  INST_rf_15.reset_RST(ARG_rst_in);
  INST_rf_14.reset_RST(ARG_rst_in);
  INST_rf_13.reset_RST(ARG_rst_in);
  INST_rf_12.reset_RST(ARG_rst_in);
  INST_rf_11.reset_RST(ARG_rst_in);
  INST_rf_10.reset_RST(ARG_rst_in);
  INST_rf_1.reset_RST(ARG_rst_in);
  INST_rf_0.reset_RST(ARG_rst_in);
  INST_retired.reset_RST(ARG_rst_in);
  INST_program_counter_register.reset_RST(ARG_rst_in);
  INST_mEpoch.reset_RST(ARG_rst_in);
  INST_lfh.reset_RST(ARG_rst_in);
  INST_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_fromImem_rv.reset_RST(ARG_rst_in);
  INST_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_fresh_id.reset_RST(ARG_rst_in);
  INST_f2d.reset_RST(ARG_rst_in);
  INST_e2w.reset_RST(ARG_rst_in);
  INST_d2e.reset_RST(ARG_rst_in);
  INST_count.reset_RST(ARG_rst_in);
  INST_commit_id.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkpipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkpipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_commit_id.dump_state(indent + 2u);
  INST_count.dump_state(indent + 2u);
  INST_d2e.dump_state(indent + 2u);
  INST_e2w.dump_state(indent + 2u);
  INST_f2d.dump_state(indent + 2u);
  INST_fresh_id.dump_state(indent + 2u);
  INST_fromDmem_rv.dump_state(indent + 2u);
  INST_fromImem_rv.dump_state(indent + 2u);
  INST_fromMMIO_rv.dump_state(indent + 2u);
  INST_lfh.dump_state(indent + 2u);
  INST_mEpoch.dump_state(indent + 2u);
  INST_program_counter_port_0.dump_state(indent + 2u);
  INST_program_counter_port_1.dump_state(indent + 2u);
  INST_program_counter_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_program_counter_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_program_counter_register.dump_state(indent + 2u);
  INST_retired.dump_state(indent + 2u);
  INST_rf_0.dump_state(indent + 2u);
  INST_rf_1.dump_state(indent + 2u);
  INST_rf_10.dump_state(indent + 2u);
  INST_rf_11.dump_state(indent + 2u);
  INST_rf_12.dump_state(indent + 2u);
  INST_rf_13.dump_state(indent + 2u);
  INST_rf_14.dump_state(indent + 2u);
  INST_rf_15.dump_state(indent + 2u);
  INST_rf_16.dump_state(indent + 2u);
  INST_rf_17.dump_state(indent + 2u);
  INST_rf_18.dump_state(indent + 2u);
  INST_rf_19.dump_state(indent + 2u);
  INST_rf_2.dump_state(indent + 2u);
  INST_rf_20.dump_state(indent + 2u);
  INST_rf_21.dump_state(indent + 2u);
  INST_rf_22.dump_state(indent + 2u);
  INST_rf_23.dump_state(indent + 2u);
  INST_rf_24.dump_state(indent + 2u);
  INST_rf_25.dump_state(indent + 2u);
  INST_rf_26.dump_state(indent + 2u);
  INST_rf_27.dump_state(indent + 2u);
  INST_rf_28.dump_state(indent + 2u);
  INST_rf_29.dump_state(indent + 2u);
  INST_rf_3.dump_state(indent + 2u);
  INST_rf_30.dump_state(indent + 2u);
  INST_rf_31.dump_state(indent + 2u);
  INST_rf_4.dump_state(indent + 2u);
  INST_rf_5.dump_state(indent + 2u);
  INST_rf_6.dump_state(indent + 2u);
  INST_rf_7.dump_state(indent + 2u);
  INST_rf_8.dump_state(indent + 2u);
  INST_rf_9.dump_state(indent + 2u);
  INST_scoreboard.dump_state(indent + 2u);
  INST_squashed.dump_state(indent + 2u);
  INST_starting.dump_state(indent + 2u);
  INST_toDmem_rv.dump_state(indent + 2u);
  INST_toImem_rv.dump_state(indent + 2u);
  INST_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkpipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 128u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_e2w_first__13_BIT_120_19___d420", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d11", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d60", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_program_counter_register_CONCAT_0___d29", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getDResp_a___d554", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getIResp_a___d550", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getMMIOResp_a___d558", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404", 88u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BIT_188___d239", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BIT_213___d260", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__34_BIT_217___d245", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first____d234", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dEpoch__h8829", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h10789", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h1753", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__13_BITS_125_TO_123___d434", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__13_BITS_59_TO_55_32_EQ_0___d433", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__13_BIT_120___d419", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__13_BIT_54___d414", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__13_BIT_84___d421", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first____d413", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__4_BITS_112_TO_48___d190", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first____d34", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fEpoch__h5883", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port0__read____d555", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port1__read____d428", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port0__read____d551", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port1__read____d37", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port0__read____d559", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port1__read____d426", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h8892", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lfh___d12", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "program_counter_register_CONCAT_IF_program_cou_ETC___d32", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h11730", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h5909", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_idx__h5907", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs2_idx__h5908", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv1__h8832", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d28", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "starting__h4710", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port0__read____d294", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port1__read____d553", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port0__read____d13", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port1__read____d549", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port0__read____d291", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port1__read____d557", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9175", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9223", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9293", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9456", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1440", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h8864", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOResp_a", 68u);
  num = INST_commit_id.dump_VCD_defs(num);
  num = INST_count.dump_VCD_defs(num);
  num = INST_d2e.dump_VCD_defs(num);
  num = INST_e2w.dump_VCD_defs(num);
  num = INST_f2d.dump_VCD_defs(num);
  num = INST_fresh_id.dump_VCD_defs(num);
  num = INST_fromDmem_rv.dump_VCD_defs(num);
  num = INST_fromImem_rv.dump_VCD_defs(num);
  num = INST_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_lfh.dump_VCD_defs(num);
  num = INST_mEpoch.dump_VCD_defs(num);
  num = INST_program_counter_port_0.dump_VCD_defs(num);
  num = INST_program_counter_port_1.dump_VCD_defs(num);
  num = INST_program_counter_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_program_counter_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_program_counter_register.dump_VCD_defs(num);
  num = INST_retired.dump_VCD_defs(num);
  num = INST_rf_0.dump_VCD_defs(num);
  num = INST_rf_1.dump_VCD_defs(num);
  num = INST_rf_10.dump_VCD_defs(num);
  num = INST_rf_11.dump_VCD_defs(num);
  num = INST_rf_12.dump_VCD_defs(num);
  num = INST_rf_13.dump_VCD_defs(num);
  num = INST_rf_14.dump_VCD_defs(num);
  num = INST_rf_15.dump_VCD_defs(num);
  num = INST_rf_16.dump_VCD_defs(num);
  num = INST_rf_17.dump_VCD_defs(num);
  num = INST_rf_18.dump_VCD_defs(num);
  num = INST_rf_19.dump_VCD_defs(num);
  num = INST_rf_2.dump_VCD_defs(num);
  num = INST_rf_20.dump_VCD_defs(num);
  num = INST_rf_21.dump_VCD_defs(num);
  num = INST_rf_22.dump_VCD_defs(num);
  num = INST_rf_23.dump_VCD_defs(num);
  num = INST_rf_24.dump_VCD_defs(num);
  num = INST_rf_25.dump_VCD_defs(num);
  num = INST_rf_26.dump_VCD_defs(num);
  num = INST_rf_27.dump_VCD_defs(num);
  num = INST_rf_28.dump_VCD_defs(num);
  num = INST_rf_29.dump_VCD_defs(num);
  num = INST_rf_3.dump_VCD_defs(num);
  num = INST_rf_30.dump_VCD_defs(num);
  num = INST_rf_31.dump_VCD_defs(num);
  num = INST_rf_4.dump_VCD_defs(num);
  num = INST_rf_5.dump_VCD_defs(num);
  num = INST_rf_6.dump_VCD_defs(num);
  num = INST_rf_7.dump_VCD_defs(num);
  num = INST_rf_8.dump_VCD_defs(num);
  num = INST_rf_9.dump_VCD_defs(num);
  num = INST_squashed.dump_VCD_defs(num);
  num = INST_starting.dump_VCD_defs(num);
  num = INST_toDmem_rv.dump_VCD_defs(num);
  num = INST_toImem_rv.dump_VCD_defs(num);
  num = INST_toMMIO_rv.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_scoreboard.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkpipelined::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkpipelined::vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 88u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247) != DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247, 3u);
	backing.DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 = DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231) != DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231, 117u);
	backing.DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231 = DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232) != DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232, 222u);
	backing.DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232 = DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237) != DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237, 1u);
	backing.DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237 = DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405) != DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405, 126u);
	backing.DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405 = DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405;
      }
      ++num;
      if ((backing.DEF_NOT_e2w_first__13_BIT_120_19___d420) != DEF_NOT_e2w_first__13_BIT_120_19___d420)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_e2w_first__13_BIT_120_19___d420, 1u);
	backing.DEF_NOT_e2w_first__13_BIT_120_19___d420 = DEF_NOT_e2w_first__13_BIT_120_19___d420;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d11) != DEF_TASK_fopen___d11)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d11, 32u);
	backing.DEF_TASK_fopen___d11 = DEF_TASK_fopen___d11;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d60) != DEF__0_CONCAT_DONTCARE___d60)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d60, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d60 = DEF__0_CONCAT_DONTCARE___d60;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_program_counter_register_CONCAT_0___d29) != DEF__16_CONCAT_program_counter_register_CONCAT_0___d29)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_program_counter_register_CONCAT_0___d29, 69u);
	backing.DEF__16_CONCAT_program_counter_register_CONCAT_0___d29 = DEF__16_CONCAT_program_counter_register_CONCAT_0___d29;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315) != DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315, 69u);
	backing.DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315 = DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getDResp_a___d554) != DEF__1_CONCAT_getDResp_a___d554)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getDResp_a___d554, 69u);
	backing.DEF__1_CONCAT_getDResp_a___d554 = DEF__1_CONCAT_getDResp_a___d554;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getIResp_a___d550) != DEF__1_CONCAT_getIResp_a___d550)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getIResp_a___d550, 69u);
	backing.DEF__1_CONCAT_getIResp_a___d550 = DEF__1_CONCAT_getIResp_a___d550;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getMMIOResp_a___d558) != DEF__1_CONCAT_getMMIOResp_a___d558)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getMMIOResp_a___d558, 69u);
	backing.DEF__1_CONCAT_getMMIOResp_a___d558 = DEF__1_CONCAT_getMMIOResp_a___d558;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284) != DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284, 32u);
	backing.DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284 = DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285) != DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285, 30u);
	backing.DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285 = DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241) != DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241, 1u);
	backing.DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241 = DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404) != DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404, 88u);
	backing.DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404 = DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236) != DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236, 1u);
	backing.DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236 = DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BIT_188___d239) != DEF_d2e_first__34_BIT_188___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BIT_188___d239, 1u);
	backing.DEF_d2e_first__34_BIT_188___d239 = DEF_d2e_first__34_BIT_188___d239;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BIT_213___d260) != DEF_d2e_first__34_BIT_213___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BIT_213___d260, 1u);
	backing.DEF_d2e_first__34_BIT_213___d260 = DEF_d2e_first__34_BIT_213___d260;
      }
      ++num;
      if ((backing.DEF_d2e_first__34_BIT_217___d245) != DEF_d2e_first__34_BIT_217___d245)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__34_BIT_217___d245, 1u);
	backing.DEF_d2e_first__34_BIT_217___d245 = DEF_d2e_first__34_BIT_217___d245;
      }
      ++num;
      if ((backing.DEF_d2e_first____d234) != DEF_d2e_first____d234)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first____d234, 222u);
	backing.DEF_d2e_first____d234 = DEF_d2e_first____d234;
      }
      ++num;
      if ((backing.DEF_dEpoch__h8829) != DEF_dEpoch__h8829)
      {
	vcd_write_val(sim_hdl, num, DEF_dEpoch__h8829, 1u);
	backing.DEF_dEpoch__h8829 = DEF_dEpoch__h8829;
      }
      ++num;
      if ((backing.DEF_def__h10789) != DEF_def__h10789)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h10789, 32u);
	backing.DEF_def__h10789 = DEF_def__h10789;
      }
      ++num;
      if ((backing.DEF_def__h1753) != DEF_def__h1753)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h1753, 32u);
	backing.DEF_def__h1753 = DEF_def__h1753;
      }
      ++num;
      if ((backing.DEF_e2w_first__13_BITS_125_TO_123___d434) != DEF_e2w_first__13_BITS_125_TO_123___d434)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__13_BITS_125_TO_123___d434, 3u);
	backing.DEF_e2w_first__13_BITS_125_TO_123___d434 = DEF_e2w_first__13_BITS_125_TO_123___d434;
      }
      ++num;
      if ((backing.DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416) != DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416, 1u);
	backing.DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416 = DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416;
      }
      ++num;
      if ((backing.DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433) != DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433, 1u);
	backing.DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433 = DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433;
      }
      ++num;
      if ((backing.DEF_e2w_first__13_BIT_120___d419) != DEF_e2w_first__13_BIT_120___d419)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__13_BIT_120___d419, 1u);
	backing.DEF_e2w_first__13_BIT_120___d419 = DEF_e2w_first__13_BIT_120___d419;
      }
      ++num;
      if ((backing.DEF_e2w_first__13_BIT_54___d414) != DEF_e2w_first__13_BIT_54___d414)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__13_BIT_54___d414, 1u);
	backing.DEF_e2w_first__13_BIT_54___d414 = DEF_e2w_first__13_BIT_54___d414;
      }
      ++num;
      if ((backing.DEF_e2w_first__13_BIT_84___d421) != DEF_e2w_first__13_BIT_84___d421)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__13_BIT_84___d421, 1u);
	backing.DEF_e2w_first__13_BIT_84___d421 = DEF_e2w_first__13_BIT_84___d421;
      }
      ++num;
      if ((backing.DEF_e2w_first____d413) != DEF_e2w_first____d413)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first____d413, 126u);
	backing.DEF_e2w_first____d413 = DEF_e2w_first____d413;
      }
      ++num;
      if ((backing.DEF_f2d_first__4_BITS_112_TO_48___d190) != DEF_f2d_first__4_BITS_112_TO_48___d190)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__4_BITS_112_TO_48___d190, 65u);
	backing.DEF_f2d_first__4_BITS_112_TO_48___d190 = DEF_f2d_first__4_BITS_112_TO_48___d190;
      }
      ++num;
      if ((backing.DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36) != DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36, 1u);
	backing.DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36;
      }
      ++num;
      if ((backing.DEF_f2d_first____d34) != DEF_f2d_first____d34)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first____d34, 113u);
	backing.DEF_f2d_first____d34 = DEF_f2d_first____d34;
      }
      ++num;
      if ((backing.DEF_fEpoch__h5883) != DEF_fEpoch__h5883)
      {
	vcd_write_val(sim_hdl, num, DEF_fEpoch__h5883, 1u);
	backing.DEF_fEpoch__h5883 = DEF_fEpoch__h5883;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port0__read____d555) != DEF_fromDmem_rv_port0__read____d555)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port0__read____d555, 69u);
	backing.DEF_fromDmem_rv_port0__read____d555 = DEF_fromDmem_rv_port0__read____d555;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port1__read____d428) != DEF_fromDmem_rv_port1__read____d428)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port1__read____d428, 69u);
	backing.DEF_fromDmem_rv_port1__read____d428 = DEF_fromDmem_rv_port1__read____d428;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port0__read____d551) != DEF_fromImem_rv_port0__read____d551)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port0__read____d551, 69u);
	backing.DEF_fromImem_rv_port0__read____d551 = DEF_fromImem_rv_port0__read____d551;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port1__read____d37) != DEF_fromImem_rv_port1__read____d37)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port1__read____d37, 69u);
	backing.DEF_fromImem_rv_port1__read____d37 = DEF_fromImem_rv_port1__read____d37;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port0__read____d559) != DEF_fromMMIO_rv_port0__read____d559)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port0__read____d559, 69u);
	backing.DEF_fromMMIO_rv_port0__read____d559 = DEF_fromMMIO_rv_port0__read____d559;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port1__read____d426) != DEF_fromMMIO_rv_port1__read____d426)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port1__read____d426, 69u);
	backing.DEF_fromMMIO_rv_port1__read____d426 = DEF_fromMMIO_rv_port1__read____d426;
      }
      ++num;
      if ((backing.DEF_imm__h8892) != DEF_imm__h8892)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h8892, 32u);
	backing.DEF_imm__h8892 = DEF_imm__h8892;
      }
      ++num;
      if ((backing.DEF_lfh___d12) != DEF_lfh___d12)
      {
	vcd_write_val(sim_hdl, num, DEF_lfh___d12, 32u);
	backing.DEF_lfh___d12 = DEF_lfh___d12;
      }
      ++num;
      if ((backing.DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32) != DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32, 113u);
	backing.DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32 = DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32;
      }
      ++num;
      if ((backing.DEF_rd_idx__h11730) != DEF_rd_idx__h11730)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h11730, 5u);
	backing.DEF_rd_idx__h11730 = DEF_rd_idx__h11730;
      }
      ++num;
      if ((backing.DEF_rd_idx__h5909) != DEF_rd_idx__h5909)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h5909, 5u);
	backing.DEF_rd_idx__h5909 = DEF_rd_idx__h5909;
      }
      ++num;
      if ((backing.DEF_rs1_idx__h5907) != DEF_rs1_idx__h5907)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_idx__h5907, 5u);
	backing.DEF_rs1_idx__h5907 = DEF_rs1_idx__h5907;
      }
      ++num;
      if ((backing.DEF_rs2_idx__h5908) != DEF_rs2_idx__h5908)
      {
	vcd_write_val(sim_hdl, num, DEF_rs2_idx__h5908, 5u);
	backing.DEF_rs2_idx__h5908 = DEF_rs2_idx__h5908;
      }
      ++num;
      if ((backing.DEF_rv1__h8832) != DEF_rv1__h8832)
      {
	vcd_write_val(sim_hdl, num, DEF_rv1__h8832, 32u);
	backing.DEF_rv1__h8832 = DEF_rv1__h8832;
      }
      ++num;
      if ((backing.DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40) != DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40, 1u);
	backing.DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 = DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40;
      }
      ++num;
      if ((backing.DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42) != DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42, 1u);
	backing.DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42 = DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42;
      }
      ++num;
      if ((backing.DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45) != DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45, 1u);
	backing.DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45 = DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45;
      }
      ++num;
      if ((backing.DEF_signed_0___d28) != DEF_signed_0___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d28, 32u);
	backing.DEF_signed_0___d28 = DEF_signed_0___d28;
      }
      ++num;
      if ((backing.DEF_starting__h4710) != DEF_starting__h4710)
      {
	vcd_write_val(sim_hdl, num, DEF_starting__h4710, 1u);
	backing.DEF_starting__h4710 = DEF_starting__h4710;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port0__read____d294) != DEF_toDmem_rv_port0__read____d294)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port0__read____d294, 69u);
	backing.DEF_toDmem_rv_port0__read____d294 = DEF_toDmem_rv_port0__read____d294;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port1__read____d553) != DEF_toDmem_rv_port1__read____d553)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port1__read____d553, 69u);
	backing.DEF_toDmem_rv_port1__read____d553 = DEF_toDmem_rv_port1__read____d553;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port0__read____d13) != DEF_toImem_rv_port0__read____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port0__read____d13, 69u);
	backing.DEF_toImem_rv_port0__read____d13 = DEF_toImem_rv_port0__read____d13;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port1__read____d549) != DEF_toImem_rv_port1__read____d549)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port1__read____d549, 69u);
	backing.DEF_toImem_rv_port1__read____d549 = DEF_toImem_rv_port1__read____d549;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port0__read____d291) != DEF_toMMIO_rv_port0__read____d291)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port0__read____d291, 69u);
	backing.DEF_toMMIO_rv_port0__read____d291 = DEF_toMMIO_rv_port0__read____d291;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port1__read____d557) != DEF_toMMIO_rv_port1__read____d557)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port1__read____d557, 69u);
	backing.DEF_toMMIO_rv_port1__read____d557 = DEF_toMMIO_rv_port1__read____d557;
      }
      ++num;
      if ((backing.DEF_x__h9175) != DEF_x__h9175)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9175, 12u);
	backing.DEF_x__h9175 = DEF_x__h9175;
      }
      ++num;
      if ((backing.DEF_x__h9223) != DEF_x__h9223)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9223, 12u);
	backing.DEF_x__h9223 = DEF_x__h9223;
      }
      ++num;
      if ((backing.DEF_x__h9293) != DEF_x__h9293)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9293, 13u);
	backing.DEF_x__h9293 = DEF_x__h9293;
      }
      ++num;
      if ((backing.DEF_x__h9456) != DEF_x__h9456)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9456, 21u);
	backing.DEF_x__h9456 = DEF_x__h9456;
      }
      ++num;
      if ((backing.DEF_x_wget__h1440) != DEF_x_wget__h1440)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1440, 32u);
	backing.DEF_x_wget__h1440 = DEF_x_wget__h1440;
      }
      ++num;
      if ((backing.DEF_y__h8864) != DEF_y__h8864)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h8864, 1u);
	backing.DEF_y__h8864 = DEF_y__h8864;
      }
      ++num;
      if ((backing.PORT_getDReq) != PORT_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getDReq, 68u);
	backing.PORT_getDReq = PORT_getDReq;
      }
      ++num;
      if ((backing.PORT_getDResp_a) != PORT_getDResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getDResp_a, 68u);
	backing.PORT_getDResp_a = PORT_getDResp_a;
      }
      ++num;
      if ((backing.PORT_getIReq) != PORT_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getIReq, 68u);
	backing.PORT_getIReq = PORT_getIReq;
      }
      ++num;
      if ((backing.PORT_getIResp_a) != PORT_getIResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getIResp_a, 68u);
	backing.PORT_getIResp_a = PORT_getIResp_a;
      }
      ++num;
      if ((backing.PORT_getMMIOReq) != PORT_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOReq, 68u);
	backing.PORT_getMMIOReq = PORT_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_getMMIOResp_a) != PORT_getMMIOResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOResp_a, 68u);
	backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247, 3u);
      backing.DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247 = DEF_IF_d2e_first__34_BIT_217_45_THEN_d2e_first__34_ETC___d247;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231, 117u);
      backing.DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231 = DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d231;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232, 222u);
      backing.DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232 = DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_1_EQ_ETC___d232;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237, 1u);
      backing.DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237 = DEF_NOT_d2e_first__34_BIT_117_35_EQ_mEpoch_0_36___d237;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405, 126u);
      backing.DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405 = DEF_NOT_d2e_first__34_BIT_188_39_03_AND_d2e_first__ETC___d405;
      vcd_write_val(sim_hdl, num++, DEF_NOT_e2w_first__13_BIT_120_19___d420, 1u);
      backing.DEF_NOT_e2w_first__13_BIT_120_19___d420 = DEF_NOT_e2w_first__13_BIT_120_19___d420;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d11, 32u);
      backing.DEF_TASK_fopen___d11 = DEF_TASK_fopen___d11;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d60, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d60 = DEF__0_CONCAT_DONTCARE___d60;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_program_counter_register_CONCAT_0___d29, 69u);
      backing.DEF__16_CONCAT_program_counter_register_CONCAT_0___d29 = DEF__16_CONCAT_program_counter_register_CONCAT_0___d29;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315, 69u);
      backing.DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315 = DEF__1_CONCAT_IF_d2e_first__34_BIT_187_07_THEN_1_EL_ETC___d315;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getDResp_a___d554, 69u);
      backing.DEF__1_CONCAT_getDResp_a___d554 = DEF__1_CONCAT_getDResp_a___d554;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getIResp_a___d550, 69u);
      backing.DEF__1_CONCAT_getIResp_a___d550 = DEF__1_CONCAT_getIResp_a___d550;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getMMIOResp_a___d558, 69u);
      backing.DEF__1_CONCAT_getMMIOResp_a___d558 = DEF__1_CONCAT_getMMIOResp_a___d558;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284, 32u);
      backing.DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284 = DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d284;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285, 30u);
      backing.DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285 = DEF_d2e_first__34_BITS_116_TO_85_44_PLUS_IF_d2e_fi_ETC___d285;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241, 1u);
      backing.DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241 = DEF_d2e_first__34_BITS_186_TO_185_40_EQ_0b0___d241;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404, 88u);
      backing.DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404 = DEF_d2e_first__34_BITS_221_TO_182_02_CONCAT_d2e_fi_ETC___d404;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236, 1u);
      backing.DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236 = DEF_d2e_first__34_BIT_117_35_EQ_mEpoch_0___d236;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BIT_188___d239, 1u);
      backing.DEF_d2e_first__34_BIT_188___d239 = DEF_d2e_first__34_BIT_188___d239;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BIT_213___d260, 1u);
      backing.DEF_d2e_first__34_BIT_213___d260 = DEF_d2e_first__34_BIT_213___d260;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__34_BIT_217___d245, 1u);
      backing.DEF_d2e_first__34_BIT_217___d245 = DEF_d2e_first__34_BIT_217___d245;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first____d234, 222u);
      backing.DEF_d2e_first____d234 = DEF_d2e_first____d234;
      vcd_write_val(sim_hdl, num++, DEF_dEpoch__h8829, 1u);
      backing.DEF_dEpoch__h8829 = DEF_dEpoch__h8829;
      vcd_write_val(sim_hdl, num++, DEF_def__h10789, 32u);
      backing.DEF_def__h10789 = DEF_def__h10789;
      vcd_write_val(sim_hdl, num++, DEF_def__h1753, 32u);
      backing.DEF_def__h1753 = DEF_def__h1753;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__13_BITS_125_TO_123___d434, 3u);
      backing.DEF_e2w_first__13_BITS_125_TO_123___d434 = DEF_e2w_first__13_BITS_125_TO_123___d434;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416, 1u);
      backing.DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416 = DEF_e2w_first__13_BITS_52_TO_51_15_EQ_0b0___d416;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433, 1u);
      backing.DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433 = DEF_e2w_first__13_BITS_59_TO_55_32_EQ_0___d433;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__13_BIT_120___d419, 1u);
      backing.DEF_e2w_first__13_BIT_120___d419 = DEF_e2w_first__13_BIT_120___d419;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__13_BIT_54___d414, 1u);
      backing.DEF_e2w_first__13_BIT_54___d414 = DEF_e2w_first__13_BIT_54___d414;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__13_BIT_84___d421, 1u);
      backing.DEF_e2w_first__13_BIT_84___d421 = DEF_e2w_first__13_BIT_84___d421;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first____d413, 126u);
      backing.DEF_e2w_first____d413 = DEF_e2w_first____d413;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__4_BITS_112_TO_48___d190, 65u);
      backing.DEF_f2d_first__4_BITS_112_TO_48___d190 = DEF_f2d_first__4_BITS_112_TO_48___d190;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36, 1u);
      backing.DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first____d34, 113u);
      backing.DEF_f2d_first____d34 = DEF_f2d_first____d34;
      vcd_write_val(sim_hdl, num++, DEF_fEpoch__h5883, 1u);
      backing.DEF_fEpoch__h5883 = DEF_fEpoch__h5883;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port0__read____d555, 69u);
      backing.DEF_fromDmem_rv_port0__read____d555 = DEF_fromDmem_rv_port0__read____d555;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port1__read____d428, 69u);
      backing.DEF_fromDmem_rv_port1__read____d428 = DEF_fromDmem_rv_port1__read____d428;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port0__read____d551, 69u);
      backing.DEF_fromImem_rv_port0__read____d551 = DEF_fromImem_rv_port0__read____d551;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port1__read____d37, 69u);
      backing.DEF_fromImem_rv_port1__read____d37 = DEF_fromImem_rv_port1__read____d37;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port0__read____d559, 69u);
      backing.DEF_fromMMIO_rv_port0__read____d559 = DEF_fromMMIO_rv_port0__read____d559;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port1__read____d426, 69u);
      backing.DEF_fromMMIO_rv_port1__read____d426 = DEF_fromMMIO_rv_port1__read____d426;
      vcd_write_val(sim_hdl, num++, DEF_imm__h8892, 32u);
      backing.DEF_imm__h8892 = DEF_imm__h8892;
      vcd_write_val(sim_hdl, num++, DEF_lfh___d12, 32u);
      backing.DEF_lfh___d12 = DEF_lfh___d12;
      vcd_write_val(sim_hdl, num++, DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32, 113u);
      backing.DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32 = DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h11730, 5u);
      backing.DEF_rd_idx__h11730 = DEF_rd_idx__h11730;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h5909, 5u);
      backing.DEF_rd_idx__h5909 = DEF_rd_idx__h5909;
      vcd_write_val(sim_hdl, num++, DEF_rs1_idx__h5907, 5u);
      backing.DEF_rs1_idx__h5907 = DEF_rs1_idx__h5907;
      vcd_write_val(sim_hdl, num++, DEF_rs2_idx__h5908, 5u);
      backing.DEF_rs2_idx__h5908 = DEF_rs2_idx__h5908;
      vcd_write_val(sim_hdl, num++, DEF_rv1__h8832, 32u);
      backing.DEF_rv1__h8832 = DEF_rv1__h8832;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40, 1u);
      backing.DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 = DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42, 1u);
      backing.DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42 = DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45, 1u);
      backing.DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45 = DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d28, 32u);
      backing.DEF_signed_0___d28 = DEF_signed_0___d28;
      vcd_write_val(sim_hdl, num++, DEF_starting__h4710, 1u);
      backing.DEF_starting__h4710 = DEF_starting__h4710;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port0__read____d294, 69u);
      backing.DEF_toDmem_rv_port0__read____d294 = DEF_toDmem_rv_port0__read____d294;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port1__read____d553, 69u);
      backing.DEF_toDmem_rv_port1__read____d553 = DEF_toDmem_rv_port1__read____d553;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port0__read____d13, 69u);
      backing.DEF_toImem_rv_port0__read____d13 = DEF_toImem_rv_port0__read____d13;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port1__read____d549, 69u);
      backing.DEF_toImem_rv_port1__read____d549 = DEF_toImem_rv_port1__read____d549;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port0__read____d291, 69u);
      backing.DEF_toMMIO_rv_port0__read____d291 = DEF_toMMIO_rv_port0__read____d291;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port1__read____d557, 69u);
      backing.DEF_toMMIO_rv_port1__read____d557 = DEF_toMMIO_rv_port1__read____d557;
      vcd_write_val(sim_hdl, num++, DEF_x__h9175, 12u);
      backing.DEF_x__h9175 = DEF_x__h9175;
      vcd_write_val(sim_hdl, num++, DEF_x__h9223, 12u);
      backing.DEF_x__h9223 = DEF_x__h9223;
      vcd_write_val(sim_hdl, num++, DEF_x__h9293, 13u);
      backing.DEF_x__h9293 = DEF_x__h9293;
      vcd_write_val(sim_hdl, num++, DEF_x__h9456, 21u);
      backing.DEF_x__h9456 = DEF_x__h9456;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1440, 32u);
      backing.DEF_x_wget__h1440 = DEF_x_wget__h1440;
      vcd_write_val(sim_hdl, num++, DEF_y__h8864, 1u);
      backing.DEF_y__h8864 = DEF_y__h8864;
      vcd_write_val(sim_hdl, num++, PORT_getDReq, 68u);
      backing.PORT_getDReq = PORT_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_getDResp_a, 68u);
      backing.PORT_getDResp_a = PORT_getDResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getIReq, 68u);
      backing.PORT_getIReq = PORT_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_getIResp_a, 68u);
      backing.PORT_getIResp_a = PORT_getIResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOReq, 68u);
      backing.PORT_getMMIOReq = PORT_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOResp_a, 68u);
      backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
    }
}

void MOD_mkpipelined::vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  INST_commit_id.dump_VCD(dt, backing.INST_commit_id);
  INST_count.dump_VCD(dt, backing.INST_count);
  INST_d2e.dump_VCD(dt, backing.INST_d2e);
  INST_e2w.dump_VCD(dt, backing.INST_e2w);
  INST_f2d.dump_VCD(dt, backing.INST_f2d);
  INST_fresh_id.dump_VCD(dt, backing.INST_fresh_id);
  INST_fromDmem_rv.dump_VCD(dt, backing.INST_fromDmem_rv);
  INST_fromImem_rv.dump_VCD(dt, backing.INST_fromImem_rv);
  INST_fromMMIO_rv.dump_VCD(dt, backing.INST_fromMMIO_rv);
  INST_lfh.dump_VCD(dt, backing.INST_lfh);
  INST_mEpoch.dump_VCD(dt, backing.INST_mEpoch);
  INST_program_counter_port_0.dump_VCD(dt, backing.INST_program_counter_port_0);
  INST_program_counter_port_1.dump_VCD(dt, backing.INST_program_counter_port_1);
  INST_program_counter_readBeforeLaterWrites_0.dump_VCD(dt,
							backing.INST_program_counter_readBeforeLaterWrites_0);
  INST_program_counter_readBeforeLaterWrites_1.dump_VCD(dt,
							backing.INST_program_counter_readBeforeLaterWrites_1);
  INST_program_counter_register.dump_VCD(dt, backing.INST_program_counter_register);
  INST_retired.dump_VCD(dt, backing.INST_retired);
  INST_rf_0.dump_VCD(dt, backing.INST_rf_0);
  INST_rf_1.dump_VCD(dt, backing.INST_rf_1);
  INST_rf_10.dump_VCD(dt, backing.INST_rf_10);
  INST_rf_11.dump_VCD(dt, backing.INST_rf_11);
  INST_rf_12.dump_VCD(dt, backing.INST_rf_12);
  INST_rf_13.dump_VCD(dt, backing.INST_rf_13);
  INST_rf_14.dump_VCD(dt, backing.INST_rf_14);
  INST_rf_15.dump_VCD(dt, backing.INST_rf_15);
  INST_rf_16.dump_VCD(dt, backing.INST_rf_16);
  INST_rf_17.dump_VCD(dt, backing.INST_rf_17);
  INST_rf_18.dump_VCD(dt, backing.INST_rf_18);
  INST_rf_19.dump_VCD(dt, backing.INST_rf_19);
  INST_rf_2.dump_VCD(dt, backing.INST_rf_2);
  INST_rf_20.dump_VCD(dt, backing.INST_rf_20);
  INST_rf_21.dump_VCD(dt, backing.INST_rf_21);
  INST_rf_22.dump_VCD(dt, backing.INST_rf_22);
  INST_rf_23.dump_VCD(dt, backing.INST_rf_23);
  INST_rf_24.dump_VCD(dt, backing.INST_rf_24);
  INST_rf_25.dump_VCD(dt, backing.INST_rf_25);
  INST_rf_26.dump_VCD(dt, backing.INST_rf_26);
  INST_rf_27.dump_VCD(dt, backing.INST_rf_27);
  INST_rf_28.dump_VCD(dt, backing.INST_rf_28);
  INST_rf_29.dump_VCD(dt, backing.INST_rf_29);
  INST_rf_3.dump_VCD(dt, backing.INST_rf_3);
  INST_rf_30.dump_VCD(dt, backing.INST_rf_30);
  INST_rf_31.dump_VCD(dt, backing.INST_rf_31);
  INST_rf_4.dump_VCD(dt, backing.INST_rf_4);
  INST_rf_5.dump_VCD(dt, backing.INST_rf_5);
  INST_rf_6.dump_VCD(dt, backing.INST_rf_6);
  INST_rf_7.dump_VCD(dt, backing.INST_rf_7);
  INST_rf_8.dump_VCD(dt, backing.INST_rf_8);
  INST_rf_9.dump_VCD(dt, backing.INST_rf_9);
  INST_squashed.dump_VCD(dt, backing.INST_squashed);
  INST_starting.dump_VCD(dt, backing.INST_starting);
  INST_toDmem_rv.dump_VCD(dt, backing.INST_toDmem_rv);
  INST_toImem_rv.dump_VCD(dt, backing.INST_toImem_rv);
  INST_toMMIO_rv.dump_VCD(dt, backing.INST_toMMIO_rv);
}

void MOD_mkpipelined::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  INST_scoreboard.dump_VCD(dt, levels, backing.INST_scoreboard);
}
