// Seed: 1589517897
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  inout id_10;
  input id_9;
  inout id_8;
  inout id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  logic id_11;
  logic id_12;
  initial id_3 = 1;
  logic id_13;
  logic id_14;
  always @(1 & !id_12 | 1 or posedge 1 * id_7) id_5 = id_10[(1)];
  logic id_15 = id_7;
endmodule
