
---------- Begin Simulation Statistics ----------
final_tick                               180555172823500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   7845                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806900                       # Number of bytes of host memory used
host_op_rate                                    15011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.73                       # Real time elapsed on the host
host_tick_rate                                3844226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1017651                       # Number of instructions simulated
sim_ops                                       1947333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000499                       # Number of seconds simulated
sim_ticks                                   498703500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    17                       # Number of integer alu accesses
system.cpu.num_int_insts                           17                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued               25                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  27                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     1                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       279401                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        22390                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       326048                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       105439                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       279401                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       173962                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          359742                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           14091                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19196                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1392470                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           707576                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        22535                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             231478                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        109949                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           26                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       633868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1017642                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1947316                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       845604                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.302870                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.783515                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       341945     40.44%     40.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124321     14.70%     55.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        70758      8.37%     63.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       102884     12.17%     75.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        38673      4.57%     80.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        21674      2.56%     82.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        17627      2.08%     84.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        17773      2.10%     87.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       109949     13.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       845604                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              53629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9976                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1911615                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                221028                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         9623      0.49%      0.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1526694     78.40%     78.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1745      0.09%     78.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        20082      1.03%     80.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3617      0.19%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         5130      0.26%     80.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp         3660      0.19%     80.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        10636      0.55%     81.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         9679      0.50%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd          598      0.03%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       204986     10.53%     92.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       130902      6.72%     98.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        16042      0.82%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         3922      0.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1947316                       # Class of committed instruction
system.switch_cpus.commit.refs                 355852                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1017642                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1947316                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.980095                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.980095                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         92155                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2897844                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           382192                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            422508                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          22912                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         19762                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              277248                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   743                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              161258                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    37                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              359742                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            219134                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                507767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                1575721                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles          936                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           45824                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.360685                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       407729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       119530                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.579851                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       939532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.229956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.598624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           461749     49.15%     49.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            35002      3.73%     52.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            22715      2.42%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            25649      2.73%     58.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            23054      2.45%     60.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            33464      3.56%     64.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            31496      3.35%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            22468      2.39%     69.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           283935     30.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       939532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             86942                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            54002                       # number of floating regfile writes
system.switch_cpus.idleCycles                   57854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        31680                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           262573                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.334810                       # Inst execution rate
system.switch_cpus.iew.exec_refs               436637                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             161223                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           78064                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        302571                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          319                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       187726                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2592570                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        275414                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        63297                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       2328707                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             88                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           754                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          22912                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           845                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        26345                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        81543                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        52902                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29554                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2688766                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               2304305                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.618005                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1661671                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.310344                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                2316264                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3441573                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1863403                       # number of integer regfile writes
system.switch_cpus.ipc                       1.020309                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.020309                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        19812      0.83%      0.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1850008     77.34%     78.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1766      0.07%     78.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         22306      0.93%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         6172      0.26%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         5445      0.23%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         3888      0.16%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        12655      0.53%     80.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        11978      0.50%     80.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          598      0.02%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           15      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       259673     10.86%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       158415      6.62%     98.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        28935      1.21%     99.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        10338      0.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2392004                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           85082                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       167291                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        72642                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       131681                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               47809                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019987                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           39563     82.75%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            600      1.25%     84.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              5      0.01%     84.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            246      0.51%     84.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           153      0.32%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1451      3.03%     87.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          2082      4.35%     92.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2908      6.08%     98.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          801      1.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2334919                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5613480                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2231663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3106173                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2591834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2392004                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       645253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9422                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          710                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       917036                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       939532                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.545953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.593081                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       355888     37.88%     37.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        76348      8.13%     46.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        91248      9.71%     55.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        83213      8.86%     64.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        84042      8.95%     73.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        71443      7.60%     81.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        82963      8.83%     89.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        62736      6.68%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        31651      3.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       939532                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.398273                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              219327                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   239                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         5661                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         6390                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       302571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       187726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          973226                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   997386                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           79046                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2243660                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           8453                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           397753                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            16                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       7321929                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2798636                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      3166734                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            424694                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           3748                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          22912                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         13659                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           923074                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       110720                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      4267462                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1465                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          271                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             30546                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          271                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              3312263                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             5257069                       # The number of ROB writes
system.switch_cpus.timesIdled                    3659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                839                       # Transaction distribution
system.membus.trans_dist::ReadExReq                59                       # Transaction distribution
system.membus.trans_dist::ReadExResp               59                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           839                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        57472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               898                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     898    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 898                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1095500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4769000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF    498703500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9453                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              31                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               37                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              71                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        27135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 27854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1148608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        22464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1171072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              37                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             9562                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000209                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9560     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9562                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           17938000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            505500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13777500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         8608                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           37                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8645                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         8608                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           37                       # number of overall hits
system.l2.overall_hits::total                    8645                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          578                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          300                       # number of demand (read+write) misses
system.l2.demand_misses::total                    880                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          578                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          300                       # number of overall misses
system.l2.overall_misses::total                   880                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     45690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     26144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         71834000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     45690000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     26144000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        71834000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         9186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          337                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         9186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          337                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.062922                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.890208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.062922                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.890208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092388                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79048.442907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87146.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81629.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79048.442907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87146.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81629.545455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              897                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     39920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     23037000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62957000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1337483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     39920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     23037000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     64294483                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.062922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.884273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091969                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.062922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.884273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094173                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69065.743945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77305.369128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71868.721461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63689.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69065.743945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77305.369128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71677.238573                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               14                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8758                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8758                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8758                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8758                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           21                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             21                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1337483                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1337483                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63689.666667                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63689.666667                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  59                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5419500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5419500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.830986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.830986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91855.932203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91855.932203                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4829500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4829500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.830986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81855.932203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81855.932203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         8608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     45690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         9186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.062922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79048.442907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78775.862069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     39920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.062922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69065.743945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69065.743945                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     20724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.906015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.906015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85993.775934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85993.775934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     18207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.898496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.898496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76182.008368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76182.008368                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   493.885294                       # Cycle average of tags in use
system.l2.tags.total_refs                       18346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       898                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.429844                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              180554674120500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.999995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   323.302870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   152.582441                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.003906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.078931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.037252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.120577                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005127                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.214111                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     74210                       # Number of tag accesses
system.l2.tags.data_accesses                    74210                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        36928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        19072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        36928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 898                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            256666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      2694988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     74048006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     38243165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115242825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       256666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     74048006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74304672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           256666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      2694988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     74048006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     38243165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115242825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000558000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1892                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         896                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10807750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                27607750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12062.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30812.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   896                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.365314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.781776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.597058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          129     47.60%     47.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           59     21.77%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39     14.39%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      5.54%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.95%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      1.48%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.95%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.37%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  57344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       114.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     498321000                       # Total gap between requests
system.mem_ctrls.avgGap                     556161.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        36928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        19072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 2694988.104154071305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 74048006.480804726481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 38243164.525614917278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher       672000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16203500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     10732250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     32000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28082.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     36014.26                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    69.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1249500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               660330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3784200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        118521240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         91667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          255219750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.766511                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    237144750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    244908250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2613240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         69591870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        132855840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          245458605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.193468                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    344750500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    137302500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 180554674120000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      498693000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       209134                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           209145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       209134                       # number of overall hits
system.cpu.icache.overall_hits::total          209145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        10000                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        10000                       # number of overall misses
system.cpu.icache.overall_misses::total         10002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    176577999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176577999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    176577999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176577999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       219134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       219147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       219134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       219147                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.045634                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.045634                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045641                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 17657.799900                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17654.269046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 17657.799900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17654.269046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8760                       # number of writebacks
system.cpu.icache.writebacks::total              8760                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          814                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          814                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          814                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          814                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         9186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         9186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150662999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150662999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150662999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150662999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.041920                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.041920                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041917                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 16401.371544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16401.371544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 16401.371544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16401.371544                       # average overall mshr miss latency
system.cpu.icache.replacements                   8760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       209134                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          209145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        10000                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    176577999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176577999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       219134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       219147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.045634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 17657.799900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17654.269046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          814                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          814                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         9186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150662999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150662999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.041920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 16401.371544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16401.371544                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              218332                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.765321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      180554674120500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000006                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            447481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           447481                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data       382499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           382499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data       383721                       # number of overall hits
system.cpu.dcache.overall_hits::total          383721                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         1301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1301                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1319                       # number of overall misses
system.cpu.dcache.overall_misses::total          1319                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     97704500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97704500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     97704500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97704500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data       383800                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       383800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       385040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       385040                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.003390                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003390                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.003426                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003426                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75099.538816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75099.538816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74074.677786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74074.677786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          968                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     26819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     27048000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27048000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80537.537538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80537.537538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80261.127596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80261.127596                       # average overall mshr miss latency
system.cpu.dcache.replacements                     45                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       247724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          247724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         1230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     91981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     91981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       248954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74781.707317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74781.707317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     21167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80790.076336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80790.076336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       134775                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         134775                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           71                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5723000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5723000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       134846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       134846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80605.633803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80605.633803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5652000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5652000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79605.633803                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79605.633803                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1222                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1222                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         1240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.014516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       229000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       229000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.003226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        57250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        57250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 180555172823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.000425                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              384058                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               337                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1139.637982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      180554674313500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.000425                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            770417                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           770417                       # Number of data accesses

---------- End Simulation Statistics   ----------
