Fitter report for xlr8_top
Wed Sep 28 12:40:53 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. I/O Assignment Warnings
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Sep 28 12:40:52 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; xlr8_top                                    ;
; Top-level Entity Name              ; xlr8_top                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08SAU169C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,981 / 8,064 ( 74 % )                      ;
;     Total combinational functions  ; 5,712 / 8,064 ( 71 % )                      ;
;     Dedicated logic registers      ; 2,279 / 8,064 ( 28 % )                      ;
; Total registers                    ; 2279                                        ;
; Total pins                         ; 45 / 130 ( 35 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 280,576 / 387,072 ( 72 % )                  ;
; Embedded Multiplier 9-bit elements ; 4 / 48 ( 8 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 1 / 1 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08SAU169C8G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; PIN13LED     ; Missing drive strength ;
; ANA_UP       ; Missing drive strength ;
; I2C_ENABLE   ; Missing drive strength ;
; SCL          ; Missing drive strength ;
; SDA          ; Missing drive strength ;
; D13          ; Missing drive strength ;
; D12          ; Missing drive strength ;
; D11          ; Missing drive strength ;
; D10          ; Missing drive strength ;
; D9           ; Missing drive strength ;
; D8           ; Missing drive strength ;
; D7           ; Missing drive strength ;
; D6           ; Missing drive strength ;
; D5           ; Missing drive strength ;
; D4           ; Missing drive strength ;
; D3           ; Missing drive strength ;
; D2           ; Missing drive strength ;
; TX           ; Missing drive strength ;
; RX           ; Missing drive strength ;
; A5           ; Missing drive strength ;
; A4           ; Missing drive strength ;
; A3           ; Missing drive strength ;
; A2           ; Missing drive strength ;
; A1           ; Missing drive strength ;
; A0           ; Missing drive strength ;
; DIG_IO_OE[0] ; Missing drive strength ;
; DIG_IO_OE[1] ; Missing drive strength ;
; DIG_IO_OE[2] ; Missing drive strength ;
; DIG_IO_OE[3] ; Missing drive strength ;
; DIG_IO_OE[4] ; Missing drive strength ;
; DIG_IO_OE[5] ; Missing drive strength ;
; JT9          ; Missing drive strength ;
; JT7          ; Missing drive strength ;
; JT6          ; Missing drive strength ;
; JT5          ; Missing drive strength ;
; JT3          ; Missing drive strength ;
; JT1          ; Missing drive strength ;
; SOIC7        ; Missing drive strength ;
; SOIC6        ; Missing drive strength ;
; SOIC5        ; Missing drive strength ;
; SOIC3        ; Missing drive strength ;
; SOIC2        ; Missing drive strength ;
; SOIC1        ; Missing drive strength ;
+--------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                            ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                   ;
+--------------+----------------+--------------+---------------+-----------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value         ; Ignored Source ;
+--------------+----------------+--------------+---------------+-----------------------+----------------+
; I/O Standard ; xlr8_top       ;              ; portb_pads[0] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portb_pads[1] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portb_pads[2] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portb_pads[3] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portb_pads[4] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portb_pads[5] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portc_pads[0] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portc_pads[1] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portc_pads[2] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portc_pads[3] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portc_pads[4] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portc_pads[5] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[0] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[1] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[2] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[3] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[4] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[5] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[6] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_top       ;              ; portd_pads[7] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
+--------------+----------------+--------------+---------------+-----------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8262 ) ; 0.00 % ( 0 / 8262 )        ; 0.00 % ( 0 / 8262 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8262 ) ; 0.00 % ( 0 / 8262 )        ; 0.00 % ( 0 / 8262 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                 ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------+
; Partition Name                           ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                 ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------+
; Top                                      ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                          ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst ;
; hard_block:auto_generated_inst           ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst           ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                               ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                           ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                      ; 0.00 % ( 0 / 8235 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst           ; 0.00 % ( 0 / 27 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/output_files/xlr8_top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,981 / 8,064 ( 74 % )     ;
;     -- Combinational with no register       ; 3702                       ;
;     -- Register only                        ; 269                        ;
;     -- Combinational with a register        ; 2010                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3432                       ;
;     -- 3 input functions                    ; 1394                       ;
;     -- <=2 input functions                  ; 886                        ;
;     -- Register only                        ; 269                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 5330                       ;
;     -- arithmetic mode                      ; 382                        ;
;                                             ;                            ;
; Total registers*                            ; 2,279 / 8,687 ( 26 % )     ;
;     -- Dedicated logic registers            ; 2,279 / 8,064 ( 28 % )     ;
;     -- I/O registers                        ; 0 / 623 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 451 / 504 ( 89 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 45 / 130 ( 35 % )          ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; Global signals                              ; 8                          ;
; M9Ks                                        ; 37 / 42 ( 88 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 1 / 1 ( 100 % )            ;
; Total block memory bits                     ; 280,576 / 387,072 ( 72 % ) ;
; Total block memory implementation bits      ; 340,992 / 387,072 ( 88 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 48 ( 8 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global clocks                               ; 8 / 10 ( 80 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 1 / 1 ( 100 % )            ;
; Oscillator blocks                           ; 1 / 1 ( 100 % )            ;
; Average interconnect usage (total/H/V)      ; 21.9% / 20.8% / 23.4%      ;
; Peak interconnect usage (total/H/V)         ; 35.1% / 32.8% / 38.4%      ;
; Maximum fan-out                             ; 2232                       ;
; Highest non-global fan-out                  ; 103                        ;
; Total fan-out                               ; 29394                      ;
; Average fan-out                             ; 3.51                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                        ;
+-------------------------------------------------+----------------------+------------------------------------------+--------------------------------+
; Statistic                                       ; Top                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst ; hard_block:auto_generated_inst ;
+-------------------------------------------------+----------------------+------------------------------------------+--------------------------------+
; Difficulty Clustering Region                    ; Low                  ; Low                                      ; Low                            ;
;                                                 ;                      ;                                          ;                                ;
; Total logic elements                            ; 5981 / 8064 ( 74 % ) ; 0 / 8064 ( 0 % )                         ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register           ; 3702                 ; 0                                        ; 0                              ;
;     -- Register only                            ; 269                  ; 0                                        ; 0                              ;
;     -- Combinational with a register            ; 2010                 ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Logic element usage by number of LUT inputs     ;                      ;                                          ;                                ;
;     -- 4 input functions                        ; 3432                 ; 0                                        ; 0                              ;
;     -- 3 input functions                        ; 1394                 ; 0                                        ; 0                              ;
;     -- <=2 input functions                      ; 886                  ; 0                                        ; 0                              ;
;     -- Register only                            ; 269                  ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Logic elements by mode                          ;                      ;                                          ;                                ;
;     -- normal mode                              ; 5330                 ; 0                                        ; 0                              ;
;     -- arithmetic mode                          ; 382                  ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Total registers                                 ; 2279                 ; 0                                        ; 0                              ;
;     -- Dedicated logic registers                ; 2279 / 8064 ( 28 % ) ; 0 / 8064 ( 0 % )                         ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                            ; 0                    ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Total LABs:  partially or completely used       ; 451 / 504 ( 89 % )   ; 0 / 504 ( 0 % )                          ; 0 / 504 ( 0 % )                ;
;                                                 ;                      ;                                          ;                                ;
; Virtual pins                                    ; 0                    ; 0                                        ; 0                              ;
; I/O pins                                        ; 45                   ; 0                                        ; 0                              ;
; Embedded Multiplier 9-bit elements              ; 4 / 48 ( 8 % )       ; 0 / 48 ( 0 % )                           ; 0 / 48 ( 0 % )                 ;
; Total memory bits                               ; 280576               ; 0                                        ; 0                              ;
; Total RAM block bits                            ; 340992               ; 0                                        ; 0                              ;
; PLL                                             ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; M9K                                             ; 37 / 42 ( 88 % )     ; 0 / 42 ( 0 % )                           ; 0 / 42 ( 0 % )                 ;
; Remote update block                             ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Clock control block                             ; 8 / 12 ( 66 % )      ; 0 / 12 ( 0 % )                           ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                               ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Oscillator block                                ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Chip ID block                                   ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                     ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
;                                                 ;                      ;                                          ;                                ;
; Connections                                     ;                      ;                                          ;                                ;
;     -- Input Connections                        ; 45                   ; 0                                        ; 1                              ;
;     -- Registered Input Connections             ; 2                    ; 0                                        ; 0                              ;
;     -- Output Connections                       ; 41                   ; 0                                        ; 5                              ;
;     -- Registered Output Connections            ; 0                    ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Internal Connections                            ;                      ;                                          ;                                ;
;     -- Total Connections                        ; 29515                ; 0                                        ; 20                             ;
;     -- Registered Connections                   ; 8773                 ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; External Connections                            ;                      ;                                          ;                                ;
;     -- Top                                      ; 80                   ; 0                                        ; 6                              ;
;     -- xlr8_atmega328clone:uc_top_wrp_vlog_inst ; 0                    ; 0                                        ; 0                              ;
;     -- hard_block:auto_generated_inst           ; 6                    ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Partition Interface                             ;                      ;                                          ;                                ;
;     -- Input Ports                              ; 2                    ; 0                                        ; 1                              ;
;     -- Output Ports                             ; 3                    ; 0                                        ; 2                              ;
;     -- Bidir Ports                              ; 40                   ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Registered Ports                                ;                      ;                                          ;                                ;
;     -- Registered Input Ports                   ; 0                    ; 0                                        ; 0                              ;
;     -- Registered Output Ports                  ; 0                    ; 0                                        ; 0                              ;
;                                                 ;                      ;                                          ;                                ;
; Port Connectivity                               ;                      ;                                          ;                                ;
;     -- Input Ports driven by GND                ; 0                    ; 0                                        ; 0                              ;
;     -- Output Ports driven by GND               ; 0                    ; 0                                        ; 0                              ;
;     -- Input Ports driven by VCC                ; 0                    ; 0                                        ; 0                              ;
;     -- Output Ports driven by VCC               ; 0                    ; 0                                        ; 0                              ;
;     -- Input Ports with no Source               ; 0                    ; 0                                        ; 0                              ;
;     -- Output Ports with no Source              ; 0                    ; 0                                        ; 0                              ;
;     -- Input Ports with no Fanout               ; 0                    ; 0                                        ; 0                              ;
;     -- Output Ports with no Fanout              ; 0                    ; 0                                        ; 0                              ;
+-------------------------------------------------+----------------------+------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Clock   ; H6    ; 2        ; 0            ; 7            ; 21           ; 2246                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RESET_N ; B9    ; 8        ; 15           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ANA_UP     ; B11   ; 6        ; 31           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_ENABLE ; M10   ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIN13LED   ; K10   ; 5        ; 31           ; 1            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; A0           ; A10   ; 8        ; 15           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[0] (inverted) ;
; A1           ; A8    ; 8        ; 15           ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[1] (inverted) ;
; A2           ; A7    ; 8        ; 11           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[2] (inverted) ;
; A3           ; B6    ; 8        ; 11           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[3] (inverted) ;
; A4           ; B3    ; 8        ; 3            ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[4] (inverted) ;
; A5           ; A4    ; 8        ; 6            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[5] (inverted) ;
; D10          ; N9    ; 3        ; 13           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|portb_oe~3 (inverted)                                 ;
; D11          ; N10   ; 3        ; 13           ; 0            ; 28           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|portb_oe~2 (inverted)                                 ;
; D12          ; L11   ; 3        ; 15           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|portb_oe[4]~1 (inverted)                              ;
; D13          ; M11   ; 3        ; 15           ; 0            ; 21           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|portb_oe~0 (inverted)                                 ;
; D2           ; N4    ; 3        ; 3            ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[2] (inverted) ;
; D3           ; N5    ; 3        ; 6            ; 0            ; 28           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[3] (inverted) ;
; D4           ; N6    ; 3        ; 9            ; 0            ; 28           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[4] (inverted) ;
; D5           ; M7    ; 3        ; 9            ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[5] (inverted) ;
; D6           ; N8    ; 3        ; 6            ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[6] (inverted) ;
; D7           ; N7    ; 3        ; 6            ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[7] (inverted) ;
; D8           ; M8    ; 3        ; 9            ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|portb_oe[0] (inverted)                                ;
; D9           ; M9    ; 3        ; 9            ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|ddrx[1] (inverted) ;
; DIG_IO_OE[0] ; A11   ; 8        ; 13           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[1] ; A9    ; 8        ; 15           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[2] ; A6    ; 8        ; 11           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[3] ; B5    ; 8        ; 6            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[4] ; B4    ; 8        ; 3            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[5] ; A3    ; 8        ; 6            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; JT1          ; G2    ; 1B       ; 10           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; JT3          ; F6    ; 1B       ; 10           ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; JT5          ; G1    ; 1B       ; 10           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; JT6          ; L4    ; 3        ; 3            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; JT7          ; L5    ; 3        ; 3            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; JT9          ; F5    ; 1B       ; 10           ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; RX           ; M4    ; 3        ; 3            ; 0            ; 28           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|portd_oe~0 (inverted)                                 ;
; SCL          ; M13   ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|SCL~1 (inverted)                                      ;
; SDA          ; M12   ; 3        ; 13           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|SDA~1 (inverted)                                      ;
; SOIC1        ; C12   ; 6        ; 31           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; SOIC2        ; B13   ; 6        ; 31           ; 20           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; SOIC3        ; C11   ; 6        ; 31           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; SOIC5        ; E13   ; 6        ; 31           ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; SOIC6        ; D12   ; 6        ; 31           ; 22           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; SOIC7        ; D11   ; 6        ; 31           ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; TX           ; M5    ; 3        ; 3            ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|portd_oe[1] (inverted)                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; E5       ; JTAGEN                                             ; Reserved as secondary function ; ~ALTERA_JTAGEN~     ; Dual Purpose Pin ;
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Use as regular IO              ; JT5                 ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Use as regular IO              ; JT1                 ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Use as regular IO              ; JT9                 ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Use as regular IO              ; JT3                 ; Dual Purpose Pin ;
; B9       ; DIFFIO_RX_T16n, DIFFOUT_T16n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; RESET_N             ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )  ; 3.3V          ; --           ;
; 1B       ; 5 / 10 ( 50 % )  ; 3.3V          ; --           ;
; 2        ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ;
; 3        ; 19 / 30 ( 63 % ) ; 3.3V          ; --           ;
; 5        ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 7 / 22 ( 32 % )  ; 3.3V          ; --           ;
; 8        ; 17 / 28 ( 61 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                              ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; DIG_IO_OE[5]                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 237        ; 8        ; A5                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A6       ; 235        ; 8        ; DIG_IO_OE[2]                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 233        ; 8        ; A2                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 221        ; 8        ; A1                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 223        ; 8        ; DIG_IO_OE[1]                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 225        ; 8        ; A0                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 227        ; 8        ; DIG_IO_OE[0]                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 183        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; A13      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; ~ALTERA_ADC1IN6~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; B2       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B3       ; 241        ; 8        ; A4                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 243        ; 8        ; DIG_IO_OE[4]                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 238        ; 8        ; DIG_IO_OE[3]                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 236        ; 8        ; A3                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; B8       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 226        ; 8        ; RESET_N                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B11      ; 179        ; 6        ; ANA_UP                               ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B12      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B13      ; 181        ; 6        ; SOIC2                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 8          ; 1A       ; ~ALTERA_ADC1IN5~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 2          ; 1A       ; ~ALTERA_ADC1IN2~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; C3       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C9       ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C10      ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C11      ; 182        ; 6        ; SOIC3                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C12      ; 180        ; 6        ; SOIC1                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C13      ; 175        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 0          ; 1A       ; ~ALTERA_ADC1IN1~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; D2       ;            ;          ; ANAIN1                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; ADC_VREF                             ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D7       ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D9       ; 186        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D10      ;            ; --       ; VCCA2                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 190        ; 6        ; SOIC7                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D12      ; 188        ; 6        ; SOIC6                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D13      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; E1       ; 14         ; 1A       ; ~ALTERA_ADC1IN8~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; REFGND                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; ~ALTERA_ADC1IN3~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 6          ; 1A       ; ~ALTERA_ADC1IN4~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E5       ; 18         ; 1B       ; ~ALTERA_JTAGEN~ / RESERVED_INPUT     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E6       ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E7       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E9       ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E10      ; 184        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E13      ; 154        ; 6        ; SOIC5                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1A       ; ~ALTERA_ADC1IN7~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; F2       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 24         ; 1B       ; JT9                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 26         ; 1B       ; JT3                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F9       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F11      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F12      ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F13      ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 20         ; 1B       ; JT5                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 22         ; 1B       ; JT1                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G12      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G13      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 38         ; 2        ; Clock                                ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H9       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H10      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 139        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J3       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J6       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J8       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J9       ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J11      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J12      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K7       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K8       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA4                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 120        ; 5        ; PIN13LED                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K11      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 62         ; 3        ; JT6                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; L5       ; 60         ; 3        ; JT7                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L11      ; 86         ; 3        ; D12                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 61         ; 3        ; RX                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M5       ; 63         ; 3        ; TX                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M6       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 70         ; 3        ; D5                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 73         ; 3        ; D8                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 75         ; 3        ; D9                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 92         ; 3        ; I2C_ENABLE                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 84         ; 3        ; D13                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 82         ; 3        ; SDA                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; M13      ; 80         ; 3        ; SCL                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 65         ; 3        ; D2                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N5       ; 67         ; 3        ; D3                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 68         ; 3        ; D4                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N7       ; 69         ; 3        ; D7                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N8       ; 71         ; 3        ; D6                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 83         ; 3        ; D10                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N10      ; 81         ; 3        ; D11                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N11      ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; N12      ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; SDC pin name                  ; clocks_inst|pll_inst|altpll_component|auto_generated|pll1                                       ;
; PLL mode                      ; No compensation                                                                                 ;
; Compensate clock              ; --                                                                                              ;
; Compensated input/output pins ; --                                                                                              ;
; Switchover type               ; --                                                                                              ;
; Input frequency 0             ; 16.0 MHz                                                                                        ;
; Input frequency 1             ; --                                                                                              ;
; Nominal PFD frequency         ; 16.0 MHz                                                                                        ;
; Nominal VCO frequency         ; 640.0 MHz                                                                                       ;
; VCO post scale K counter      ; 2                                                                                               ;
; VCO frequency control         ; Auto                                                                                            ;
; VCO phase shift step          ; 195 ps                                                                                          ;
; VCO multiply                  ; --                                                                                              ;
; VCO divide                    ; --                                                                                              ;
; Freq min lock                 ; 7.5 MHz                                                                                         ;
; Freq max lock                 ; 16.25 MHz                                                                                       ;
; M VCO Tap                     ; 0                                                                                               ;
; M Initial                     ; 1                                                                                               ;
; M value                       ; 40                                                                                              ;
; N value                       ; 1                                                                                               ;
; Charge pump current           ; setting 1                                                                                       ;
; Loop filter resistance        ; setting 20                                                                                      ;
; Loop filter capacitance       ; setting 0                                                                                       ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                                              ;
; Bandwidth type                ; Medium                                                                                          ;
; Real time reconfigurable      ; Off                                                                                             ;
; Scan chain MIF file           ; --                                                                                              ;
; Preserve PLL counter order    ; Off                                                                                             ;
; PLL location                  ; PLL_1                                                                                           ;
; Inclk0 signal                 ; Clock                                                                                           ;
; Inclk1 signal                 ; --                                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                                   ;
; Inclk1 signal type            ; --                                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------------+
; Name                                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------------+
; xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 8   ; 2.0 MHz          ; 0 (0 ps)    ; 0.14 (195 ps)    ; 50/50      ; C0      ; 320           ; 160/160 Even ; --            ; 1       ; 0       ; clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |xlr8_top                                                                                               ; 5981 (5)    ; 2279 (0)                  ; 0 (0)         ; 280576      ; 37   ; 1          ; 4            ; 2       ; 1         ; 45   ; 0            ; 3702 (5)     ; 269 (0)           ; 2010 (16)        ; 0          ; |xlr8_top                                                                                                                                                                                                                                                                                                                                                                                        ; xlr8_top                                           ; work         ;
;    |xlr8_atmega328clone:uc_top_wrp_vlog_inst|                                                           ; 5873 (79)   ; 2229 (1)                  ; 0 (0)         ; 2048        ; 3    ; 1          ; 4            ; 2       ; 1         ; 0    ; 0            ; 3642 (77)    ; 259 (0)           ; 1972 (18)        ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst                                                                                                                                                                                                                                                                                                                                               ; xlr8_atmega328clone                                ; work         ;
;       |avr_core:avr_core_inst|                                                                          ; 1776 (0)    ; 454 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 1320 (0)     ; 19 (0)            ; 437 (0)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst                                                                                                                                                                                                                                                                                                                        ; avr_core                                           ; work         ;
;          |alu_avr:ALU_Inst|                                                                             ; 112 (112)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (112)    ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|alu_avr:ALU_Inst                                                                                                                                                                                                                                                                                                       ; alu_avr                                            ; work         ;
;          |avr_mul_max10:mul_is_used.avr_mul_Inst|                                                       ; 9 (9)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst                                                                                                                                                                                                                                                                                 ; avr_mul_max10                                      ; work         ;
;             |alt_lpm_mult9sx9s:u_mult9sx9s|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s                                                                                                                                                                                                                                                   ; alt_lpm_mult9sx9s                                  ; work         ;
;                |lpm_mult:lpm_mult_component|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component                                                                                                                                                                                                                       ; lpm_mult                                           ; work         ;
;                   |mult_jgm:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated                                                                                                                                                                                               ; mult_jgm                                           ; work         ;
;          |bit_processor:BP_Inst|                                                                        ; 47 (47)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|bit_processor:BP_Inst                                                                                                                                                                                                                                                                                                  ; bit_processor                                      ; work         ;
;          |io_adr_dec:io_dec_Inst|                                                                       ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_adr_dec:io_dec_Inst                                                                                                                                                                                                                                                                                                 ; io_adr_dec                                         ; work         ;
;          |io_reg_file:IORegs_Inst|                                                                      ; 82 (82)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 24 (24)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst                                                                                                                                                                                                                                                                                                ; io_reg_file                                        ; work         ;
;          |pm_fetch_dec:pm_fetch_dec_Inst|                                                               ; 736 (736)   ; 165 (165)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 569 (569)    ; 7 (7)             ; 160 (160)        ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst                                                                                                                                                                                                                                                                                         ; pm_fetch_dec                                       ; work         ;
;          |reg_file:GPRF_Inst|                                                                           ; 781 (781)   ; 256 (256)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 522 (522)    ; 12 (12)           ; 247 (247)        ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst                                                                                                                                                                                                                                                                                                     ; reg_file                                           ; work         ;
;       |avr_ext_int:ext_int_inst|                                                                        ; 128 (78)    ; 87 (37)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 37 (13)           ; 50 (48)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst                                                                                                                                                                                                                                                                                                                      ; avr_ext_int                                        ; work         ;
;          |rsnc_vect:extint_sync|                                                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|rsnc_vect:extint_sync                                                                                                                                                                                                                                                                                                ; rsnc_vect                                          ; work         ;
;          |rsnc_vect:pcint_sync|                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 4 (4)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|rsnc_vect:pcint_sync                                                                                                                                                                                                                                                                                                 ; rsnc_vect                                          ; work         ;
;          |synch:eint_resync_inst[0]|                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[0]                                                                                                                                                                                                                                                                                            ; synch                                              ; work         ;
;          |synch:eint_resync_inst[1]|                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[1]                                                                                                                                                                                                                                                                                            ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[0]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[0]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[10]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[10]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[11]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[11]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[12]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[12]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[13]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[13]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[15]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[15]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[16]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[16]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[19]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[19]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[1]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[1]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[20]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[20]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[21]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[21]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[22]|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[22]                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[2]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[2]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[3]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[3]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[4]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[4]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[5]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[5]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[8]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[8]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;          |synch:pcint_resync_inst[9]|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[9]                                                                                                                                                                                                                                                                                           ; synch                                              ; work         ;
;       |avr_i2c:i2c_top_inst|                                                                            ; 480 (271)   ; 169 (81)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 311 (190)    ; 12 (4)            ; 157 (77)         ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst                                                                                                                                                                                                                                                                                                                          ; avr_i2c                                            ; work         ;
;          |alt_lpm_mult51x9u:mult51_inst|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst                                                                                                                                                                                                                                                                                            ; alt_lpm_mult51x9u                                  ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                ; lpm_mult                                           ; work         ;
;                |mult_3qs:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component|mult_3qs:auto_generated                                                                                                                                                                                                                                        ; mult_3qs                                           ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|                                                         ; 209 (56)    ; 88 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (30)     ; 8 (0)             ; 80 (26)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                     ; i2c_master_byte_ctrl                               ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|                                                        ; 153 (149)   ; 62 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 8 (4)             ; 54 (54)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                  ; i2c_master_bit_ctrl                                ; work         ;
;                |synch:sclsync|                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sclsync                                                                                                                                                                                                                                    ; synch                                              ; work         ;
;                |synch:sdasync|                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sdasync                                                                                                                                                                                                                                    ; synch                                              ; work         ;
;       |avr_interconnect:avr_interconnect_inst|                                                          ; 376 (376)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 243 (243)    ; 0 (0)             ; 133 (133)        ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_interconnect:avr_interconnect_inst                                                                                                                                                                                                                                                                                                        ; avr_interconnect                                   ; work         ;
;       |avr_port:pport_b_inst|                                                                           ; 33 (21)     ; 24 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (4)             ; 16 (8)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst                                                                                                                                                                                                                                                                                                                         ; avr_port                                           ; work         ;
;          |synch:Tn_sync[0]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[1]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[2]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[3]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[4]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[5]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;       |avr_port:pport_c_inst|                                                                           ; 31 (19)     ; 24 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 9 (3)             ; 15 (9)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst                                                                                                                                                                                                                                                                                                                         ; avr_port                                           ; work         ;
;          |synch:Tn_sync[0]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[1]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[2]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[3]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[4]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[5]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;       |avr_port:pport_d_inst|                                                                           ; 44 (28)     ; 32 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 16 (8)            ; 16 (8)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst                                                                                                                                                                                                                                                                                                                         ; avr_port                                           ; work         ;
;          |synch:Tn_sync[0]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[1]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[2]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[3]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[4]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[5]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[6]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[6]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;          |synch:Tn_sync[7]|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[7]                                                                                                                                                                                                                                                                                                        ; synch                                              ; work         ;
;       |avr_prescaler01:prescaler_inst|                                                                  ; 18 (18)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_prescaler01:prescaler_inst                                                                                                                                                                                                                                                                                                                ; avr_prescaler01                                    ; work         ;
;       |avr_prescaler2:prescaler2_inst|                                                                  ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_prescaler2:prescaler2_inst                                                                                                                                                                                                                                                                                                                ; avr_prescaler2                                     ; work         ;
;       |avr_spi:spi_inst|                                                                                ; 166 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (0)       ; 14 (0)            ; 75 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst                                                                                                                                                                                                                                                                                                                              ; avr_spi                                            ; work         ;
;          |avr_spi_core:u_core|                                                                          ; 147 (142)   ; 75 (69)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 13 (13)           ; 63 (63)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core                                                                                                                                                                                                                                                                                                          ; avr_spi_core                                       ; work         ;
;             |rsnc_bit:u_sck_div2_sync|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_sck_div2_sync                                                                                                                                                                                                                                                                                 ; rsnc_bit                                           ; work         ;
;             |rsnc_bit:u_sck_drv_div2_sync|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_sck_drv_div2_sync                                                                                                                                                                                                                                                                             ; rsnc_bit                                           ; work         ;
;             |rsnc_bit:u_ss_b_rsnc|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_ss_b_rsnc                                                                                                                                                                                                                                                                                     ; rsnc_bit                                           ; work         ;
;          |avr_spi_sckd:u_sckd|                                                                          ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd                                                                                                                                                                                                                                                                                                          ; avr_spi_sckd                                       ; work         ;
;          |avr_spi_sckd_rst_gen:u_rst_gen|                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen                                                                                                                                                                                                                                                                                               ; avr_spi_sckd_rst_gen                               ; work         ;
;       |avr_spm:spm_inst|                                                                                ; 102 (102)   ; 38 (38)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 2 (2)             ; 38 (38)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst                                                                                                                                                                                                                                                                                                                              ; avr_spm                                            ; work         ;
;          |altsyncram:temp_buf_rtl_0|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0                                                                                                                                                                                                                                                                                                    ; altsyncram                                         ; work         ;
;             |altsyncram_um71:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_um71                                    ; work         ;
;       |avr_timer0:tcnt0_inst|                                                                           ; 176 (75)    ; 65 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (40)     ; 8 (6)             ; 57 (27)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst                                                                                                                                                                                                                                                                                                                         ; avr_timer0                                         ; work         ;
;          |avr_timer:tc_inst|                                                                            ; 101 (101)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 0 (0)             ; 30 (30)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; avr_timer                                          ; work         ;
;          |synch:tn_clk_sync|                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|synch:tn_clk_sync                                                                                                                                                                                                                                                                                                       ; synch                                              ; work         ;
;       |avr_timer1:tcnt1_inst|                                                                           ; 367 (166)   ; 141 (85)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 224 (80)     ; 21 (18)           ; 122 (65)         ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst                                                                                                                                                                                                                                                                                                                         ; avr_timer1                                         ; work         ;
;          |avr_timer:tc_inst|                                                                            ; 201 (201)   ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 0 (0)             ; 57 (57)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; avr_timer                                          ; work         ;
;          |synch:icr_sync|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:icr_sync                                                                                                                                                                                                                                                                                                          ; synch                                              ; work         ;
;          |synch:tn_clk_sync|                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:tn_clk_sync                                                                                                                                                                                                                                                                                                       ; synch                                              ; work         ;
;       |avr_timer2:tcnt2_inst|                                                                           ; 170 (71)    ; 62 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (37)     ; 10 (9)            ; 54 (21)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst                                                                                                                                                                                                                                                                                                                         ; avr_timer2                                         ; work         ;
;          |avr_timer:tc_inst|                                                                            ; 103 (103)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 1 (1)             ; 33 (33)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; avr_timer                                          ; work         ;
;       |avr_usart:usart_inst|                                                                            ; 335 (158)   ; 171 (39)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (105)    ; 28 (6)            ; 149 (68)         ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst                                                                                                                                                                                                                                                                                                                          ; avr_usart                                          ; work         ;
;          |clk_gen_logic:clk_gen_logic_inst|                                                             ; 66 (66)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 26 (26)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clk_gen_logic:clk_gen_logic_inst                                                                                                                                                                                                                                                                                         ; clk_gen_logic                                      ; work         ;
;          |fifo:fifo_rx_inst|                                                                            ; 31 (31)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 24 (24)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst                                                                                                                                                                                                                                                                                                        ; fifo                                               ; work         ;
;          |fifo:fifo_tx_inst|                                                                            ; 26 (26)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 5 (5)             ; 19 (19)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_tx_inst                                                                                                                                                                                                                                                                                                        ; fifo                                               ; work         ;
;          |lpm_shiftreg:rx_shift_reg_inst|                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:rx_shift_reg_inst                                                                                                                                                                                                                                                                                           ; lpm_shiftreg                                       ; work         ;
;          |lpm_shiftreg:tx_shift_reg_inst|                                                               ; 24 (24)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:tx_shift_reg_inst                                                                                                                                                                                                                                                                                           ; lpm_shiftreg                                       ; work         ;
;          |rc_sync_voter:u_rx_sync_voter|                                                                ; 6 (4)       ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (1)             ; 4 (3)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter                                                                                                                                                                                                                                                                                            ; rc_sync_voter                                      ; work         ;
;             |rsnc_cfg_vlog:rsnc_cfg_vlog_inst|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|rsnc_cfg_vlog:rsnc_cfg_vlog_inst                                                                                                                                                                                                                                                           ; rsnc_cfg_vlog                                      ; work         ;
;          |rg_md:rg_md_baudctrla_inst|                                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_baudctrla_inst                                                                                                                                                                                                                                                                                               ; rg_md                                              ; work         ;
;          |rg_md:rg_md_baudctrlb_inst|                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_baudctrlb_inst                                                                                                                                                                                                                                                                                               ; rg_md                                              ; work         ;
;          |rg_md:rg_md_ctrla_inst|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrla_inst                                                                                                                                                                                                                                                                                                   ; rg_md                                              ; work         ;
;          |rg_md:rg_md_ctrlb_inst|                                                                       ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 3 (3)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlb_inst                                                                                                                                                                                                                                                                                                   ; rg_md                                              ; work         ;
;          |rg_md:rg_md_ctrlc_inst|                                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlc_inst                                                                                                                                                                                                                                                                                                   ; rg_md                                              ; work         ;
;       |avr_wdt:wdt_inst|                                                                                ; 68 (68)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 4 (4)             ; 29 (29)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_wdt:wdt_inst                                                                                                                                                                                                                                                                                                                              ; avr_wdt                                            ; work         ;
;       |ram_data_rg:ram_data_rg_inst|                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|ram_data_rg:ram_data_rg_inst                                                                                                                                                                                                                                                                                                                  ; ram_data_rg                                        ; work         ;
;       |xlr8_adc:adc_inst|                                                                               ; 454 (231)   ; 190 (77)                  ; 0 (0)         ; 768         ; 1    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 264 (154)    ; 23 (7)            ; 167 (70)         ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst                                                                                                                                                                                                                                                                                                                             ; xlr8_adc                                           ; work         ;
;          |alt_lpm_mult12ux12u:adc_mult|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult                                                                                                                                                                                                                                                                                                ; alt_lpm_mult12ux12u                                ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                    ; lpm_mult                                           ; work         ;
;                |mult_jdq:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component|mult_jdq:auto_generated                                                                                                                                                                                                                                            ; mult_jdq                                           ; work         ;
;          |max10adc:max10adc_inst|                                                                       ; 223 (0)     ; 113 (0)                   ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 16 (0)            ; 97 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst                                                                                                                                                                                                                                                                                                      ; max10adc                                           ; max10adc     ;
;             |max10adc_modular_adc_0:modular_adc_0|                                                      ; 223 (0)     ; 113 (0)                   ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 16 (0)            ; 97 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                 ; max10adc_modular_adc_0                             ; max10adc     ;
;                |altera_modular_adc_control:control_internal|                                            ; 223 (0)     ; 113 (0)                   ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 16 (0)            ; 97 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                     ; altera_modular_adc_control                         ; max10adc     ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                                        ; 212 (172)   ; 113 (89)                  ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (83)      ; 16 (14)           ; 97 (77)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                        ; altera_modular_adc_control_fsm                     ; max10adc     ;
;                      |altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|                                ; 36 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 20 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo                                                                                                                      ; altera_modular_adc_control_avrg_fifo               ; max10adc     ;
;                         |scfifo:scfifo_component|                                                       ; 36 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 20 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component                                                                                              ; scfifo                                             ; work         ;
;                            |scfifo_ds61:auto_generated|                                                 ; 36 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 20 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated                                                                   ; scfifo_ds61                                        ; work         ;
;                               |a_dpfifo_3o41:dpfifo|                                                    ; 36 (8)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (8)       ; 0 (0)             ; 20 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo                                              ; a_dpfifo_3o41                                      ; work         ;
;                                  |a_fefifo_c6e:fifo_state|                                              ; 15 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state                      ; a_fefifo_c6e                                       ; work         ;
;                                     |cntr_337:count_usedw|                                              ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw ; cntr_337                                           ; work         ;
;                                  |altsyncram_rqn1:FIFOram|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram                      ; altsyncram_rqn1                                    ; work         ;
;                                  |cntr_n2b:rd_ptr_count|                                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count                        ; cntr_n2b                                           ; work         ;
;                                  |cntr_n2b:wr_ptr|                                                      ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr                              ; cntr_n2b                                           ; work         ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                         ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                             ; altera_std_synchronizer                            ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                           ; fiftyfivenm_adcblock_top_wrapper                   ; max10adc     ;
;                      |chsel_code_converter_sw_to_hw:decoder|                                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                     ; chsel_code_converter_sw_to_hw                      ; max10adc     ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                  ; fiftyfivenm_adcblock_primitive_wrapper             ; max10adc     ;
;       |xlr8_flashload:flashload_inst|                                                                   ; 952 (258)   ; 490 (143)                 ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 459 (114)    ; 37 (5)            ; 456 (118)        ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst                                                                                                                                                                                                                                                                                                                 ; xlr8_flashload                                     ; work         ;
;          |chipid:chipid_inst|                                                                           ; 88 (0)      ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 15 (0)            ; 62 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst                                                                                                                                                                                                                                                                                              ; chipid                                             ; chipid       ;
;             |altchip_id:chipid_inst|                                                                    ; 88 (44)     ; 77 (37)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (7)       ; 15 (15)           ; 62 (22)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst                                                                                                                                                                                                                                                                       ; altchip_id                                         ; chipid       ;
;                |a_graycounter:gen_cntr|                                                                 ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|a_graycounter:gen_cntr                                                                                                                                                                                                                                                ; a_graycounter                                      ; work         ;
;                   |a_graycounter_3ag:auto_generated|                                                    ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated                                                                                                                                                                                                               ; a_graycounter_3ag                                  ; work         ;
;                |lpm_shiftreg:shift_reg|                                                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|lpm_shiftreg:shift_reg                                                                                                                                                                                                                                                ; lpm_shiftreg                                       ; work         ;
;          |dualconfig:u_dual_config|                                                                     ; 133 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 4 (0)             ; 79 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config                                                                                                                                                                                                                                                                                        ; dualconfig                                         ; dualconfig   ;
;             |altera_dual_boot:dual_boot_0|                                                              ; 133 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 4 (0)             ; 79 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0                                                                                                                                                                                                                                                           ; altera_dual_boot                                   ; dualconfig   ;
;                |alt_dual_boot_avmm:alt_dual_boot_avmm_comp|                                             ; 133 (9)     ; 83 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (8)       ; 4 (1)             ; 79 (0)           ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                                                                                                                                                                                                                ; alt_dual_boot_avmm                                 ; dualconfig   ;
;                   |alt_dual_boot:alt_dual_boot|                                                         ; 124 (76)    ; 82 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (41)      ; 3 (3)             ; 79 (32)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot                                                                                                                                                                                    ; alt_dual_boot                                      ; dualconfig   ;
;                      |lpm_counter:counter|                                                              ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter                                                                                                                                                                ; lpm_counter                                        ; work         ;
;                         |cntr_d7i:auto_generated|                                                       ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated                                                                                                                                        ; cntr_d7i                                           ; work         ;
;                      |lpm_shiftreg:write_reg|                                                           ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg                                                                                                                                                             ; lpm_shiftreg                                       ; work         ;
;          |max10flash:flash_inst|                                                                        ; 512 (0)     ; 187 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 284 (0)      ; 13 (0)            ; 215 (0)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst                                                                                                                                                                                                                                                                                           ; max10flash                                         ; max10flash   ;
;             |altera_onchip_flash:onchip_flash_0|                                                        ; 512 (0)     ; 187 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 284 (0)      ; 13 (0)            ; 215 (0)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                        ; altera_onchip_flash                                ; max10flash   ;
;                |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                            ; 45 (45)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 31 (31)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                            ; altera_onchip_flash_avmm_csr_controller            ; max10flash   ;
;                |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                          ; 467 (386)   ; 155 (119)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 271 (229)    ; 12 (4)            ; 184 (154)        ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                          ; altera_onchip_flash_avmm_data_controller           ; max10flash   ;
;                   |altera_onchip_flash_address_write_protection_check:address_write_protection_checker| ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_write_protection_check:address_write_protection_checker                                                                                                      ; altera_onchip_flash_address_write_protection_check ; max10flash   ;
;                   |altera_onchip_flash_convert_address:address_convertor|                               ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                    ; altera_onchip_flash_convert_address                ; max10flash   ;
;                   |altera_std_synchronizer:stdsync_1|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1                                                                                                                                                        ; altera_std_synchronizer                            ; work         ;
;                   |altera_std_synchronizer:stdsync_2|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2                                                                                                                                                        ; altera_std_synchronizer                            ; work         ;
;                   |lpm_shiftreg:ufm_data_shiftreg|                                                      ; 43 (43)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 6 (6)             ; 30 (30)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                           ; lpm_shiftreg                                       ; work         ;
;                |altera_onchip_flash_block:altera_onchip_flash_block|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                    ; altera_onchip_flash_block                          ; max10flash   ;
;       |xlr8_pmem_ctl:u_pmem_ctl|                                                                        ; 202 (202)   ; 95 (95)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 1 (1)             ; 94 (94)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl                                                                                                                                                                                                                                                                                                                      ; xlr8_pmem_ctl                                      ; work         ;
;          |altsyncram:fe_mem[0][15]__1|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|altsyncram:fe_mem[0][15]__1                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_a7g1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|altsyncram:fe_mem[0][15]__1|altsyncram_a7g1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_a7g1                                    ; work         ;
;       |xlr8_rst_gen:rst_gen_inst|                                                                       ; 39 (37)     ; 27 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 8 (6)             ; 21 (21)          ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst                                                                                                                                                                                                                                                                                                                     ; xlr8_rst_gen                                       ; work         ;
;          |synch:nrst_sync_inst|                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|synch:nrst_sync_inst                                                                                                                                                                                                                                                                                                ; synch                                              ; work         ;
;       |xlr8_version:version_inst|                                                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_version:version_inst                                                                                                                                                                                                                                                                                                                     ; xlr8_version                                       ; work         ;
;    |xlr8_clocks:clocks_inst|                                                                            ; 29 (29)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 20 (20)          ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst                                                                                                                                                                                                                                                                                                                                                                ; xlr8_clocks                                        ; work         ;
;       |int_osc:int_osc_inst|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst                                                                                                                                                                                                                                                                                                                                           ; int_osc                                            ; int_osc      ;
;          |altera_int_osc:int_osc_0|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0                                                                                                                                                                                                                                                                                                                  ; altera_int_osc                                     ; int_osc      ;
;       |pll16:pll_inst|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst                                                                                                                                                                                                                                                                                                                                                 ; pll16                                              ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                         ; altpll                                             ; work         ;
;             |pll16_altpll:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated                                                                                                                                                                                                                                                                                             ; pll16_altpll                                       ; work         ;
;    |xlr8_d_mem:d_mem_inst|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_d_mem:d_mem_inst                                                                                                                                                                                                                                                                                                                                                                  ; xlr8_d_mem                                         ; work         ;
;       |altsyncram:altsyncram_inst|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                         ; work         ;
;          |altsyncram_s4h1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_s4h1                                    ; work         ;
;    |xlr8_gpio:gpio_inst|                                                                                ; 34 (34)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (8)             ; 17 (17)          ; 0          ; |xlr8_top|xlr8_gpio:gpio_inst                                                                                                                                                                                                                                                                                                                                                                    ; xlr8_gpio                                          ; work         ;
;    |xlr8_iomux328:iomux328_inst|                                                                        ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_top|xlr8_iomux328:iomux328_inst                                                                                                                                                                                                                                                                                                                                                            ; xlr8_iomux328                                      ; work         ;
;    |xlr8_p_mem:p_mem_inst|                                                                              ; 36 (0)      ; 2 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (0)             ; 17 (0)           ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst                                                                                                                                                                                                                                                                                                                                                                  ; xlr8_p_mem                                         ; work         ;
;       |ram2p16384x16:ram16k.ram2p16384x16_inst|                                                         ; 36 (0)      ; 2 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (0)             ; 17 (0)           ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst                                                                                                                                                                                                                                                                                                                          ; ram2p16384x16                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 36 (0)      ; 2 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (0)             ; 17 (0)           ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_4hh2:auto_generated|                                                            ; 36 (2)      ; 2 (2)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (1)             ; 17 (1)           ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_4hh2                                    ; work         ;
;                |decode_97a:decode2|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2                                                                                                                                                                                                                                        ; decode_97a                                         ; work         ;
;                |mux_83b:mux4|                                                                           ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux4                                                                                                                                                                                                                                              ; mux_83b                                            ; work         ;
;                |mux_83b:mux5|                                                                           ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux5                                                                                                                                                                                                                                              ; mux_83b                                            ; work         ;
;    |xlr8_spi:xlr8_spi_1_inst|                                                                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |xlr8_top|xlr8_spi:xlr8_spi_1_inst                                                                                                                                                                                                                                                                                                                                                               ; xlr8_spi                                           ; work         ;
;       |avr_spi_core:u_core|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_spi:xlr8_spi_1_inst|avr_spi_core:u_core                                                                                                                                                                                                                                                                                                                                           ; avr_spi_core                                       ; work         ;
;    |xlr8_spi:xlr8_spi_2_inst|                                                                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |xlr8_top|xlr8_spi:xlr8_spi_2_inst                                                                                                                                                                                                                                                                                                                                                               ; xlr8_spi                                           ; work         ;
;       |avr_spi_core:u_core|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_top|xlr8_spi:xlr8_spi_2_inst|avr_spi_core:u_core                                                                                                                                                                                                                                                                                                                                           ; avr_spi_core                                       ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; PIN13LED     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ANA_UP       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I2C_ENABLE   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCL          ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SDA          ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; D13          ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D12          ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D11          ; Bidir    ; (2) 316 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D10          ; Bidir    ; (6) 868 ps    ; (1) 178 ps    ; --                    ; --  ; --   ;
; D9           ; Bidir    ; (0) 0 ps      ; (6) 868 ps    ; --                    ; --  ; --   ;
; D8           ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D7           ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D6           ; Bidir    ; (0) 0 ps      ; (6) 868 ps    ; --                    ; --  ; --   ;
; D5           ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D4           ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D3           ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D2           ; Bidir    ; (0) 0 ps      ; (6) 868 ps    ; --                    ; --  ; --   ;
; TX           ; Bidir    ; (6) 868 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; RX           ; Bidir    ; (0) 0 ps      ; (6) 868 ps    ; --                    ; --  ; --   ;
; A5           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A4           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A3           ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; A2           ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; A1           ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; A0           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[0] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[1] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[2] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[3] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[4] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[5] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; JT9          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; JT7          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; JT6          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; JT5          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; JT3          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; JT1          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC7        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC6        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC5        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC3        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC2        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC1        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; Clock        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RESET_N      ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SCL                                                                                                                                                                        ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sclsync|din_flop~feeder ; 0                 ; 0       ;
; SDA                                                                                                                                                                        ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sdasync|din_flop~feeder ; 1                 ; 0       ;
; D13                                                                                                                                                                        ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~3                                                                                   ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[5]|din_flop                                                               ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|clk_scki_buffer                                                                                                            ; 1                 ; 0       ;
;      - PIN13LED~output                                                                                                                                                     ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[5]|din_flop~feeder                                                                     ; 1                 ; 0       ;
; D12                                                                                                                                                                        ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~2                                                                                   ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[4]|din_flop                                                               ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[4]|din_flop                                                                            ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|TmpIn_Next~2                                                                          ; 0                 ; 6       ;
; D11                                                                                                                                                                        ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr0~1                                                                                         ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|mosi_cpt_fall                                                                         ; 0                 ; 2       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|mosi_cpt_rise~feeder                                                                  ; 0                 ; 2       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[3]|din_flop~feeder                                                                     ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[3]|din_flop~feeder                                                        ; 1                 ; 0       ;
; D10                                                                                                                                                                        ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|portb_oe[4]~1                                                                                                                           ; 1                 ; 1       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~1                                                                                   ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[2]|din_flop                                                                            ; 1                 ; 1       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen|rst_sckd_n~0                                                               ; 1                 ; 1       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_ss_b_rsnc|rsnc_rg_current[0]                                               ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[2]|din_flop~feeder                                                        ; 1                 ; 1       ;
; D9                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr0~0                                                                                         ; 1                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[1]|din_flop~feeder                                                                     ; 0                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[1]|din_flop~feeder                                                        ; 0                 ; 0       ;
; D8                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~0                                                                                   ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|icr_presync_trig~0                                                                                   ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|nc_filter[0]                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|icr_noise_canceled~1                                                                                 ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[0]|din_flop                                                                            ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[0]|din_flop~feeder                                                        ; 1                 ; 0       ;
; D7                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~3                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[22]|din_flop                                                              ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[7]|din_flop~feeder                                                                     ; 1                 ; 0       ;
; D6                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~7                                                                                   ; 1                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[21]|din_flop                                                              ; 0                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[6]|din_flop                                                                            ; 0                 ; 0       ;
; D5                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~2                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[5]|din_flop~feeder                                                                     ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[20]|din_flop~feeder                                                       ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:tn_clk_sync|din_flop~feeder                                                                    ; 1                 ; 0       ;
; D4                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~6                                                                                   ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[4]|din_flop~feeder                                                                     ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[19]|din_flop~feeder                                                       ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|synch:tn_clk_sync|din_flop~feeder                                                                    ; 1                 ; 0       ;
; D3                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~1                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|ext_int_fl_set[1]~1                                                                               ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[3]|din_flop~feeder                                                                     ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[1]|din_flop~feeder                                                         ; 1                 ; 0       ;
; D2                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[0]|din_flop                                                                ; 0                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|ext_int_fl_set[0]~0                                                                               ; 1                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~5                                                                                   ; 1                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[2]|din_flop                                                                            ; 0                 ; 0       ;
; TX                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~0                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[1]|din_flop~feeder                                                                     ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[16]|din_flop~feeder                                                       ; 1                 ; 0       ;
; RX                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|rsnc_cfg_vlog:rsnc_cfg_vlog_inst|rsnc_rg_current[0]~0                   ; 1                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~4                                                                                   ; 1                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[0]|din_flop~feeder                                                                     ; 0                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[15]|din_flop~feeder                                                       ; 0                 ; 0       ;
; A5                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[13]~5                                                                                                                         ; 0                 ; 0       ;
; A4                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[12]~4                                                                                                                         ; 0                 ; 0       ;
; A3                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[11]~3                                                                                                                         ; 1                 ; 0       ;
; A2                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[10]~2                                                                                                                         ; 1                 ; 0       ;
; A1                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[9]~1                                                                                                                          ; 1                 ; 0       ;
; A0                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[8]~0                                                                                                                          ; 0                 ; 0       ;
; DIG_IO_OE[0]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[1]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[2]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[3]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[4]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[5]                                                                                                                                                               ;                   ;         ;
; JT9                                                                                                                                                                        ;                   ;         ;
; JT7                                                                                                                                                                        ;                   ;         ;
; JT6                                                                                                                                                                        ;                   ;         ;
; JT5                                                                                                                                                                        ;                   ;         ;
; JT3                                                                                                                                                                        ;                   ;         ;
; JT1                                                                                                                                                                        ;                   ;         ;
; SOIC7                                                                                                                                                                      ;                   ;         ;
; SOIC6                                                                                                                                                                      ;                   ;         ;
; SOIC5                                                                                                                                                                      ;                   ;         ;
; SOIC3                                                                                                                                                                      ;                   ;         ;
; SOIC2                                                                                                                                                                      ;                   ;         ;
; SOIC1                                                                                                                                                                      ;                   ;         ;
; Clock                                                                                                                                                                      ;                   ;         ;
; RESET_N                                                                                                                                                                    ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|synch:nrst_sync_inst|din_flop~feeder                                                             ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                       ; Location              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Clock                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_H6                ; 2199    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Clock                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_H6                ; 15      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|sph_next~2                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y14_N22    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_next~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y14_N24    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|always3~2                                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y19_N26    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|always3~4                                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y19_N8     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|irq_start~18                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y17_N14    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|irq_start~4                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y17_N14    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|ramadr_reg_en                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y18_N14    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|ramwe_int_next~5                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y15_N12    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|reg_rd_wr                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y18_N24    ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[0]~102                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y21_N14    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[104]~104                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y22_N18    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[112]~99                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y23_N26    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[120]~107                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y23_N24    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[128]~85                                                                                                                                                                                                                                                                               ; LCCOMB_X30_Y21_N28    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[136]~75                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y21_N20    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[144]~84                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y22_N16    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[152]~74                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y21_N16    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[160]~83                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y24_N4     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[168]~73                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y20_N20    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[16]~100                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y22_N18    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[176]~86                                                                                                                                                                                                                                                                               ; LCCOMB_X30_Y19_N24    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[184]~76                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y20_N16    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[192]~82                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y24_N8     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[200]~91                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y23_N18    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[211]~81                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y19_N16    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[217]~88                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y19_N24    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[227]~78                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y19_N6     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[238]~90                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y19_N2     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[247]~72                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y19_N18    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[24]~92                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y21_N2     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[254]~70                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y19_N2     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[32]~98                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y24_N22    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[40]~106                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y24_N0     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[48]~97                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y19_N22    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[56]~105                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y20_N18    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[64]~101                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y24_N14    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[72]~93                                                                                                                                                                                                                                                                                ; LCCOMB_X22_Y20_N2     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[80]~103                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y21_N0     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[88]~95                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y24_N0     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[8]~94                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y23_N28    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[96]~96                                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y21_N26    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~247                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y21_N4     ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~248                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y21_N2     ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~46                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y23_N14    ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~52                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y23_N22    ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~71                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y23_N26    ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|eicra_we                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y5_N16     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|eimsk_we~2                                                                                                                                                                                                                                                                                                               ; LCCOMB_X13_Y6_N6      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcicr_we                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y9_N22     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcmsk0_we                                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y5_N22     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcmsk1_we                                                                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y9_N10     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcmsk2_we                                                                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y9_N8      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWCR[6]~3                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y6_N14     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWCR~8                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y6_N30     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[4]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y8_N2      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWSR[0]~18                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y7_N10     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                                                 ; FF_X27_Y4_N13         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~4                                                                                                                                                                                                                                                                           ; LCCOMB_X24_Y3_N10     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                                                   ; FF_X25_Y3_N17         ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]~18                                                                                                                                                                                                                                        ; LCCOMB_X28_Y2_N2      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~42                                                                                                                                                                                                                                           ; LCCOMB_X28_Y2_N18     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]~9                                                                                                                                                                                                                                            ; LCCOMB_X27_Y2_N24     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA_reg[1]~0                                                                                                                                                                                                                                        ; LCCOMB_X25_Y2_N16     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                                                                                                                                                                                        ; FF_X25_Y2_N15         ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y4_N16     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|m_state.1000                                                                                                                                                                                                                                                                                                                 ; FF_X29_Y5_N23         ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|m_state~20                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y7_N24     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|m_state~29                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y5_N28     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|reset_core                                                                                                                                                                                                                                                                                                                   ; FF_X27_Y6_N23         ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twamr_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y8_N26     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twar_we                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y8_N2      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twbr_we                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y8_N30     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twcr_we                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X25_Y5_N14     ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|ddrx[1]                                                                                                                                                                                                                                                                                                                     ; FF_X10_Y2_N1          ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|ddrx_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y6_N24     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|portx[0]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y4_N2      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[0]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y7_N1          ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[1]                                                                                                                                                                                                                                                                                                                     ; FF_X15_Y17_N9         ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[2]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y7_N23         ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[3]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y7_N9          ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[4]                                                                                                                                                                                                                                                                                                                     ; FF_X7_Y9_N1           ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[5]                                                                                                                                                                                                                                                                                                                     ; FF_X7_Y9_N13          ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y7_N12     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|portx[5]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y7_N18     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[2]                                                                                                                                                                                                                                                                                                                     ; FF_X6_Y1_N9           ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[3]                                                                                                                                                                                                                                                                                                                     ; FF_X6_Y1_N3           ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[4]                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y1_N29          ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[5]                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y1_N27          ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[6]                                                                                                                                                                                                                                                                                                                     ; FF_X6_Y1_N5           ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[7]                                                                                                                                                                                                                                                                                                                     ; FF_X6_Y1_N23          ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X7_Y4_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|portx[0]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y4_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|Mux1~6                                                                                                                                                                                                                                                                                                       ; LCCOMB_X13_Y2_N0      ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[4]~2                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y5_N6      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|UpdRcDataRg_Current                                                                                                                                                                                                                                                                                          ; FF_X12_Y5_N15         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|core_sckd_spdr7_fall~3                                                                                                                                                                                                                                                                                       ; LCCOMB_X13_Y1_N28     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|mstr_ps.MSTR_IDLE                                                                                                                                                                                                                                                                                            ; FF_X12_Y5_N13         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rst_ss_n                                                                                                                                                                                                                                                                                                     ; FF_X11_Y1_N17         ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|slave_ps~37                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y1_N24     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|spcr.dord                                                                                                                                                                                                                                                                                                    ; FF_X14_Y5_N29         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|spcr_we                                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y5_N24     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_fall_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X13_Y1_N18     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_rise_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y1_N10     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha1_fall_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y1_N18     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha1_rise_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y1_N0      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen|rst_sckd_n~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y3_N30     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|Selector3~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y17_N8     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|op_tmp_buf_next[4]~3                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y14_N20    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|pm_adr[1]~26                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y17_N2     ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|spm_sm_st_current.SPM_SM_SPMEN                                                                                                                                                                                                                                                                                                   ; FF_X24_Y17_N17        ; 10      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst|OCRA~6                                                                                                                                                                                                                                                                                                    ; LCCOMB_X7_Y6_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst|OCRB~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X4_Y7_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst|TCNT[2]~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X7_Y7_N4       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|ocra_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X7_Y6_N18      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|ocrb_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X7_Y5_N18      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|tccra_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y6_N0      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|tccrb_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X7_Y4_N10      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|timsk_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X10_Y6_N4      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|ICR[0]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y1_N20     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|TEMP[6]~8                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y6_N10     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|always3~2                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y6_N24     ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst|OCRA~2                                                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y2_N0      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst|OCRB~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y2_N18     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst|TCNT[13]~19                                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y3_N2      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|ocral_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y5_N8      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|ocrbl_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y5_N14     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|tccra_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y4_N22     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|tccrb_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y4_N8      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|timsk_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X14_Y8_N8      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst|OCRA~3                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y7_N18     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst|OCRB~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y7_N28     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst|TCNT[3]~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y7_N8      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|ocra_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y4_N2      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|ocrb_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y7_N0      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|tccra_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y3_N6      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|tccrb_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y4_N20     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|timsk_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y6_N8      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|always3~1                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X3_Y5_N22      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|baudctrla_we                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y5_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|baudctrlb_we                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y5_N20      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clk_gen_logic:clk_gen_logic_inst|rx_clk_en_current                                                                                                                                                                                                                                                                           ; FF_X2_Y4_N1           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clk_gen_logic:clk_gen_logic_inst|rx_cnt_current[11]~15                                                                                                                                                                                                                                                                       ; LCCOMB_X2_Y4_N10      ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clr_tx_cnt~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X2_Y5_N6       ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|comb~3                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X4_Y2_N4       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|ctrla_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X4_Y5_N14      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|ctrlb_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X6_Y3_N24      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|ctrlc_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y7_N24     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|fifo_mem_current[0][0]~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X4_Y3_N0       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|fifo_mem_current[1][0]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X4_Y3_N30      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|rd_cnt_current[1]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y4_N20      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|wr_cnt_current[1]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X4_Y3_N22      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_tx_inst|fifo_mem_current[0][0]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X2_Y5_N16      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_tx_inst|wr_cnt_current[1]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X2_Y5_N30      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sm_st_next.LP_RC_SM_ST_B1~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X6_Y5_N18      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rx_sh_en                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X4_Y3_N26      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rx_step_cnt_current[2]~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X6_Y5_N0       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_wdt:wdt_inst|cntr[12]~11                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y8_N14     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_wdt:wdt_inst|wdtcsr_we                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y6_N8      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|clk_scki_buffer                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y10_N14    ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|dm_ce                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y9_N16     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|dm_we                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y12_N16    ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|pm_addr[13]                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y14_N12    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|pm_core_rd_addr[13]                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y19_N28    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|ADEN                                                                                                                                                                                                                                                                                                                            ; FF_X17_Y11_N25        ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|REFS_to_use[0]~1                                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y11_N26    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|adc_response_scaled[11]~13                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y15_N16    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|adcsra_we                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y9_N0      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|adcsrb_we                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y9_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|admux_we                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y9_N20     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|always11~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y12_N2     ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|didr_we                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y9_N4      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|WideOr12                                                                                                                                                                   ; LCCOMB_X11_Y22_N2     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|_~8                                              ; LCCOMB_X13_Y24_N20    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|_~0 ; LCCOMB_X12_Y24_N4     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|_~2                              ; LCCOMB_X18_Y23_N10    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|valid_wreq                                       ; LCCOMB_X12_Y24_N20    ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14]~56                                                                                                                                                            ; LCCOMB_X18_Y23_N0     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|fifo_sclr                                                                                                                                                                  ; LCCOMB_X13_Y24_N24    ; 38      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7]~11                                                                                                                                                            ; LCCOMB_X14_Y22_N30    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_dout                                                                                                                                                                  ; LCCOMB_X14_Y24_N18    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|state_count[1]~9                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y14_N4     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|state_reg.SCALE11                                                                                                                                                                                                                                                                                                               ; FF_X16_Y14_N1         ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|always13~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y8_N16     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|always5~2                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y15_N0     ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|always8~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y15_N30    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|busy_reg                                                                                                                                                                                                                                                                  ; FF_X23_Y6_N3          ; 42      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|comb~0                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y6_N6      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|output_reg[40]~0                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y6_N0      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|comb~10                                                                                                                                                                                ; LCCOMB_X29_Y9_N16     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|comb~11                                                                                                                                                                                ; LCCOMB_X29_Y9_N30     ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                                                                                                                                       ; FF_X29_Y11_N23        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|_~0                                                                                                                                        ; LCCOMB_X29_Y9_N8      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                                                                                                                                                 ; FF_X29_Y9_N13         ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk                                                                                                                                                                                                  ; LCCOMB_X1_Y9_N2       ; 83      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|write_operation~1                                                                                                                                                                                                  ; LCCOMB_X24_Y10_N30    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|fcfg_ctl.cmd[0]~4                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y9_N6      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|fcfg_ctl.enable                                                                                                                                                                                                                                                                                                     ; FF_X19_Y9_N1          ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|fcfg_dat_we                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y8_N0      ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.IDLE                                                                                                                                                                                                                                                                                                       ; FF_X19_Y12_N5         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[3]~25                                                                                                                                                           ; LCCOMB_X11_Y10_N22    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]~1                                                                                                                                                                               ; LCCOMB_X15_Y12_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                   ; FF_X14_Y12_N7         ; 103     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal7~0                                                                                                                                                                                     ; LCCOMB_X11_Y9_N10     ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always4~0                                                                                                                                                                                    ; LCCOMB_X3_Y8_N18      ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[2]~26                                                                                                                                                                    ; LCCOMB_X12_Y15_N18    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state                                                                                                                                                                        ; FF_X12_Y15_N7         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2]~6                                                                                                                                                                              ; LCCOMB_X12_Y15_N4     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~3                                                                                                                                                                             ; LCCOMB_X4_Y9_N30      ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~22                                                                                                                                                                               ; LCCOMB_X4_Y8_N2       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1]~3                                                                                                                                                                    ; LCCOMB_X11_Y11_N4     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                   ; FF_X11_Y14_N31        ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                  ; FF_X11_Y14_N9         ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~5                                                                                                                                                                             ; LCCOMB_X9_Y9_N14      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                 ; FF_X9_Y9_N9           ; 50      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                ; FF_X9_Y8_N1           ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~18                                                                                                                                                                               ; LCCOMB_X9_Y9_N30      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                                                                                                                                                                    ; UNVM_X0_Y11_N40       ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reconfig_ns.RCFG_D1~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y12_N28    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|ufm_dout[0]~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y12_N10    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|f2p_ns.F2P_PMEM~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y15_N16    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|fe_wr~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y15_N10    ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[3]~17                                                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y14_N0     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[3]~22                                                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y14_N6     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_wdata[0][12]~4                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y13_N28    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_wdata[1][11]~8                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y13_N22    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|xfer_cnt[0]~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y14_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|ClrRstDFF_Tmp                                                                                                                                                                                                                                                                                                           ; FF_X16_Y10_N15        ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|RstDelayB                                                                                                                                                                                                                                                                                                               ; FF_X3_Y8_N25          ; 285     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|gtccr.psrasy                                                                                                                                                                                                                                                                                                            ; FF_X14_Y10_N1         ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|gtccr.psrasy~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y10_N28    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|gtccr.psrsync                                                                                                                                                                                                                                                                                                           ; FF_X14_Y10_N19        ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cnt[5]~9                                                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y11_N22    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2                                                                                                                                                                                                                                                                                                                ; FF_X12_Y3_N29         ; 1483    ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2                                                                                                                                                                                                                                                                                                                ; FF_X12_Y3_N29         ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|synch:nrst_sync_inst|dout                                                                                                                                                                                                                                                                                               ; FF_X22_Y11_N31        ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0|wire_clkout                                                                                                                                                                                                                                                                                                          ; OSCILLATOR_X10_Y11_N3 ; 10      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                ; PLL_1                 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_clocks:clocks_inst|pwr_on_nrst                                                                                                                                                                                                                                                                                                                                                        ; FF_X11_Y8_N31         ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; xlr8_gpio:gpio_inst|gpior0_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y14_N26    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_gpio:gpio_inst|gpior1_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X13_Y11_N30    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_gpio:gpio_inst|gpior2_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y10_N24    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_iomux328:iomux328_inst|portb_oe[0]                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y3_N4      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_iomux328:iomux328_inst|portb_oe[4]~1                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y3_N8      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_iomux328:iomux328_inst|portb_oe~0                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y3_N30     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_iomux328:iomux328_inst|portb_oe~2                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y3_N26     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_iomux328:iomux328_inst|portb_oe~3                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y3_N28     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_iomux328:iomux328_inst|portd_oe[1]                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X7_Y2_N20      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_iomux328:iomux328_inst|portd_oe~0                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X3_Y1_N24      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2|eq_node[0]                                                                                                                                                                                                                                 ; LCCOMB_X29_Y17_N22    ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2|eq_node[1]                                                                                                                                                                                                                                 ; LCCOMB_X29_Y17_N0     ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                    ; Location              ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clock                                                                                                                                                                                                   ; PIN_H6                ; 2199    ; 20                                   ; Global Clock         ; GCLK4            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|clk_scki_buffer                                                                                                                                                ; LCCOMB_X30_Y10_N14    ; 14      ; 1                                    ; Global Clock         ; GCLK6            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk               ; LCCOMB_X1_Y9_N2       ; 83      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always4~0 ; LCCOMB_X3_Y8_N18      ; 2       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                 ; UNVM_X0_Y11_N40       ; 2       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|RstDelayB                                                                                                                            ; FF_X3_Y8_N25          ; 285     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2                                                                                                                             ; FF_X12_Y3_N29         ; 1483    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0|wire_clkout                                                                                                                       ; OSCILLATOR_X10_Y11_N3 ; 10      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 64           ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024   ; 64                          ; 16                          ; --                          ; --                          ; 1024                ; 1    ; None ; M9K_X26_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 64           ; 12           ; 64           ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 768    ; 64                          ; 12                          ; 64                          ; 12                          ; 768                 ; 1    ; None ; M9K_X26_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|altsyncram:fe_mem[0][15]__1|altsyncram_a7g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1    ; None ; M9K_X26_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; M9K  ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2    ; None ; M9K_X26_Y10_N0, M9K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; Single Clock ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32   ; None ; M9K_X8_Y5_N0, M9K_X5_Y8_N0, M9K_X26_Y16_N0, M9K_X26_Y17_N0, M9K_X5_Y4_N0, M9K_X5_Y5_N0, M9K_X26_Y1_N0, M9K_X26_Y5_N0, M9K_X26_Y6_N0, M9K_X8_Y6_N0, M9K_X26_Y8_N0, M9K_X26_Y13_N0, M9K_X26_Y19_N0, M9K_X26_Y14_N0, M9K_X5_Y7_N0, M9K_X5_Y6_N0, M9K_X26_Y7_N0, M9K_X5_Y9_N0, M9K_X8_Y1_N0, M9K_X8_Y3_N0, M9K_X8_Y9_N0, M9K_X8_Y7_N0, M9K_X26_Y18_N0, M9K_X26_Y3_N0, M9K_X26_Y12_N0, M9K_X26_Y11_N0, M9K_X8_Y2_N0, M9K_X8_Y8_N0, M9K_X5_Y3_N0, M9K_X8_Y4_N0, M9K_X26_Y2_N0, M9K_X26_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 48                ;
; Simple Multipliers (18-bit)           ; 1           ; 1                   ; 24                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 24                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 48                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|result[0]    ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ;                            ; DSPMULT_X21_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component|mult_jdq:auto_generated|result[0]                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component|mult_jdq:auto_generated|mac_mult1                                              ;                            ; DSPMULT_X21_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component|mult_3qs:auto_generated|result[0]                                             ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component|mult_3qs:auto_generated|mac_mult1                                          ;                            ; DSPMULT_X21_Y5_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 9,600 / 27,275 ( 35 % ) ;
; C16 interconnects     ; 88 / 1,240 ( 7 % )      ;
; C4 interconnects      ; 4,871 / 20,832 ( 23 % ) ;
; Direct links          ; 1,299 / 27,275 ( 5 % )  ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 3,087 / 8,064 ( 38 % )  ;
; R24 interconnects     ; 149 / 1,320 ( 11 % )    ;
; R4 interconnects      ; 5,691 / 28,560 ( 20 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.26) ; Number of LABs  (Total = 451) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 20                            ;
; 2                                           ; 12                            ;
; 3                                           ; 11                            ;
; 4                                           ; 5                             ;
; 5                                           ; 3                             ;
; 6                                           ; 6                             ;
; 7                                           ; 6                             ;
; 8                                           ; 8                             ;
; 9                                           ; 4                             ;
; 10                                          ; 8                             ;
; 11                                          ; 14                            ;
; 12                                          ; 10                            ;
; 13                                          ; 22                            ;
; 14                                          ; 24                            ;
; 15                                          ; 53                            ;
; 16                                          ; 245                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.98) ; Number of LABs  (Total = 451) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 296                           ;
; 1 Clock                            ; 350                           ;
; 1 Clock enable                     ; 121                           ;
; 1 Sync. clear                      ; 17                            ;
; 1 Sync. load                       ; 27                            ;
; 2 Async. clears                    ; 8                             ;
; 2 Clock enables                    ; 65                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.10) ; Number of LABs  (Total = 451) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 11                            ;
; 2                                            ; 15                            ;
; 3                                            ; 4                             ;
; 4                                            ; 7                             ;
; 5                                            ; 8                             ;
; 6                                            ; 3                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 6                             ;
; 11                                           ; 6                             ;
; 12                                           ; 9                             ;
; 13                                           ; 3                             ;
; 14                                           ; 10                            ;
; 15                                           ; 23                            ;
; 16                                           ; 61                            ;
; 17                                           ; 24                            ;
; 18                                           ; 26                            ;
; 19                                           ; 22                            ;
; 20                                           ; 22                            ;
; 21                                           ; 25                            ;
; 22                                           ; 29                            ;
; 23                                           ; 25                            ;
; 24                                           ; 16                            ;
; 25                                           ; 13                            ;
; 26                                           ; 17                            ;
; 27                                           ; 14                            ;
; 28                                           ; 14                            ;
; 29                                           ; 7                             ;
; 30                                           ; 15                            ;
; 31                                           ; 3                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.89) ; Number of LABs  (Total = 451) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 28                            ;
; 2                                               ; 20                            ;
; 3                                               ; 24                            ;
; 4                                               ; 26                            ;
; 5                                               ; 23                            ;
; 6                                               ; 25                            ;
; 7                                               ; 27                            ;
; 8                                               ; 41                            ;
; 9                                               ; 40                            ;
; 10                                              ; 36                            ;
; 11                                              ; 30                            ;
; 12                                              ; 28                            ;
; 13                                              ; 21                            ;
; 14                                              ; 21                            ;
; 15                                              ; 27                            ;
; 16                                              ; 16                            ;
; 17                                              ; 5                             ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
; 20                                              ; 5                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.42) ; Number of LABs  (Total = 451) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 9                             ;
; 3                                            ; 8                             ;
; 4                                            ; 12                            ;
; 5                                            ; 9                             ;
; 6                                            ; 13                            ;
; 7                                            ; 12                            ;
; 8                                            ; 9                             ;
; 9                                            ; 6                             ;
; 10                                           ; 11                            ;
; 11                                           ; 10                            ;
; 12                                           ; 10                            ;
; 13                                           ; 17                            ;
; 14                                           ; 14                            ;
; 15                                           ; 14                            ;
; 16                                           ; 13                            ;
; 17                                           ; 13                            ;
; 18                                           ; 24                            ;
; 19                                           ; 21                            ;
; 20                                           ; 16                            ;
; 21                                           ; 19                            ;
; 22                                           ; 23                            ;
; 23                                           ; 28                            ;
; 24                                           ; 19                            ;
; 25                                           ; 29                            ;
; 26                                           ; 21                            ;
; 27                                           ; 13                            ;
; 28                                           ; 11                            ;
; 29                                           ; 11                            ;
; 30                                           ; 4                             ;
; 31                                           ; 6                             ;
; 32                                           ; 6                             ;
; 33                                           ; 4                             ;
; 34                                           ; 6                             ;
; 35                                           ; 3                             ;
; 36                                           ; 3                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 45        ; 45        ; 0            ; 0            ; 45        ; 45        ; 0            ; 0            ; 0            ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 0            ; 42           ; 0            ; 0            ; 42           ; 0            ; 0            ; 0            ; 0            ; 45        ; 45        ; 45        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 45           ; 0         ; 0         ; 45           ; 45           ; 0         ; 0         ; 45           ; 45           ; 45           ; 45           ; 27           ; 45           ; 45           ; 45           ; 45           ; 45           ; 3            ; 45           ; 45           ; 3            ; 45           ; 45           ; 45           ; 45           ; 0         ; 0         ; 0         ; 45           ; 45           ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; PIN13LED           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ANA_UP             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_ENABLE         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SCL                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDA                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D13                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D12                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D11                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D10                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D9                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D8                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D7                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D6                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D5                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D4                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D3                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D2                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TX                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RX                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A5                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A4                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A3                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A2                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A1                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A0                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[0]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[1]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[2]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[3]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[4]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[5]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JT9                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JT7                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JT6                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JT5                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JT3                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JT1                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC7              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC6              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC5              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC3              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC2              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC1              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; Clock              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; On                     ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                       ;
+-----------------+-----------------------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)                          ; Delay Added in ns ;
+-----------------+-----------------------------------------------+-------------------+
; Clock           ; Clock                                         ; 102.6             ;
; Clock           ; Clock,undefined_altera_flash_read_state_clock ; 3.2               ;
+-----------------+-----------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                         ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 3.778             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 3.683             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 3.578             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                   ; 3.020             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[2]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.787             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[2]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[2]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[2]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.READFLASH                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_access.FA_RCFG                                                                                                                                    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.WRITEFLASH                                                                                                                                     ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[0]                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_access.FA_UFM_IF                                                                                                                                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.577             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE     ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                   ; 2.414             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[7]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[8]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[8]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[8]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[7]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[7]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[7]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[8]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.402             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE     ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                   ; 2.397             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.323             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[10] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.297             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[14] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.214             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[6]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.180             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[6]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.180             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[6]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.180             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[6]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.180             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[3]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.174             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[3]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.174             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[3]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.174             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[3]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.174             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[5]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.129             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[5]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.129             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[5]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.129             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[5]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.129             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[11] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.112             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[16] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[13] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[12] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[15]                                                                                                                                               ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[15]         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[14]                                                                                                                                               ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14]         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[13]                                                                                                                                               ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13]         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[12]                                                                                                                                               ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[12]         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[11]                                                                                                                                               ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[11]         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[10]                                                                                                                                               ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[9]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[9]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[9]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[9]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[10]                                                                                                                                                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[11]                                                                                                                                                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[12]                                                                                                                                                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 2.061             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.943             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[0]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.943             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[0]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.943             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.ERS_SECTOR                                                                                                                                     ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.943             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.ENWRPROT                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.943             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.DISWRPROT                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.943             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.ERS_PAGE                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.943             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[4]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.849             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[4]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.849             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[4]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.849             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[4]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.849             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_DUMMY    ; 1.595             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1]          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.524             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_CLEAR      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg               ; 1.422             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_DUMMY      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg               ; 1.422             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                      ; 1.370             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_READY      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP    ; 1.269             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1]  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.049             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[1]                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.049             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[1]                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                    ; 1.049             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|current_state_reg                                                                                             ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|chipidblock_dut~SHIFTNLD[0]                                                                                 ; 0.931             ;
; D11                                                                                                                                                                                                                            ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|mosi_cpt_rise                                                                                                                                  ; 0.791             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_din[0]                                                                                                                                             ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[1]      ; 0.781             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[3]                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ram_block1a13~porta_datain_reg0                                                                           ; 0.373             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[9]                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; 0.355             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[10]                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ram_block1a6~porta_datain_reg0                                                                            ; 0.355             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[11]                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ram_block1a5~porta_datain_reg0                                                                            ; 0.355             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[15]                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ram_block1a1~porta_datain_reg0                                                                            ; 0.351             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[8]                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ram_block1a8~porta_datain_reg0                                                                            ; 0.351             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17]   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[11] ; 0.260             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15]   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9]  ; 0.260             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9]    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[3]  ; 0.260             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7]    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1]  ; 0.260             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10]   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[4]  ; 0.260             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 10M08SAU169C8G for design "xlr8_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/pll16_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|wire_pll1_clk[0] port File: /home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/pll16_altpll.v Line: 46
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAU169C8GES is compatible
    Info (176445): Device 10M04SAU169C8G is compatible
    Info (176445): Device 10M16SAU169C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_JTAGEN~ is reserved at location E5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ADC1IN1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_ADC1IN2~ is reserved at location C2
    Info (169125): Pin ~ALTERA_ADC1IN3~ is reserved at location E3
    Info (169125): Pin ~ALTERA_ADC1IN4~ is reserved at location E4
    Info (169125): Pin ~ALTERA_ADC1IN5~ is reserved at location C1
    Info (169125): Pin ~ALTERA_ADC1IN6~ is reserved at location B1
    Info (169125): Pin ~ALTERA_ADC1IN7~ is reserved at location F1
    Info (169125): Pin ~ALTERA_ADC1IN8~ is reserved at location E1
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity xlr8_top
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'
Info (332104): Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'
Info (332104): Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 62.500 -waveform {0.000 31.250} -name Clock Clock
    Info (332110): create_generated_clock -source {clocks_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -phase 0.14 -duty_cycle 50.00 -name {clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_clock -period 181.818 -name {uc_top_wrp_vlog_inst|flashload_inst|flash_inst|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc} {uc_top_wrp_vlog_inst|flashload_inst|flash_inst|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: uc_top_wrp_vlog_inst|adc_inst|max10adc_inst|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   62.500     clk_scki
    Info (332111):   62.500  clk_virtual
    Info (332111):   62.500        Clock
    Info (332111):  500.000 clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    8.620  int_osc_clk
    Info (332111):  181.818 uc_top_wrp_vlog_inst|flashload_inst|flash_inst|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc
    Info (332111):  125.000 undefined_altera_flash_read_state_clock
Info (176353): Automatically promoted node Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_arclk_neg_reg File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_reg File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|portx[5] File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|ddrx[5] File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|scko File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|spcr.spe File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|spcr.mstr File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_arclk_neg_pos_reg File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arclk~0 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_reg File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk  File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|clk_scki_buffer  File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0|wire_clkout  File: /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v Line: 65
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2  File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rst_ss_n File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen|rst_sckd_n~0 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|RstDelayB  File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|next_state.STATE_SAME~2 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~30 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~31 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~33 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~34 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~35 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|write_operation~1 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|comb~2 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~39 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~40 File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always4~0  File: /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 18 registers into blocks of type Embedded multiplier block
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:20
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:16
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:50
Info (11888): Total time spent on timing analysis during the Fitter is 36.74 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (11218): Fitter post-fit operations ending: elapsed time is 00:01:15
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 50 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SCL uses I/O standard 3.3 V Schmitt Trigger at M13 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 22
    Info (169178): Pin SDA uses I/O standard 3.3 V Schmitt Trigger at M12 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 23
    Info (169178): Pin D13 uses I/O standard 3.3-V LVTTL at M11 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 25
    Info (169178): Pin D12 uses I/O standard 3.3-V LVTTL at L11 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 25
    Info (169178): Pin D11 uses I/O standard 3.3-V LVTTL at N10 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 25
    Info (169178): Pin D10 uses I/O standard 3.3-V LVTTL at N9 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 25
    Info (169178): Pin D9 uses I/O standard 3.3-V LVTTL at M9 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 25
    Info (169178): Pin D8 uses I/O standard 3.3-V LVTTL at M8 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 25
    Info (169178): Pin D7 uses I/O standard 3.3-V LVTTL at N7 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin D6 uses I/O standard 3.3-V LVTTL at N8 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin D5 uses I/O standard 3.3-V LVTTL at M7 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin D4 uses I/O standard 3.3-V LVTTL at N6 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin D3 uses I/O standard 3.3-V LVTTL at N5 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin D2 uses I/O standard 3.3-V LVTTL at N4 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin TX uses I/O standard 3.3-V LVTTL at M5 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin RX uses I/O standard 3.3-V LVTTL at M4 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 26
    Info (169178): Pin A5 uses I/O standard 3.3-V LVTTL at A4 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 28
    Info (169178): Pin A4 uses I/O standard 3.3-V LVTTL at B3 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 28
    Info (169178): Pin A3 uses I/O standard 3.3-V LVTTL at B6 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 28
    Info (169178): Pin A2 uses I/O standard 3.3-V LVTTL at A7 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 28
    Info (169178): Pin A1 uses I/O standard 3.3-V LVTTL at A8 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 28
    Info (169178): Pin A0 uses I/O standard 3.3-V LVTTL at A10 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 28
    Info (169178): Pin DIG_IO_OE[0] uses I/O standard 3.3-V LVTTL at A11 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169178): Pin DIG_IO_OE[1] uses I/O standard 3.3-V LVTTL at A9 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169178): Pin DIG_IO_OE[2] uses I/O standard 3.3-V LVTTL at A6 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169178): Pin DIG_IO_OE[3] uses I/O standard 3.3-V LVTTL at B5 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169178): Pin DIG_IO_OE[4] uses I/O standard 3.3-V LVTTL at B4 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169178): Pin DIG_IO_OE[5] uses I/O standard 3.3-V LVTTL at A3 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169178): Pin JT9 uses I/O standard 3.3 V Schmitt Trigger at F5 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 37
    Info (169178): Pin JT7 uses I/O standard 3.3 V Schmitt Trigger at L5 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 38
    Info (169178): Pin JT6 uses I/O standard 3.3 V Schmitt Trigger at L4 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 39
    Info (169178): Pin JT5 uses I/O standard 3.3 V Schmitt Trigger at G1 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 40
    Info (169178): Pin JT3 uses I/O standard 3.3 V Schmitt Trigger at F6 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 41
    Info (169178): Pin JT1 uses I/O standard 3.3 V Schmitt Trigger at G2 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 42
    Info (169178): Pin SOIC7 uses I/O standard 3.3 V Schmitt Trigger at D11 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 44
    Info (169178): Pin SOIC6 uses I/O standard 3.3 V Schmitt Trigger at D12 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 45
    Info (169178): Pin SOIC5 uses I/O standard 3.3 V Schmitt Trigger at E13 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 46
    Info (169178): Pin SOIC3 uses I/O standard 3.3 V Schmitt Trigger at C11 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 47
    Info (169178): Pin SOIC2 uses I/O standard 3.3 V Schmitt Trigger at B13 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 48
    Info (169178): Pin SOIC1 uses I/O standard 3.3 V Schmitt Trigger at C12 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 50
    Info (169178): Pin Clock uses I/O standard 3.3-V LVTTL at H6 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 19
    Info (169178): Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger at B9 File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 20
    Info (169178): Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1
    Info (169178): Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2
    Info (169178): Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3
    Info (169178): Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4
    Info (169178): Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1
    Info (169178): Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1
    Info (169178): Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1
    Info (169178): Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1
Warning (14579): Pin A5 uses I/O standard 3.3-V LVTTL located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin A4 uses I/O standard 3.3-V LVTTL located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin A3 uses I/O standard 3.3-V LVTTL located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin A2 uses I/O standard 3.3-V LVTTL located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin A1 uses I/O standard 3.3-V LVTTL located at A8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin A0 uses I/O standard 3.3-V LVTTL located at A10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin DIG_IO_OE[0] uses I/O standard 3.3-V LVTTL located at A11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin DIG_IO_OE[1] uses I/O standard 3.3-V LVTTL located at A9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin DIG_IO_OE[2] uses I/O standard 3.3-V LVTTL located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin DIG_IO_OE[3] uses I/O standard 3.3-V LVTTL located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin DIG_IO_OE[4] uses I/O standard 3.3-V LVTTL located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin DIG_IO_OE[5] uses I/O standard 3.3-V LVTTL located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin JT9 uses I/O standard 3.3 V Schmitt Trigger located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin JT5 uses I/O standard 3.3 V Schmitt Trigger located at G1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin JT3 uses I/O standard 3.3 V Schmitt Trigger located at F6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin JT1 uses I/O standard 3.3 V Schmitt Trigger located at G2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger located at B9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (169064): Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DIG_IO_OE[0] has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169065): Pin DIG_IO_OE[1] has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169065): Pin DIG_IO_OE[2] has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169065): Pin DIG_IO_OE[3] has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169065): Pin DIG_IO_OE[4] has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169065): Pin DIG_IO_OE[5] has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 32
    Info (169065): Pin JT9 has a permanently enabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 37
    Info (169065): Pin JT7 has a permanently enabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 38
    Info (169065): Pin JT6 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 39
    Info (169065): Pin JT5 has a permanently enabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 40
    Info (169065): Pin JT3 has a permanently enabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 41
    Info (169065): Pin JT1 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 42
    Info (169065): Pin SOIC7 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 44
    Info (169065): Pin SOIC6 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 45
    Info (169065): Pin SOIC5 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 46
    Info (169065): Pin SOIC3 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 47
    Info (169065): Pin SOIC2 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 48
    Info (169065): Pin SOIC1 has a permanently disabled output enable File: /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v Line: 50
Info (144001): Generated suppressed messages file /home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/output_files/xlr8_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1508 megabytes
    Info: Processing ended: Wed Sep 28 12:41:00 2016
    Info: Elapsed time: 00:04:31
    Info: Total CPU time (on all processors): 00:01:57


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/output_files/xlr8_top.fit.smsg.


