$date
	Sat Apr 20 14:03:26 2019
$end
$version
	ModelSim Version 10.1c
$end
$timescale
	1us
$end
$scope module counter_tb $end
$var wire 1 ! out[3] $end
$var wire 1 " out[2] $end
$var wire 1 # out[1] $end
$var wire 1 $ out[0] $end
$var wire 1 % clk $end
$var wire 1 & rst_n $end
$upscope $end
$enddefinitions $end
#0