Warning (10268): Verilog HDL information at ControlUnit.sv(6): always construct contains both blocking and non-blocking assignments File: /home/assert/ProcessadorDidatico/ControlUnit.sv Line: 6
