
rtc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ea0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08003f60  08003f60  00013f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004074  08004074  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08004074  08004074  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004074  08004074  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004074  08004074  00014074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004078  08004078  00014078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0800407c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  2000005c  080040d8  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  080040d8  000202b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000857f  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001618  00000000  00000000  00028646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006e0  00000000  00000000  00029c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000544  00000000  00000000  0002a340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000124ff  00000000  00000000  0002a884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009d4c  00000000  00000000  0003cd83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006e2e2  00000000  00000000  00046acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001dd0  00000000  00000000  000b4db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000b6b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003f48 	.word	0x08003f48

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08003f48 	.word	0x08003f48

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_f2uiz>:
 8000244:	219e      	movs	r1, #158	; 0x9e
 8000246:	b510      	push	{r4, lr}
 8000248:	05c9      	lsls	r1, r1, #23
 800024a:	1c04      	adds	r4, r0, #0
 800024c:	f000 fe52 	bl	8000ef4 <__aeabi_fcmpge>
 8000250:	2800      	cmp	r0, #0
 8000252:	d103      	bne.n	800025c <__aeabi_f2uiz+0x18>
 8000254:	1c20      	adds	r0, r4, #0
 8000256:	f000 fdb5 	bl	8000dc4 <__aeabi_f2iz>
 800025a:	bd10      	pop	{r4, pc}
 800025c:	219e      	movs	r1, #158	; 0x9e
 800025e:	1c20      	adds	r0, r4, #0
 8000260:	05c9      	lsls	r1, r1, #23
 8000262:	f000 fc0f 	bl	8000a84 <__aeabi_fsub>
 8000266:	f000 fdad 	bl	8000dc4 <__aeabi_f2iz>
 800026a:	2380      	movs	r3, #128	; 0x80
 800026c:	061b      	lsls	r3, r3, #24
 800026e:	469c      	mov	ip, r3
 8000270:	4460      	add	r0, ip
 8000272:	e7f2      	b.n	800025a <__aeabi_f2uiz+0x16>

08000274 <__aeabi_fadd>:
 8000274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000276:	4647      	mov	r7, r8
 8000278:	46ce      	mov	lr, r9
 800027a:	024a      	lsls	r2, r1, #9
 800027c:	0243      	lsls	r3, r0, #9
 800027e:	0045      	lsls	r5, r0, #1
 8000280:	0fc4      	lsrs	r4, r0, #31
 8000282:	0a50      	lsrs	r0, r2, #9
 8000284:	4680      	mov	r8, r0
 8000286:	0048      	lsls	r0, r1, #1
 8000288:	0a5b      	lsrs	r3, r3, #9
 800028a:	0e00      	lsrs	r0, r0, #24
 800028c:	0992      	lsrs	r2, r2, #6
 800028e:	4694      	mov	ip, r2
 8000290:	b580      	push	{r7, lr}
 8000292:	001e      	movs	r6, r3
 8000294:	4681      	mov	r9, r0
 8000296:	0002      	movs	r2, r0
 8000298:	0e2d      	lsrs	r5, r5, #24
 800029a:	00df      	lsls	r7, r3, #3
 800029c:	0fc9      	lsrs	r1, r1, #31
 800029e:	428c      	cmp	r4, r1
 80002a0:	d024      	beq.n	80002ec <__aeabi_fadd+0x78>
 80002a2:	1a28      	subs	r0, r5, r0
 80002a4:	2800      	cmp	r0, #0
 80002a6:	dd0e      	ble.n	80002c6 <__aeabi_fadd+0x52>
 80002a8:	2a00      	cmp	r2, #0
 80002aa:	d13e      	bne.n	800032a <__aeabi_fadd+0xb6>
 80002ac:	4662      	mov	r2, ip
 80002ae:	2a00      	cmp	r2, #0
 80002b0:	d100      	bne.n	80002b4 <__aeabi_fadd+0x40>
 80002b2:	e0fd      	b.n	80004b0 <__aeabi_fadd+0x23c>
 80002b4:	1e42      	subs	r2, r0, #1
 80002b6:	2801      	cmp	r0, #1
 80002b8:	d100      	bne.n	80002bc <__aeabi_fadd+0x48>
 80002ba:	e137      	b.n	800052c <__aeabi_fadd+0x2b8>
 80002bc:	28ff      	cmp	r0, #255	; 0xff
 80002be:	d100      	bne.n	80002c2 <__aeabi_fadd+0x4e>
 80002c0:	e0a9      	b.n	8000416 <__aeabi_fadd+0x1a2>
 80002c2:	0010      	movs	r0, r2
 80002c4:	e039      	b.n	800033a <__aeabi_fadd+0xc6>
 80002c6:	2800      	cmp	r0, #0
 80002c8:	d063      	beq.n	8000392 <__aeabi_fadd+0x11e>
 80002ca:	464b      	mov	r3, r9
 80002cc:	1b52      	subs	r2, r2, r5
 80002ce:	2d00      	cmp	r5, #0
 80002d0:	d000      	beq.n	80002d4 <__aeabi_fadd+0x60>
 80002d2:	e0e0      	b.n	8000496 <__aeabi_fadd+0x222>
 80002d4:	2f00      	cmp	r7, #0
 80002d6:	d100      	bne.n	80002da <__aeabi_fadd+0x66>
 80002d8:	e0ce      	b.n	8000478 <__aeabi_fadd+0x204>
 80002da:	1e53      	subs	r3, r2, #1
 80002dc:	2a01      	cmp	r2, #1
 80002de:	d100      	bne.n	80002e2 <__aeabi_fadd+0x6e>
 80002e0:	e155      	b.n	800058e <__aeabi_fadd+0x31a>
 80002e2:	2aff      	cmp	r2, #255	; 0xff
 80002e4:	d100      	bne.n	80002e8 <__aeabi_fadd+0x74>
 80002e6:	e094      	b.n	8000412 <__aeabi_fadd+0x19e>
 80002e8:	001a      	movs	r2, r3
 80002ea:	e0d9      	b.n	80004a0 <__aeabi_fadd+0x22c>
 80002ec:	1a2a      	subs	r2, r5, r0
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	dc00      	bgt.n	80002f4 <__aeabi_fadd+0x80>
 80002f2:	e099      	b.n	8000428 <__aeabi_fadd+0x1b4>
 80002f4:	2800      	cmp	r0, #0
 80002f6:	d062      	beq.n	80003be <__aeabi_fadd+0x14a>
 80002f8:	2dff      	cmp	r5, #255	; 0xff
 80002fa:	d100      	bne.n	80002fe <__aeabi_fadd+0x8a>
 80002fc:	e08b      	b.n	8000416 <__aeabi_fadd+0x1a2>
 80002fe:	2380      	movs	r3, #128	; 0x80
 8000300:	4661      	mov	r1, ip
 8000302:	04db      	lsls	r3, r3, #19
 8000304:	4319      	orrs	r1, r3
 8000306:	468c      	mov	ip, r1
 8000308:	2a1b      	cmp	r2, #27
 800030a:	dc00      	bgt.n	800030e <__aeabi_fadd+0x9a>
 800030c:	e0d2      	b.n	80004b4 <__aeabi_fadd+0x240>
 800030e:	2301      	movs	r3, #1
 8000310:	19db      	adds	r3, r3, r7
 8000312:	015a      	lsls	r2, r3, #5
 8000314:	d56a      	bpl.n	80003ec <__aeabi_fadd+0x178>
 8000316:	3501      	adds	r5, #1
 8000318:	2dff      	cmp	r5, #255	; 0xff
 800031a:	d05b      	beq.n	80003d4 <__aeabi_fadd+0x160>
 800031c:	2201      	movs	r2, #1
 800031e:	49a3      	ldr	r1, [pc, #652]	; (80005ac <__aeabi_fadd+0x338>)
 8000320:	401a      	ands	r2, r3
 8000322:	085b      	lsrs	r3, r3, #1
 8000324:	400b      	ands	r3, r1
 8000326:	4313      	orrs	r3, r2
 8000328:	e01c      	b.n	8000364 <__aeabi_fadd+0xf0>
 800032a:	2dff      	cmp	r5, #255	; 0xff
 800032c:	d100      	bne.n	8000330 <__aeabi_fadd+0xbc>
 800032e:	e072      	b.n	8000416 <__aeabi_fadd+0x1a2>
 8000330:	2380      	movs	r3, #128	; 0x80
 8000332:	4662      	mov	r2, ip
 8000334:	04db      	lsls	r3, r3, #19
 8000336:	431a      	orrs	r2, r3
 8000338:	4694      	mov	ip, r2
 800033a:	281b      	cmp	r0, #27
 800033c:	dc00      	bgt.n	8000340 <__aeabi_fadd+0xcc>
 800033e:	e090      	b.n	8000462 <__aeabi_fadd+0x1ee>
 8000340:	2301      	movs	r3, #1
 8000342:	1afb      	subs	r3, r7, r3
 8000344:	015a      	lsls	r2, r3, #5
 8000346:	d551      	bpl.n	80003ec <__aeabi_fadd+0x178>
 8000348:	019b      	lsls	r3, r3, #6
 800034a:	099e      	lsrs	r6, r3, #6
 800034c:	0030      	movs	r0, r6
 800034e:	f000 fddb 	bl	8000f08 <__clzsi2>
 8000352:	0033      	movs	r3, r6
 8000354:	3805      	subs	r0, #5
 8000356:	4083      	lsls	r3, r0
 8000358:	4285      	cmp	r5, r0
 800035a:	dc00      	bgt.n	800035e <__aeabi_fadd+0xea>
 800035c:	e075      	b.n	800044a <__aeabi_fadd+0x1d6>
 800035e:	4a94      	ldr	r2, [pc, #592]	; (80005b0 <__aeabi_fadd+0x33c>)
 8000360:	1a2d      	subs	r5, r5, r0
 8000362:	4013      	ands	r3, r2
 8000364:	075a      	lsls	r2, r3, #29
 8000366:	d004      	beq.n	8000372 <__aeabi_fadd+0xfe>
 8000368:	220f      	movs	r2, #15
 800036a:	401a      	ands	r2, r3
 800036c:	2a04      	cmp	r2, #4
 800036e:	d000      	beq.n	8000372 <__aeabi_fadd+0xfe>
 8000370:	3304      	adds	r3, #4
 8000372:	015a      	lsls	r2, r3, #5
 8000374:	d53c      	bpl.n	80003f0 <__aeabi_fadd+0x17c>
 8000376:	1c68      	adds	r0, r5, #1
 8000378:	2dfe      	cmp	r5, #254	; 0xfe
 800037a:	d02b      	beq.n	80003d4 <__aeabi_fadd+0x160>
 800037c:	019b      	lsls	r3, r3, #6
 800037e:	0a5e      	lsrs	r6, r3, #9
 8000380:	b2c0      	uxtb	r0, r0
 8000382:	05c0      	lsls	r0, r0, #23
 8000384:	4330      	orrs	r0, r6
 8000386:	07e4      	lsls	r4, r4, #31
 8000388:	4320      	orrs	r0, r4
 800038a:	bcc0      	pop	{r6, r7}
 800038c:	46b9      	mov	r9, r7
 800038e:	46b0      	mov	r8, r6
 8000390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000392:	20fe      	movs	r0, #254	; 0xfe
 8000394:	1c6a      	adds	r2, r5, #1
 8000396:	4210      	tst	r0, r2
 8000398:	d172      	bne.n	8000480 <__aeabi_fadd+0x20c>
 800039a:	2d00      	cmp	r5, #0
 800039c:	d000      	beq.n	80003a0 <__aeabi_fadd+0x12c>
 800039e:	e0ae      	b.n	80004fe <__aeabi_fadd+0x28a>
 80003a0:	2f00      	cmp	r7, #0
 80003a2:	d100      	bne.n	80003a6 <__aeabi_fadd+0x132>
 80003a4:	e0ec      	b.n	8000580 <__aeabi_fadd+0x30c>
 80003a6:	4663      	mov	r3, ip
 80003a8:	2000      	movs	r0, #0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d0e9      	beq.n	8000382 <__aeabi_fadd+0x10e>
 80003ae:	1afb      	subs	r3, r7, r3
 80003b0:	015a      	lsls	r2, r3, #5
 80003b2:	d400      	bmi.n	80003b6 <__aeabi_fadd+0x142>
 80003b4:	e0f3      	b.n	800059e <__aeabi_fadd+0x32a>
 80003b6:	4663      	mov	r3, ip
 80003b8:	000c      	movs	r4, r1
 80003ba:	1bdb      	subs	r3, r3, r7
 80003bc:	e7d2      	b.n	8000364 <__aeabi_fadd+0xf0>
 80003be:	4661      	mov	r1, ip
 80003c0:	2900      	cmp	r1, #0
 80003c2:	d05b      	beq.n	800047c <__aeabi_fadd+0x208>
 80003c4:	1e51      	subs	r1, r2, #1
 80003c6:	2a01      	cmp	r2, #1
 80003c8:	d100      	bne.n	80003cc <__aeabi_fadd+0x158>
 80003ca:	e0a7      	b.n	800051c <__aeabi_fadd+0x2a8>
 80003cc:	2aff      	cmp	r2, #255	; 0xff
 80003ce:	d022      	beq.n	8000416 <__aeabi_fadd+0x1a2>
 80003d0:	000a      	movs	r2, r1
 80003d2:	e799      	b.n	8000308 <__aeabi_fadd+0x94>
 80003d4:	20ff      	movs	r0, #255	; 0xff
 80003d6:	2600      	movs	r6, #0
 80003d8:	e7d3      	b.n	8000382 <__aeabi_fadd+0x10e>
 80003da:	21fe      	movs	r1, #254	; 0xfe
 80003dc:	1c6a      	adds	r2, r5, #1
 80003de:	4211      	tst	r1, r2
 80003e0:	d073      	beq.n	80004ca <__aeabi_fadd+0x256>
 80003e2:	2aff      	cmp	r2, #255	; 0xff
 80003e4:	d0f6      	beq.n	80003d4 <__aeabi_fadd+0x160>
 80003e6:	0015      	movs	r5, r2
 80003e8:	4467      	add	r7, ip
 80003ea:	087b      	lsrs	r3, r7, #1
 80003ec:	075a      	lsls	r2, r3, #29
 80003ee:	d1bb      	bne.n	8000368 <__aeabi_fadd+0xf4>
 80003f0:	08db      	lsrs	r3, r3, #3
 80003f2:	2dff      	cmp	r5, #255	; 0xff
 80003f4:	d00f      	beq.n	8000416 <__aeabi_fadd+0x1a2>
 80003f6:	025b      	lsls	r3, r3, #9
 80003f8:	0a5e      	lsrs	r6, r3, #9
 80003fa:	b2e8      	uxtb	r0, r5
 80003fc:	e7c1      	b.n	8000382 <__aeabi_fadd+0x10e>
 80003fe:	4662      	mov	r2, ip
 8000400:	2a00      	cmp	r2, #0
 8000402:	d008      	beq.n	8000416 <__aeabi_fadd+0x1a2>
 8000404:	2280      	movs	r2, #128	; 0x80
 8000406:	03d2      	lsls	r2, r2, #15
 8000408:	4213      	tst	r3, r2
 800040a:	d004      	beq.n	8000416 <__aeabi_fadd+0x1a2>
 800040c:	4640      	mov	r0, r8
 800040e:	4210      	tst	r0, r2
 8000410:	d101      	bne.n	8000416 <__aeabi_fadd+0x1a2>
 8000412:	000c      	movs	r4, r1
 8000414:	4643      	mov	r3, r8
 8000416:	2b00      	cmp	r3, #0
 8000418:	d0dc      	beq.n	80003d4 <__aeabi_fadd+0x160>
 800041a:	2680      	movs	r6, #128	; 0x80
 800041c:	03f6      	lsls	r6, r6, #15
 800041e:	431e      	orrs	r6, r3
 8000420:	0276      	lsls	r6, r6, #9
 8000422:	20ff      	movs	r0, #255	; 0xff
 8000424:	0a76      	lsrs	r6, r6, #9
 8000426:	e7ac      	b.n	8000382 <__aeabi_fadd+0x10e>
 8000428:	2a00      	cmp	r2, #0
 800042a:	d0d6      	beq.n	80003da <__aeabi_fadd+0x166>
 800042c:	1b42      	subs	r2, r0, r5
 800042e:	2d00      	cmp	r5, #0
 8000430:	d05c      	beq.n	80004ec <__aeabi_fadd+0x278>
 8000432:	28ff      	cmp	r0, #255	; 0xff
 8000434:	d0ee      	beq.n	8000414 <__aeabi_fadd+0x1a0>
 8000436:	2380      	movs	r3, #128	; 0x80
 8000438:	04db      	lsls	r3, r3, #19
 800043a:	431f      	orrs	r7, r3
 800043c:	2a1b      	cmp	r2, #27
 800043e:	dc00      	bgt.n	8000442 <__aeabi_fadd+0x1ce>
 8000440:	e082      	b.n	8000548 <__aeabi_fadd+0x2d4>
 8000442:	2301      	movs	r3, #1
 8000444:	464d      	mov	r5, r9
 8000446:	4463      	add	r3, ip
 8000448:	e763      	b.n	8000312 <__aeabi_fadd+0x9e>
 800044a:	2220      	movs	r2, #32
 800044c:	1b40      	subs	r0, r0, r5
 800044e:	3001      	adds	r0, #1
 8000450:	1a12      	subs	r2, r2, r0
 8000452:	0019      	movs	r1, r3
 8000454:	4093      	lsls	r3, r2
 8000456:	40c1      	lsrs	r1, r0
 8000458:	1e5a      	subs	r2, r3, #1
 800045a:	4193      	sbcs	r3, r2
 800045c:	2500      	movs	r5, #0
 800045e:	430b      	orrs	r3, r1
 8000460:	e780      	b.n	8000364 <__aeabi_fadd+0xf0>
 8000462:	2320      	movs	r3, #32
 8000464:	4661      	mov	r1, ip
 8000466:	1a1b      	subs	r3, r3, r0
 8000468:	4099      	lsls	r1, r3
 800046a:	4662      	mov	r2, ip
 800046c:	000b      	movs	r3, r1
 800046e:	40c2      	lsrs	r2, r0
 8000470:	1e59      	subs	r1, r3, #1
 8000472:	418b      	sbcs	r3, r1
 8000474:	4313      	orrs	r3, r2
 8000476:	e764      	b.n	8000342 <__aeabi_fadd+0xce>
 8000478:	000c      	movs	r4, r1
 800047a:	4643      	mov	r3, r8
 800047c:	0015      	movs	r5, r2
 800047e:	e7b8      	b.n	80003f2 <__aeabi_fadd+0x17e>
 8000480:	4663      	mov	r3, ip
 8000482:	1afe      	subs	r6, r7, r3
 8000484:	0173      	lsls	r3, r6, #5
 8000486:	d445      	bmi.n	8000514 <__aeabi_fadd+0x2a0>
 8000488:	2e00      	cmp	r6, #0
 800048a:	d000      	beq.n	800048e <__aeabi_fadd+0x21a>
 800048c:	e75e      	b.n	800034c <__aeabi_fadd+0xd8>
 800048e:	2400      	movs	r4, #0
 8000490:	2000      	movs	r0, #0
 8000492:	2600      	movs	r6, #0
 8000494:	e775      	b.n	8000382 <__aeabi_fadd+0x10e>
 8000496:	2bff      	cmp	r3, #255	; 0xff
 8000498:	d0bb      	beq.n	8000412 <__aeabi_fadd+0x19e>
 800049a:	2380      	movs	r3, #128	; 0x80
 800049c:	04db      	lsls	r3, r3, #19
 800049e:	431f      	orrs	r7, r3
 80004a0:	2a1b      	cmp	r2, #27
 80004a2:	dd47      	ble.n	8000534 <__aeabi_fadd+0x2c0>
 80004a4:	2301      	movs	r3, #1
 80004a6:	4662      	mov	r2, ip
 80004a8:	000c      	movs	r4, r1
 80004aa:	464d      	mov	r5, r9
 80004ac:	1ad3      	subs	r3, r2, r3
 80004ae:	e749      	b.n	8000344 <__aeabi_fadd+0xd0>
 80004b0:	0005      	movs	r5, r0
 80004b2:	e79e      	b.n	80003f2 <__aeabi_fadd+0x17e>
 80004b4:	4661      	mov	r1, ip
 80004b6:	2320      	movs	r3, #32
 80004b8:	40d1      	lsrs	r1, r2
 80004ba:	1a9b      	subs	r3, r3, r2
 80004bc:	4662      	mov	r2, ip
 80004be:	409a      	lsls	r2, r3
 80004c0:	0013      	movs	r3, r2
 80004c2:	1e5a      	subs	r2, r3, #1
 80004c4:	4193      	sbcs	r3, r2
 80004c6:	430b      	orrs	r3, r1
 80004c8:	e722      	b.n	8000310 <__aeabi_fadd+0x9c>
 80004ca:	2d00      	cmp	r5, #0
 80004cc:	d146      	bne.n	800055c <__aeabi_fadd+0x2e8>
 80004ce:	2f00      	cmp	r7, #0
 80004d0:	d062      	beq.n	8000598 <__aeabi_fadd+0x324>
 80004d2:	4663      	mov	r3, ip
 80004d4:	2000      	movs	r0, #0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d100      	bne.n	80004dc <__aeabi_fadd+0x268>
 80004da:	e752      	b.n	8000382 <__aeabi_fadd+0x10e>
 80004dc:	003b      	movs	r3, r7
 80004de:	4463      	add	r3, ip
 80004e0:	015a      	lsls	r2, r3, #5
 80004e2:	d583      	bpl.n	80003ec <__aeabi_fadd+0x178>
 80004e4:	4a32      	ldr	r2, [pc, #200]	; (80005b0 <__aeabi_fadd+0x33c>)
 80004e6:	3501      	adds	r5, #1
 80004e8:	4013      	ands	r3, r2
 80004ea:	e77f      	b.n	80003ec <__aeabi_fadd+0x178>
 80004ec:	2f00      	cmp	r7, #0
 80004ee:	d0c4      	beq.n	800047a <__aeabi_fadd+0x206>
 80004f0:	1e53      	subs	r3, r2, #1
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	d012      	beq.n	800051c <__aeabi_fadd+0x2a8>
 80004f6:	2aff      	cmp	r2, #255	; 0xff
 80004f8:	d08c      	beq.n	8000414 <__aeabi_fadd+0x1a0>
 80004fa:	001a      	movs	r2, r3
 80004fc:	e79e      	b.n	800043c <__aeabi_fadd+0x1c8>
 80004fe:	2f00      	cmp	r7, #0
 8000500:	d000      	beq.n	8000504 <__aeabi_fadd+0x290>
 8000502:	e77c      	b.n	80003fe <__aeabi_fadd+0x18a>
 8000504:	4663      	mov	r3, ip
 8000506:	2b00      	cmp	r3, #0
 8000508:	d183      	bne.n	8000412 <__aeabi_fadd+0x19e>
 800050a:	2680      	movs	r6, #128	; 0x80
 800050c:	2400      	movs	r4, #0
 800050e:	20ff      	movs	r0, #255	; 0xff
 8000510:	03f6      	lsls	r6, r6, #15
 8000512:	e736      	b.n	8000382 <__aeabi_fadd+0x10e>
 8000514:	4663      	mov	r3, ip
 8000516:	000c      	movs	r4, r1
 8000518:	1bde      	subs	r6, r3, r7
 800051a:	e717      	b.n	800034c <__aeabi_fadd+0xd8>
 800051c:	003b      	movs	r3, r7
 800051e:	4463      	add	r3, ip
 8000520:	2501      	movs	r5, #1
 8000522:	015a      	lsls	r2, r3, #5
 8000524:	d400      	bmi.n	8000528 <__aeabi_fadd+0x2b4>
 8000526:	e761      	b.n	80003ec <__aeabi_fadd+0x178>
 8000528:	2502      	movs	r5, #2
 800052a:	e6f7      	b.n	800031c <__aeabi_fadd+0xa8>
 800052c:	4663      	mov	r3, ip
 800052e:	2501      	movs	r5, #1
 8000530:	1afb      	subs	r3, r7, r3
 8000532:	e707      	b.n	8000344 <__aeabi_fadd+0xd0>
 8000534:	2320      	movs	r3, #32
 8000536:	1a9b      	subs	r3, r3, r2
 8000538:	0038      	movs	r0, r7
 800053a:	409f      	lsls	r7, r3
 800053c:	003b      	movs	r3, r7
 800053e:	40d0      	lsrs	r0, r2
 8000540:	1e5a      	subs	r2, r3, #1
 8000542:	4193      	sbcs	r3, r2
 8000544:	4303      	orrs	r3, r0
 8000546:	e7ae      	b.n	80004a6 <__aeabi_fadd+0x232>
 8000548:	2320      	movs	r3, #32
 800054a:	1a9b      	subs	r3, r3, r2
 800054c:	0039      	movs	r1, r7
 800054e:	409f      	lsls	r7, r3
 8000550:	003b      	movs	r3, r7
 8000552:	40d1      	lsrs	r1, r2
 8000554:	1e5a      	subs	r2, r3, #1
 8000556:	4193      	sbcs	r3, r2
 8000558:	430b      	orrs	r3, r1
 800055a:	e773      	b.n	8000444 <__aeabi_fadd+0x1d0>
 800055c:	2f00      	cmp	r7, #0
 800055e:	d100      	bne.n	8000562 <__aeabi_fadd+0x2ee>
 8000560:	e758      	b.n	8000414 <__aeabi_fadd+0x1a0>
 8000562:	4662      	mov	r2, ip
 8000564:	2a00      	cmp	r2, #0
 8000566:	d100      	bne.n	800056a <__aeabi_fadd+0x2f6>
 8000568:	e755      	b.n	8000416 <__aeabi_fadd+0x1a2>
 800056a:	2280      	movs	r2, #128	; 0x80
 800056c:	03d2      	lsls	r2, r2, #15
 800056e:	4213      	tst	r3, r2
 8000570:	d100      	bne.n	8000574 <__aeabi_fadd+0x300>
 8000572:	e750      	b.n	8000416 <__aeabi_fadd+0x1a2>
 8000574:	4641      	mov	r1, r8
 8000576:	4211      	tst	r1, r2
 8000578:	d000      	beq.n	800057c <__aeabi_fadd+0x308>
 800057a:	e74c      	b.n	8000416 <__aeabi_fadd+0x1a2>
 800057c:	4643      	mov	r3, r8
 800057e:	e74a      	b.n	8000416 <__aeabi_fadd+0x1a2>
 8000580:	4663      	mov	r3, ip
 8000582:	2b00      	cmp	r3, #0
 8000584:	d083      	beq.n	800048e <__aeabi_fadd+0x21a>
 8000586:	000c      	movs	r4, r1
 8000588:	4646      	mov	r6, r8
 800058a:	2000      	movs	r0, #0
 800058c:	e6f9      	b.n	8000382 <__aeabi_fadd+0x10e>
 800058e:	4663      	mov	r3, ip
 8000590:	000c      	movs	r4, r1
 8000592:	1bdb      	subs	r3, r3, r7
 8000594:	3501      	adds	r5, #1
 8000596:	e6d5      	b.n	8000344 <__aeabi_fadd+0xd0>
 8000598:	4646      	mov	r6, r8
 800059a:	2000      	movs	r0, #0
 800059c:	e6f1      	b.n	8000382 <__aeabi_fadd+0x10e>
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d000      	beq.n	80005a4 <__aeabi_fadd+0x330>
 80005a2:	e723      	b.n	80003ec <__aeabi_fadd+0x178>
 80005a4:	2400      	movs	r4, #0
 80005a6:	2600      	movs	r6, #0
 80005a8:	e6eb      	b.n	8000382 <__aeabi_fadd+0x10e>
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	7dffffff 	.word	0x7dffffff
 80005b0:	fbffffff 	.word	0xfbffffff

080005b4 <__aeabi_fdiv>:
 80005b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005b6:	464f      	mov	r7, r9
 80005b8:	4646      	mov	r6, r8
 80005ba:	46d6      	mov	lr, sl
 80005bc:	0245      	lsls	r5, r0, #9
 80005be:	b5c0      	push	{r6, r7, lr}
 80005c0:	0047      	lsls	r7, r0, #1
 80005c2:	1c0c      	adds	r4, r1, #0
 80005c4:	0a6d      	lsrs	r5, r5, #9
 80005c6:	0e3f      	lsrs	r7, r7, #24
 80005c8:	0fc6      	lsrs	r6, r0, #31
 80005ca:	2f00      	cmp	r7, #0
 80005cc:	d100      	bne.n	80005d0 <__aeabi_fdiv+0x1c>
 80005ce:	e06f      	b.n	80006b0 <__aeabi_fdiv+0xfc>
 80005d0:	2fff      	cmp	r7, #255	; 0xff
 80005d2:	d100      	bne.n	80005d6 <__aeabi_fdiv+0x22>
 80005d4:	e074      	b.n	80006c0 <__aeabi_fdiv+0x10c>
 80005d6:	2300      	movs	r3, #0
 80005d8:	2280      	movs	r2, #128	; 0x80
 80005da:	4699      	mov	r9, r3
 80005dc:	469a      	mov	sl, r3
 80005de:	00ed      	lsls	r5, r5, #3
 80005e0:	04d2      	lsls	r2, r2, #19
 80005e2:	4315      	orrs	r5, r2
 80005e4:	3f7f      	subs	r7, #127	; 0x7f
 80005e6:	0263      	lsls	r3, r4, #9
 80005e8:	0a5b      	lsrs	r3, r3, #9
 80005ea:	4698      	mov	r8, r3
 80005ec:	0063      	lsls	r3, r4, #1
 80005ee:	0e1b      	lsrs	r3, r3, #24
 80005f0:	0fe4      	lsrs	r4, r4, #31
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d04d      	beq.n	8000692 <__aeabi_fdiv+0xde>
 80005f6:	2bff      	cmp	r3, #255	; 0xff
 80005f8:	d045      	beq.n	8000686 <__aeabi_fdiv+0xd2>
 80005fa:	4642      	mov	r2, r8
 80005fc:	2180      	movs	r1, #128	; 0x80
 80005fe:	00d2      	lsls	r2, r2, #3
 8000600:	04c9      	lsls	r1, r1, #19
 8000602:	4311      	orrs	r1, r2
 8000604:	4688      	mov	r8, r1
 8000606:	2200      	movs	r2, #0
 8000608:	3b7f      	subs	r3, #127	; 0x7f
 800060a:	0031      	movs	r1, r6
 800060c:	1aff      	subs	r7, r7, r3
 800060e:	464b      	mov	r3, r9
 8000610:	4061      	eors	r1, r4
 8000612:	b2c9      	uxtb	r1, r1
 8000614:	2b0f      	cmp	r3, #15
 8000616:	d900      	bls.n	800061a <__aeabi_fdiv+0x66>
 8000618:	e0b8      	b.n	800078c <__aeabi_fdiv+0x1d8>
 800061a:	4870      	ldr	r0, [pc, #448]	; (80007dc <__aeabi_fdiv+0x228>)
 800061c:	009b      	lsls	r3, r3, #2
 800061e:	58c3      	ldr	r3, [r0, r3]
 8000620:	469f      	mov	pc, r3
 8000622:	2300      	movs	r3, #0
 8000624:	4698      	mov	r8, r3
 8000626:	0026      	movs	r6, r4
 8000628:	4645      	mov	r5, r8
 800062a:	4692      	mov	sl, r2
 800062c:	4653      	mov	r3, sl
 800062e:	2b02      	cmp	r3, #2
 8000630:	d100      	bne.n	8000634 <__aeabi_fdiv+0x80>
 8000632:	e08d      	b.n	8000750 <__aeabi_fdiv+0x19c>
 8000634:	2b03      	cmp	r3, #3
 8000636:	d100      	bne.n	800063a <__aeabi_fdiv+0x86>
 8000638:	e0a1      	b.n	800077e <__aeabi_fdiv+0x1ca>
 800063a:	2b01      	cmp	r3, #1
 800063c:	d018      	beq.n	8000670 <__aeabi_fdiv+0xbc>
 800063e:	003b      	movs	r3, r7
 8000640:	337f      	adds	r3, #127	; 0x7f
 8000642:	2b00      	cmp	r3, #0
 8000644:	dd6d      	ble.n	8000722 <__aeabi_fdiv+0x16e>
 8000646:	076a      	lsls	r2, r5, #29
 8000648:	d004      	beq.n	8000654 <__aeabi_fdiv+0xa0>
 800064a:	220f      	movs	r2, #15
 800064c:	402a      	ands	r2, r5
 800064e:	2a04      	cmp	r2, #4
 8000650:	d000      	beq.n	8000654 <__aeabi_fdiv+0xa0>
 8000652:	3504      	adds	r5, #4
 8000654:	012a      	lsls	r2, r5, #4
 8000656:	d503      	bpl.n	8000660 <__aeabi_fdiv+0xac>
 8000658:	4b61      	ldr	r3, [pc, #388]	; (80007e0 <__aeabi_fdiv+0x22c>)
 800065a:	401d      	ands	r5, r3
 800065c:	003b      	movs	r3, r7
 800065e:	3380      	adds	r3, #128	; 0x80
 8000660:	2bfe      	cmp	r3, #254	; 0xfe
 8000662:	dd00      	ble.n	8000666 <__aeabi_fdiv+0xb2>
 8000664:	e074      	b.n	8000750 <__aeabi_fdiv+0x19c>
 8000666:	01aa      	lsls	r2, r5, #6
 8000668:	0a52      	lsrs	r2, r2, #9
 800066a:	b2d8      	uxtb	r0, r3
 800066c:	e002      	b.n	8000674 <__aeabi_fdiv+0xc0>
 800066e:	000e      	movs	r6, r1
 8000670:	2000      	movs	r0, #0
 8000672:	2200      	movs	r2, #0
 8000674:	05c0      	lsls	r0, r0, #23
 8000676:	07f6      	lsls	r6, r6, #31
 8000678:	4310      	orrs	r0, r2
 800067a:	4330      	orrs	r0, r6
 800067c:	bce0      	pop	{r5, r6, r7}
 800067e:	46ba      	mov	sl, r7
 8000680:	46b1      	mov	r9, r6
 8000682:	46a8      	mov	r8, r5
 8000684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000686:	4643      	mov	r3, r8
 8000688:	2b00      	cmp	r3, #0
 800068a:	d13f      	bne.n	800070c <__aeabi_fdiv+0x158>
 800068c:	2202      	movs	r2, #2
 800068e:	3fff      	subs	r7, #255	; 0xff
 8000690:	e003      	b.n	800069a <__aeabi_fdiv+0xe6>
 8000692:	4643      	mov	r3, r8
 8000694:	2b00      	cmp	r3, #0
 8000696:	d12d      	bne.n	80006f4 <__aeabi_fdiv+0x140>
 8000698:	2201      	movs	r2, #1
 800069a:	0031      	movs	r1, r6
 800069c:	464b      	mov	r3, r9
 800069e:	4061      	eors	r1, r4
 80006a0:	b2c9      	uxtb	r1, r1
 80006a2:	4313      	orrs	r3, r2
 80006a4:	2b0f      	cmp	r3, #15
 80006a6:	d838      	bhi.n	800071a <__aeabi_fdiv+0x166>
 80006a8:	484e      	ldr	r0, [pc, #312]	; (80007e4 <__aeabi_fdiv+0x230>)
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	58c3      	ldr	r3, [r0, r3]
 80006ae:	469f      	mov	pc, r3
 80006b0:	2d00      	cmp	r5, #0
 80006b2:	d113      	bne.n	80006dc <__aeabi_fdiv+0x128>
 80006b4:	2304      	movs	r3, #4
 80006b6:	4699      	mov	r9, r3
 80006b8:	3b03      	subs	r3, #3
 80006ba:	2700      	movs	r7, #0
 80006bc:	469a      	mov	sl, r3
 80006be:	e792      	b.n	80005e6 <__aeabi_fdiv+0x32>
 80006c0:	2d00      	cmp	r5, #0
 80006c2:	d105      	bne.n	80006d0 <__aeabi_fdiv+0x11c>
 80006c4:	2308      	movs	r3, #8
 80006c6:	4699      	mov	r9, r3
 80006c8:	3b06      	subs	r3, #6
 80006ca:	27ff      	movs	r7, #255	; 0xff
 80006cc:	469a      	mov	sl, r3
 80006ce:	e78a      	b.n	80005e6 <__aeabi_fdiv+0x32>
 80006d0:	230c      	movs	r3, #12
 80006d2:	4699      	mov	r9, r3
 80006d4:	3b09      	subs	r3, #9
 80006d6:	27ff      	movs	r7, #255	; 0xff
 80006d8:	469a      	mov	sl, r3
 80006da:	e784      	b.n	80005e6 <__aeabi_fdiv+0x32>
 80006dc:	0028      	movs	r0, r5
 80006de:	f000 fc13 	bl	8000f08 <__clzsi2>
 80006e2:	2776      	movs	r7, #118	; 0x76
 80006e4:	1f43      	subs	r3, r0, #5
 80006e6:	409d      	lsls	r5, r3
 80006e8:	2300      	movs	r3, #0
 80006ea:	427f      	negs	r7, r7
 80006ec:	4699      	mov	r9, r3
 80006ee:	469a      	mov	sl, r3
 80006f0:	1a3f      	subs	r7, r7, r0
 80006f2:	e778      	b.n	80005e6 <__aeabi_fdiv+0x32>
 80006f4:	4640      	mov	r0, r8
 80006f6:	f000 fc07 	bl	8000f08 <__clzsi2>
 80006fa:	4642      	mov	r2, r8
 80006fc:	1f43      	subs	r3, r0, #5
 80006fe:	409a      	lsls	r2, r3
 8000700:	2376      	movs	r3, #118	; 0x76
 8000702:	425b      	negs	r3, r3
 8000704:	4690      	mov	r8, r2
 8000706:	1a1b      	subs	r3, r3, r0
 8000708:	2200      	movs	r2, #0
 800070a:	e77e      	b.n	800060a <__aeabi_fdiv+0x56>
 800070c:	2303      	movs	r3, #3
 800070e:	464a      	mov	r2, r9
 8000710:	431a      	orrs	r2, r3
 8000712:	4691      	mov	r9, r2
 8000714:	33fc      	adds	r3, #252	; 0xfc
 8000716:	2203      	movs	r2, #3
 8000718:	e777      	b.n	800060a <__aeabi_fdiv+0x56>
 800071a:	000e      	movs	r6, r1
 800071c:	20ff      	movs	r0, #255	; 0xff
 800071e:	2200      	movs	r2, #0
 8000720:	e7a8      	b.n	8000674 <__aeabi_fdiv+0xc0>
 8000722:	2201      	movs	r2, #1
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	2b1b      	cmp	r3, #27
 8000728:	dca2      	bgt.n	8000670 <__aeabi_fdiv+0xbc>
 800072a:	379e      	adds	r7, #158	; 0x9e
 800072c:	002a      	movs	r2, r5
 800072e:	40bd      	lsls	r5, r7
 8000730:	40da      	lsrs	r2, r3
 8000732:	1e6b      	subs	r3, r5, #1
 8000734:	419d      	sbcs	r5, r3
 8000736:	4315      	orrs	r5, r2
 8000738:	076a      	lsls	r2, r5, #29
 800073a:	d004      	beq.n	8000746 <__aeabi_fdiv+0x192>
 800073c:	220f      	movs	r2, #15
 800073e:	402a      	ands	r2, r5
 8000740:	2a04      	cmp	r2, #4
 8000742:	d000      	beq.n	8000746 <__aeabi_fdiv+0x192>
 8000744:	3504      	adds	r5, #4
 8000746:	016a      	lsls	r2, r5, #5
 8000748:	d544      	bpl.n	80007d4 <__aeabi_fdiv+0x220>
 800074a:	2001      	movs	r0, #1
 800074c:	2200      	movs	r2, #0
 800074e:	e791      	b.n	8000674 <__aeabi_fdiv+0xc0>
 8000750:	20ff      	movs	r0, #255	; 0xff
 8000752:	2200      	movs	r2, #0
 8000754:	e78e      	b.n	8000674 <__aeabi_fdiv+0xc0>
 8000756:	2280      	movs	r2, #128	; 0x80
 8000758:	2600      	movs	r6, #0
 800075a:	20ff      	movs	r0, #255	; 0xff
 800075c:	03d2      	lsls	r2, r2, #15
 800075e:	e789      	b.n	8000674 <__aeabi_fdiv+0xc0>
 8000760:	2300      	movs	r3, #0
 8000762:	4698      	mov	r8, r3
 8000764:	2280      	movs	r2, #128	; 0x80
 8000766:	03d2      	lsls	r2, r2, #15
 8000768:	4215      	tst	r5, r2
 800076a:	d008      	beq.n	800077e <__aeabi_fdiv+0x1ca>
 800076c:	4643      	mov	r3, r8
 800076e:	4213      	tst	r3, r2
 8000770:	d105      	bne.n	800077e <__aeabi_fdiv+0x1ca>
 8000772:	431a      	orrs	r2, r3
 8000774:	0252      	lsls	r2, r2, #9
 8000776:	0026      	movs	r6, r4
 8000778:	20ff      	movs	r0, #255	; 0xff
 800077a:	0a52      	lsrs	r2, r2, #9
 800077c:	e77a      	b.n	8000674 <__aeabi_fdiv+0xc0>
 800077e:	2280      	movs	r2, #128	; 0x80
 8000780:	03d2      	lsls	r2, r2, #15
 8000782:	432a      	orrs	r2, r5
 8000784:	0252      	lsls	r2, r2, #9
 8000786:	20ff      	movs	r0, #255	; 0xff
 8000788:	0a52      	lsrs	r2, r2, #9
 800078a:	e773      	b.n	8000674 <__aeabi_fdiv+0xc0>
 800078c:	4642      	mov	r2, r8
 800078e:	016b      	lsls	r3, r5, #5
 8000790:	0155      	lsls	r5, r2, #5
 8000792:	42ab      	cmp	r3, r5
 8000794:	d21a      	bcs.n	80007cc <__aeabi_fdiv+0x218>
 8000796:	201b      	movs	r0, #27
 8000798:	2200      	movs	r2, #0
 800079a:	3f01      	subs	r7, #1
 800079c:	2601      	movs	r6, #1
 800079e:	001c      	movs	r4, r3
 80007a0:	0052      	lsls	r2, r2, #1
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	2c00      	cmp	r4, #0
 80007a6:	db01      	blt.n	80007ac <__aeabi_fdiv+0x1f8>
 80007a8:	429d      	cmp	r5, r3
 80007aa:	d801      	bhi.n	80007b0 <__aeabi_fdiv+0x1fc>
 80007ac:	1b5b      	subs	r3, r3, r5
 80007ae:	4332      	orrs	r2, r6
 80007b0:	3801      	subs	r0, #1
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d1f3      	bne.n	800079e <__aeabi_fdiv+0x1ea>
 80007b6:	1e58      	subs	r0, r3, #1
 80007b8:	4183      	sbcs	r3, r0
 80007ba:	4313      	orrs	r3, r2
 80007bc:	001d      	movs	r5, r3
 80007be:	003b      	movs	r3, r7
 80007c0:	337f      	adds	r3, #127	; 0x7f
 80007c2:	000e      	movs	r6, r1
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	dd00      	ble.n	80007ca <__aeabi_fdiv+0x216>
 80007c8:	e73d      	b.n	8000646 <__aeabi_fdiv+0x92>
 80007ca:	e7aa      	b.n	8000722 <__aeabi_fdiv+0x16e>
 80007cc:	201a      	movs	r0, #26
 80007ce:	2201      	movs	r2, #1
 80007d0:	1b5b      	subs	r3, r3, r5
 80007d2:	e7e3      	b.n	800079c <__aeabi_fdiv+0x1e8>
 80007d4:	01aa      	lsls	r2, r5, #6
 80007d6:	2000      	movs	r0, #0
 80007d8:	0a52      	lsrs	r2, r2, #9
 80007da:	e74b      	b.n	8000674 <__aeabi_fdiv+0xc0>
 80007dc:	08003f88 	.word	0x08003f88
 80007e0:	f7ffffff 	.word	0xf7ffffff
 80007e4:	08003fc8 	.word	0x08003fc8

080007e8 <__aeabi_fmul>:
 80007e8:	0243      	lsls	r3, r0, #9
 80007ea:	0a5b      	lsrs	r3, r3, #9
 80007ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ee:	464f      	mov	r7, r9
 80007f0:	4646      	mov	r6, r8
 80007f2:	4699      	mov	r9, r3
 80007f4:	46d6      	mov	lr, sl
 80007f6:	0fc3      	lsrs	r3, r0, #31
 80007f8:	0045      	lsls	r5, r0, #1
 80007fa:	4698      	mov	r8, r3
 80007fc:	b5c0      	push	{r6, r7, lr}
 80007fe:	464b      	mov	r3, r9
 8000800:	1c0f      	adds	r7, r1, #0
 8000802:	0e2d      	lsrs	r5, r5, #24
 8000804:	d100      	bne.n	8000808 <__aeabi_fmul+0x20>
 8000806:	e0cb      	b.n	80009a0 <__aeabi_fmul+0x1b8>
 8000808:	2dff      	cmp	r5, #255	; 0xff
 800080a:	d100      	bne.n	800080e <__aeabi_fmul+0x26>
 800080c:	e0cf      	b.n	80009ae <__aeabi_fmul+0x1c6>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	04d2      	lsls	r2, r2, #19
 8000814:	431a      	orrs	r2, r3
 8000816:	2300      	movs	r3, #0
 8000818:	4691      	mov	r9, r2
 800081a:	2600      	movs	r6, #0
 800081c:	469a      	mov	sl, r3
 800081e:	3d7f      	subs	r5, #127	; 0x7f
 8000820:	027c      	lsls	r4, r7, #9
 8000822:	007b      	lsls	r3, r7, #1
 8000824:	0a64      	lsrs	r4, r4, #9
 8000826:	0e1b      	lsrs	r3, r3, #24
 8000828:	0fff      	lsrs	r7, r7, #31
 800082a:	2b00      	cmp	r3, #0
 800082c:	d100      	bne.n	8000830 <__aeabi_fmul+0x48>
 800082e:	e0a9      	b.n	8000984 <__aeabi_fmul+0x19c>
 8000830:	2bff      	cmp	r3, #255	; 0xff
 8000832:	d011      	beq.n	8000858 <__aeabi_fmul+0x70>
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	00e4      	lsls	r4, r4, #3
 8000838:	04d2      	lsls	r2, r2, #19
 800083a:	4314      	orrs	r4, r2
 800083c:	4642      	mov	r2, r8
 800083e:	3b7f      	subs	r3, #127	; 0x7f
 8000840:	195b      	adds	r3, r3, r5
 8000842:	407a      	eors	r2, r7
 8000844:	2000      	movs	r0, #0
 8000846:	b2d2      	uxtb	r2, r2
 8000848:	1c5d      	adds	r5, r3, #1
 800084a:	2e0a      	cmp	r6, #10
 800084c:	dd13      	ble.n	8000876 <__aeabi_fmul+0x8e>
 800084e:	003a      	movs	r2, r7
 8000850:	2e0b      	cmp	r6, #11
 8000852:	d047      	beq.n	80008e4 <__aeabi_fmul+0xfc>
 8000854:	4647      	mov	r7, r8
 8000856:	e03f      	b.n	80008d8 <__aeabi_fmul+0xf0>
 8000858:	002b      	movs	r3, r5
 800085a:	33ff      	adds	r3, #255	; 0xff
 800085c:	2c00      	cmp	r4, #0
 800085e:	d11e      	bne.n	800089e <__aeabi_fmul+0xb6>
 8000860:	2202      	movs	r2, #2
 8000862:	4316      	orrs	r6, r2
 8000864:	4642      	mov	r2, r8
 8000866:	3501      	adds	r5, #1
 8000868:	407a      	eors	r2, r7
 800086a:	b2d2      	uxtb	r2, r2
 800086c:	35ff      	adds	r5, #255	; 0xff
 800086e:	2e0a      	cmp	r6, #10
 8000870:	dd00      	ble.n	8000874 <__aeabi_fmul+0x8c>
 8000872:	e0e4      	b.n	8000a3e <__aeabi_fmul+0x256>
 8000874:	2002      	movs	r0, #2
 8000876:	2e02      	cmp	r6, #2
 8000878:	dc1c      	bgt.n	80008b4 <__aeabi_fmul+0xcc>
 800087a:	3e01      	subs	r6, #1
 800087c:	2e01      	cmp	r6, #1
 800087e:	d842      	bhi.n	8000906 <__aeabi_fmul+0x11e>
 8000880:	2802      	cmp	r0, #2
 8000882:	d03d      	beq.n	8000900 <__aeabi_fmul+0x118>
 8000884:	2801      	cmp	r0, #1
 8000886:	d166      	bne.n	8000956 <__aeabi_fmul+0x16e>
 8000888:	2000      	movs	r0, #0
 800088a:	2100      	movs	r1, #0
 800088c:	05c0      	lsls	r0, r0, #23
 800088e:	4308      	orrs	r0, r1
 8000890:	07d2      	lsls	r2, r2, #31
 8000892:	4310      	orrs	r0, r2
 8000894:	bce0      	pop	{r5, r6, r7}
 8000896:	46ba      	mov	sl, r7
 8000898:	46b1      	mov	r9, r6
 800089a:	46a8      	mov	r8, r5
 800089c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800089e:	2203      	movs	r2, #3
 80008a0:	4316      	orrs	r6, r2
 80008a2:	4642      	mov	r2, r8
 80008a4:	3501      	adds	r5, #1
 80008a6:	407a      	eors	r2, r7
 80008a8:	b2d2      	uxtb	r2, r2
 80008aa:	35ff      	adds	r5, #255	; 0xff
 80008ac:	2e0a      	cmp	r6, #10
 80008ae:	dd00      	ble.n	80008b2 <__aeabi_fmul+0xca>
 80008b0:	e0e4      	b.n	8000a7c <__aeabi_fmul+0x294>
 80008b2:	2003      	movs	r0, #3
 80008b4:	2101      	movs	r1, #1
 80008b6:	40b1      	lsls	r1, r6
 80008b8:	26a6      	movs	r6, #166	; 0xa6
 80008ba:	00f6      	lsls	r6, r6, #3
 80008bc:	4231      	tst	r1, r6
 80008be:	d10a      	bne.n	80008d6 <__aeabi_fmul+0xee>
 80008c0:	2690      	movs	r6, #144	; 0x90
 80008c2:	00b6      	lsls	r6, r6, #2
 80008c4:	4231      	tst	r1, r6
 80008c6:	d116      	bne.n	80008f6 <__aeabi_fmul+0x10e>
 80008c8:	3eb9      	subs	r6, #185	; 0xb9
 80008ca:	3eff      	subs	r6, #255	; 0xff
 80008cc:	420e      	tst	r6, r1
 80008ce:	d01a      	beq.n	8000906 <__aeabi_fmul+0x11e>
 80008d0:	46a1      	mov	r9, r4
 80008d2:	4682      	mov	sl, r0
 80008d4:	e000      	b.n	80008d8 <__aeabi_fmul+0xf0>
 80008d6:	0017      	movs	r7, r2
 80008d8:	4653      	mov	r3, sl
 80008da:	003a      	movs	r2, r7
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d00f      	beq.n	8000900 <__aeabi_fmul+0x118>
 80008e0:	464c      	mov	r4, r9
 80008e2:	4650      	mov	r0, sl
 80008e4:	2803      	cmp	r0, #3
 80008e6:	d1cd      	bne.n	8000884 <__aeabi_fmul+0x9c>
 80008e8:	2180      	movs	r1, #128	; 0x80
 80008ea:	03c9      	lsls	r1, r1, #15
 80008ec:	4321      	orrs	r1, r4
 80008ee:	0249      	lsls	r1, r1, #9
 80008f0:	20ff      	movs	r0, #255	; 0xff
 80008f2:	0a49      	lsrs	r1, r1, #9
 80008f4:	e7ca      	b.n	800088c <__aeabi_fmul+0xa4>
 80008f6:	2180      	movs	r1, #128	; 0x80
 80008f8:	2200      	movs	r2, #0
 80008fa:	20ff      	movs	r0, #255	; 0xff
 80008fc:	03c9      	lsls	r1, r1, #15
 80008fe:	e7c5      	b.n	800088c <__aeabi_fmul+0xa4>
 8000900:	20ff      	movs	r0, #255	; 0xff
 8000902:	2100      	movs	r1, #0
 8000904:	e7c2      	b.n	800088c <__aeabi_fmul+0xa4>
 8000906:	0c20      	lsrs	r0, r4, #16
 8000908:	4649      	mov	r1, r9
 800090a:	0424      	lsls	r4, r4, #16
 800090c:	0c24      	lsrs	r4, r4, #16
 800090e:	0027      	movs	r7, r4
 8000910:	0c0e      	lsrs	r6, r1, #16
 8000912:	0409      	lsls	r1, r1, #16
 8000914:	0c09      	lsrs	r1, r1, #16
 8000916:	4374      	muls	r4, r6
 8000918:	434f      	muls	r7, r1
 800091a:	4346      	muls	r6, r0
 800091c:	4348      	muls	r0, r1
 800091e:	0c39      	lsrs	r1, r7, #16
 8000920:	1900      	adds	r0, r0, r4
 8000922:	1809      	adds	r1, r1, r0
 8000924:	428c      	cmp	r4, r1
 8000926:	d903      	bls.n	8000930 <__aeabi_fmul+0x148>
 8000928:	2080      	movs	r0, #128	; 0x80
 800092a:	0240      	lsls	r0, r0, #9
 800092c:	4684      	mov	ip, r0
 800092e:	4466      	add	r6, ip
 8000930:	043f      	lsls	r7, r7, #16
 8000932:	0408      	lsls	r0, r1, #16
 8000934:	0c3f      	lsrs	r7, r7, #16
 8000936:	19c0      	adds	r0, r0, r7
 8000938:	0184      	lsls	r4, r0, #6
 800093a:	1e67      	subs	r7, r4, #1
 800093c:	41bc      	sbcs	r4, r7
 800093e:	0c09      	lsrs	r1, r1, #16
 8000940:	0e80      	lsrs	r0, r0, #26
 8000942:	1989      	adds	r1, r1, r6
 8000944:	4304      	orrs	r4, r0
 8000946:	0189      	lsls	r1, r1, #6
 8000948:	430c      	orrs	r4, r1
 800094a:	0109      	lsls	r1, r1, #4
 800094c:	d571      	bpl.n	8000a32 <__aeabi_fmul+0x24a>
 800094e:	2301      	movs	r3, #1
 8000950:	0861      	lsrs	r1, r4, #1
 8000952:	401c      	ands	r4, r3
 8000954:	430c      	orrs	r4, r1
 8000956:	002b      	movs	r3, r5
 8000958:	337f      	adds	r3, #127	; 0x7f
 800095a:	2b00      	cmp	r3, #0
 800095c:	dd51      	ble.n	8000a02 <__aeabi_fmul+0x21a>
 800095e:	0761      	lsls	r1, r4, #29
 8000960:	d004      	beq.n	800096c <__aeabi_fmul+0x184>
 8000962:	210f      	movs	r1, #15
 8000964:	4021      	ands	r1, r4
 8000966:	2904      	cmp	r1, #4
 8000968:	d000      	beq.n	800096c <__aeabi_fmul+0x184>
 800096a:	3404      	adds	r4, #4
 800096c:	0121      	lsls	r1, r4, #4
 800096e:	d503      	bpl.n	8000978 <__aeabi_fmul+0x190>
 8000970:	4b43      	ldr	r3, [pc, #268]	; (8000a80 <__aeabi_fmul+0x298>)
 8000972:	401c      	ands	r4, r3
 8000974:	002b      	movs	r3, r5
 8000976:	3380      	adds	r3, #128	; 0x80
 8000978:	2bfe      	cmp	r3, #254	; 0xfe
 800097a:	dcc1      	bgt.n	8000900 <__aeabi_fmul+0x118>
 800097c:	01a1      	lsls	r1, r4, #6
 800097e:	0a49      	lsrs	r1, r1, #9
 8000980:	b2d8      	uxtb	r0, r3
 8000982:	e783      	b.n	800088c <__aeabi_fmul+0xa4>
 8000984:	2c00      	cmp	r4, #0
 8000986:	d12c      	bne.n	80009e2 <__aeabi_fmul+0x1fa>
 8000988:	2301      	movs	r3, #1
 800098a:	4642      	mov	r2, r8
 800098c:	431e      	orrs	r6, r3
 800098e:	002b      	movs	r3, r5
 8000990:	407a      	eors	r2, r7
 8000992:	2001      	movs	r0, #1
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	1c5d      	adds	r5, r3, #1
 8000998:	2e0a      	cmp	r6, #10
 800099a:	dd00      	ble.n	800099e <__aeabi_fmul+0x1b6>
 800099c:	e757      	b.n	800084e <__aeabi_fmul+0x66>
 800099e:	e76a      	b.n	8000876 <__aeabi_fmul+0x8e>
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d110      	bne.n	80009c6 <__aeabi_fmul+0x1de>
 80009a4:	2301      	movs	r3, #1
 80009a6:	2604      	movs	r6, #4
 80009a8:	2500      	movs	r5, #0
 80009aa:	469a      	mov	sl, r3
 80009ac:	e738      	b.n	8000820 <__aeabi_fmul+0x38>
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d104      	bne.n	80009bc <__aeabi_fmul+0x1d4>
 80009b2:	2302      	movs	r3, #2
 80009b4:	2608      	movs	r6, #8
 80009b6:	25ff      	movs	r5, #255	; 0xff
 80009b8:	469a      	mov	sl, r3
 80009ba:	e731      	b.n	8000820 <__aeabi_fmul+0x38>
 80009bc:	2303      	movs	r3, #3
 80009be:	260c      	movs	r6, #12
 80009c0:	25ff      	movs	r5, #255	; 0xff
 80009c2:	469a      	mov	sl, r3
 80009c4:	e72c      	b.n	8000820 <__aeabi_fmul+0x38>
 80009c6:	4648      	mov	r0, r9
 80009c8:	f000 fa9e 	bl	8000f08 <__clzsi2>
 80009cc:	464a      	mov	r2, r9
 80009ce:	1f43      	subs	r3, r0, #5
 80009d0:	2576      	movs	r5, #118	; 0x76
 80009d2:	409a      	lsls	r2, r3
 80009d4:	2300      	movs	r3, #0
 80009d6:	426d      	negs	r5, r5
 80009d8:	4691      	mov	r9, r2
 80009da:	2600      	movs	r6, #0
 80009dc:	469a      	mov	sl, r3
 80009de:	1a2d      	subs	r5, r5, r0
 80009e0:	e71e      	b.n	8000820 <__aeabi_fmul+0x38>
 80009e2:	0020      	movs	r0, r4
 80009e4:	f000 fa90 	bl	8000f08 <__clzsi2>
 80009e8:	4642      	mov	r2, r8
 80009ea:	1f43      	subs	r3, r0, #5
 80009ec:	409c      	lsls	r4, r3
 80009ee:	1a2b      	subs	r3, r5, r0
 80009f0:	3b76      	subs	r3, #118	; 0x76
 80009f2:	407a      	eors	r2, r7
 80009f4:	2000      	movs	r0, #0
 80009f6:	b2d2      	uxtb	r2, r2
 80009f8:	1c5d      	adds	r5, r3, #1
 80009fa:	2e0a      	cmp	r6, #10
 80009fc:	dd00      	ble.n	8000a00 <__aeabi_fmul+0x218>
 80009fe:	e726      	b.n	800084e <__aeabi_fmul+0x66>
 8000a00:	e739      	b.n	8000876 <__aeabi_fmul+0x8e>
 8000a02:	2101      	movs	r1, #1
 8000a04:	1acb      	subs	r3, r1, r3
 8000a06:	2b1b      	cmp	r3, #27
 8000a08:	dd00      	ble.n	8000a0c <__aeabi_fmul+0x224>
 8000a0a:	e73d      	b.n	8000888 <__aeabi_fmul+0xa0>
 8000a0c:	359e      	adds	r5, #158	; 0x9e
 8000a0e:	0021      	movs	r1, r4
 8000a10:	40ac      	lsls	r4, r5
 8000a12:	40d9      	lsrs	r1, r3
 8000a14:	1e63      	subs	r3, r4, #1
 8000a16:	419c      	sbcs	r4, r3
 8000a18:	4321      	orrs	r1, r4
 8000a1a:	074b      	lsls	r3, r1, #29
 8000a1c:	d004      	beq.n	8000a28 <__aeabi_fmul+0x240>
 8000a1e:	230f      	movs	r3, #15
 8000a20:	400b      	ands	r3, r1
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	d000      	beq.n	8000a28 <__aeabi_fmul+0x240>
 8000a26:	3104      	adds	r1, #4
 8000a28:	014b      	lsls	r3, r1, #5
 8000a2a:	d504      	bpl.n	8000a36 <__aeabi_fmul+0x24e>
 8000a2c:	2001      	movs	r0, #1
 8000a2e:	2100      	movs	r1, #0
 8000a30:	e72c      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a32:	001d      	movs	r5, r3
 8000a34:	e78f      	b.n	8000956 <__aeabi_fmul+0x16e>
 8000a36:	0189      	lsls	r1, r1, #6
 8000a38:	2000      	movs	r0, #0
 8000a3a:	0a49      	lsrs	r1, r1, #9
 8000a3c:	e726      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a3e:	2302      	movs	r3, #2
 8000a40:	2e0f      	cmp	r6, #15
 8000a42:	d10c      	bne.n	8000a5e <__aeabi_fmul+0x276>
 8000a44:	2180      	movs	r1, #128	; 0x80
 8000a46:	464b      	mov	r3, r9
 8000a48:	03c9      	lsls	r1, r1, #15
 8000a4a:	420b      	tst	r3, r1
 8000a4c:	d00d      	beq.n	8000a6a <__aeabi_fmul+0x282>
 8000a4e:	420c      	tst	r4, r1
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_fmul+0x282>
 8000a52:	4321      	orrs	r1, r4
 8000a54:	0249      	lsls	r1, r1, #9
 8000a56:	003a      	movs	r2, r7
 8000a58:	20ff      	movs	r0, #255	; 0xff
 8000a5a:	0a49      	lsrs	r1, r1, #9
 8000a5c:	e716      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a5e:	2e0b      	cmp	r6, #11
 8000a60:	d000      	beq.n	8000a64 <__aeabi_fmul+0x27c>
 8000a62:	e6f7      	b.n	8000854 <__aeabi_fmul+0x6c>
 8000a64:	46a1      	mov	r9, r4
 8000a66:	469a      	mov	sl, r3
 8000a68:	e736      	b.n	80008d8 <__aeabi_fmul+0xf0>
 8000a6a:	2180      	movs	r1, #128	; 0x80
 8000a6c:	464b      	mov	r3, r9
 8000a6e:	03c9      	lsls	r1, r1, #15
 8000a70:	4319      	orrs	r1, r3
 8000a72:	0249      	lsls	r1, r1, #9
 8000a74:	4642      	mov	r2, r8
 8000a76:	20ff      	movs	r0, #255	; 0xff
 8000a78:	0a49      	lsrs	r1, r1, #9
 8000a7a:	e707      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	e7df      	b.n	8000a40 <__aeabi_fmul+0x258>
 8000a80:	f7ffffff 	.word	0xf7ffffff

08000a84 <__aeabi_fsub>:
 8000a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a86:	46c6      	mov	lr, r8
 8000a88:	0243      	lsls	r3, r0, #9
 8000a8a:	0a5b      	lsrs	r3, r3, #9
 8000a8c:	0045      	lsls	r5, r0, #1
 8000a8e:	00da      	lsls	r2, r3, #3
 8000a90:	0fc4      	lsrs	r4, r0, #31
 8000a92:	0248      	lsls	r0, r1, #9
 8000a94:	004f      	lsls	r7, r1, #1
 8000a96:	4694      	mov	ip, r2
 8000a98:	0a42      	lsrs	r2, r0, #9
 8000a9a:	001e      	movs	r6, r3
 8000a9c:	4690      	mov	r8, r2
 8000a9e:	b500      	push	{lr}
 8000aa0:	0e2d      	lsrs	r5, r5, #24
 8000aa2:	0e3f      	lsrs	r7, r7, #24
 8000aa4:	0fc9      	lsrs	r1, r1, #31
 8000aa6:	0980      	lsrs	r0, r0, #6
 8000aa8:	2fff      	cmp	r7, #255	; 0xff
 8000aaa:	d059      	beq.n	8000b60 <__aeabi_fsub+0xdc>
 8000aac:	2201      	movs	r2, #1
 8000aae:	4051      	eors	r1, r2
 8000ab0:	428c      	cmp	r4, r1
 8000ab2:	d039      	beq.n	8000b28 <__aeabi_fsub+0xa4>
 8000ab4:	1bea      	subs	r2, r5, r7
 8000ab6:	2a00      	cmp	r2, #0
 8000ab8:	dd58      	ble.n	8000b6c <__aeabi_fsub+0xe8>
 8000aba:	2f00      	cmp	r7, #0
 8000abc:	d068      	beq.n	8000b90 <__aeabi_fsub+0x10c>
 8000abe:	2dff      	cmp	r5, #255	; 0xff
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_fsub+0x40>
 8000ac2:	e0d1      	b.n	8000c68 <__aeabi_fsub+0x1e4>
 8000ac4:	2380      	movs	r3, #128	; 0x80
 8000ac6:	04db      	lsls	r3, r3, #19
 8000ac8:	4318      	orrs	r0, r3
 8000aca:	2a1b      	cmp	r2, #27
 8000acc:	dc00      	bgt.n	8000ad0 <__aeabi_fsub+0x4c>
 8000ace:	e0e3      	b.n	8000c98 <__aeabi_fsub+0x214>
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	4662      	mov	r2, ip
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	015a      	lsls	r2, r3, #5
 8000ad8:	d400      	bmi.n	8000adc <__aeabi_fsub+0x58>
 8000ada:	e0ac      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000adc:	019b      	lsls	r3, r3, #6
 8000ade:	099e      	lsrs	r6, r3, #6
 8000ae0:	0030      	movs	r0, r6
 8000ae2:	f000 fa11 	bl	8000f08 <__clzsi2>
 8000ae6:	0033      	movs	r3, r6
 8000ae8:	3805      	subs	r0, #5
 8000aea:	4083      	lsls	r3, r0
 8000aec:	4285      	cmp	r5, r0
 8000aee:	dc00      	bgt.n	8000af2 <__aeabi_fsub+0x6e>
 8000af0:	e0c6      	b.n	8000c80 <__aeabi_fsub+0x1fc>
 8000af2:	4ab2      	ldr	r2, [pc, #712]	; (8000dbc <__aeabi_fsub+0x338>)
 8000af4:	1a2d      	subs	r5, r5, r0
 8000af6:	4013      	ands	r3, r2
 8000af8:	075a      	lsls	r2, r3, #29
 8000afa:	d004      	beq.n	8000b06 <__aeabi_fsub+0x82>
 8000afc:	220f      	movs	r2, #15
 8000afe:	401a      	ands	r2, r3
 8000b00:	2a04      	cmp	r2, #4
 8000b02:	d000      	beq.n	8000b06 <__aeabi_fsub+0x82>
 8000b04:	3304      	adds	r3, #4
 8000b06:	015a      	lsls	r2, r3, #5
 8000b08:	d400      	bmi.n	8000b0c <__aeabi_fsub+0x88>
 8000b0a:	e097      	b.n	8000c3c <__aeabi_fsub+0x1b8>
 8000b0c:	1c6a      	adds	r2, r5, #1
 8000b0e:	2dfe      	cmp	r5, #254	; 0xfe
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fsub+0x90>
 8000b12:	e084      	b.n	8000c1e <__aeabi_fsub+0x19a>
 8000b14:	019b      	lsls	r3, r3, #6
 8000b16:	0a5e      	lsrs	r6, r3, #9
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	05d0      	lsls	r0, r2, #23
 8000b1c:	4330      	orrs	r0, r6
 8000b1e:	07e4      	lsls	r4, r4, #31
 8000b20:	4320      	orrs	r0, r4
 8000b22:	bc80      	pop	{r7}
 8000b24:	46b8      	mov	r8, r7
 8000b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b28:	1bea      	subs	r2, r5, r7
 8000b2a:	2a00      	cmp	r2, #0
 8000b2c:	dd41      	ble.n	8000bb2 <__aeabi_fsub+0x12e>
 8000b2e:	2f00      	cmp	r7, #0
 8000b30:	d06b      	beq.n	8000c0a <__aeabi_fsub+0x186>
 8000b32:	2dff      	cmp	r5, #255	; 0xff
 8000b34:	d100      	bne.n	8000b38 <__aeabi_fsub+0xb4>
 8000b36:	e097      	b.n	8000c68 <__aeabi_fsub+0x1e4>
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	04db      	lsls	r3, r3, #19
 8000b3c:	4318      	orrs	r0, r3
 8000b3e:	2a1b      	cmp	r2, #27
 8000b40:	dc00      	bgt.n	8000b44 <__aeabi_fsub+0xc0>
 8000b42:	e0cc      	b.n	8000cde <__aeabi_fsub+0x25a>
 8000b44:	2301      	movs	r3, #1
 8000b46:	4463      	add	r3, ip
 8000b48:	015a      	lsls	r2, r3, #5
 8000b4a:	d574      	bpl.n	8000c36 <__aeabi_fsub+0x1b2>
 8000b4c:	3501      	adds	r5, #1
 8000b4e:	2dff      	cmp	r5, #255	; 0xff
 8000b50:	d065      	beq.n	8000c1e <__aeabi_fsub+0x19a>
 8000b52:	2201      	movs	r2, #1
 8000b54:	499a      	ldr	r1, [pc, #616]	; (8000dc0 <__aeabi_fsub+0x33c>)
 8000b56:	401a      	ands	r2, r3
 8000b58:	085b      	lsrs	r3, r3, #1
 8000b5a:	400b      	ands	r3, r1
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	e7cb      	b.n	8000af8 <__aeabi_fsub+0x74>
 8000b60:	2800      	cmp	r0, #0
 8000b62:	d01f      	beq.n	8000ba4 <__aeabi_fsub+0x120>
 8000b64:	428c      	cmp	r4, r1
 8000b66:	d022      	beq.n	8000bae <__aeabi_fsub+0x12a>
 8000b68:	002a      	movs	r2, r5
 8000b6a:	3aff      	subs	r2, #255	; 0xff
 8000b6c:	2a00      	cmp	r2, #0
 8000b6e:	d035      	beq.n	8000bdc <__aeabi_fsub+0x158>
 8000b70:	1b7a      	subs	r2, r7, r5
 8000b72:	2d00      	cmp	r5, #0
 8000b74:	d000      	beq.n	8000b78 <__aeabi_fsub+0xf4>
 8000b76:	e099      	b.n	8000cac <__aeabi_fsub+0x228>
 8000b78:	4663      	mov	r3, ip
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_fsub+0xfc>
 8000b7e:	e0dd      	b.n	8000d3c <__aeabi_fsub+0x2b8>
 8000b80:	1e53      	subs	r3, r2, #1
 8000b82:	2a01      	cmp	r2, #1
 8000b84:	d100      	bne.n	8000b88 <__aeabi_fsub+0x104>
 8000b86:	e105      	b.n	8000d94 <__aeabi_fsub+0x310>
 8000b88:	2aff      	cmp	r2, #255	; 0xff
 8000b8a:	d06b      	beq.n	8000c64 <__aeabi_fsub+0x1e0>
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	e094      	b.n	8000cba <__aeabi_fsub+0x236>
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d073      	beq.n	8000c7c <__aeabi_fsub+0x1f8>
 8000b94:	1e51      	subs	r1, r2, #1
 8000b96:	2a01      	cmp	r2, #1
 8000b98:	d100      	bne.n	8000b9c <__aeabi_fsub+0x118>
 8000b9a:	e0df      	b.n	8000d5c <__aeabi_fsub+0x2d8>
 8000b9c:	2aff      	cmp	r2, #255	; 0xff
 8000b9e:	d063      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000ba0:	000a      	movs	r2, r1
 8000ba2:	e792      	b.n	8000aca <__aeabi_fsub+0x46>
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4051      	eors	r1, r2
 8000ba8:	42a1      	cmp	r1, r4
 8000baa:	d000      	beq.n	8000bae <__aeabi_fsub+0x12a>
 8000bac:	e782      	b.n	8000ab4 <__aeabi_fsub+0x30>
 8000bae:	002a      	movs	r2, r5
 8000bb0:	3aff      	subs	r2, #255	; 0xff
 8000bb2:	2a00      	cmp	r2, #0
 8000bb4:	d036      	beq.n	8000c24 <__aeabi_fsub+0x1a0>
 8000bb6:	1b7a      	subs	r2, r7, r5
 8000bb8:	2d00      	cmp	r5, #0
 8000bba:	d100      	bne.n	8000bbe <__aeabi_fsub+0x13a>
 8000bbc:	e0aa      	b.n	8000d14 <__aeabi_fsub+0x290>
 8000bbe:	2fff      	cmp	r7, #255	; 0xff
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_fsub+0x140>
 8000bc2:	e0da      	b.n	8000d7a <__aeabi_fsub+0x2f6>
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	4661      	mov	r1, ip
 8000bc8:	04db      	lsls	r3, r3, #19
 8000bca:	4319      	orrs	r1, r3
 8000bcc:	468c      	mov	ip, r1
 8000bce:	2a1b      	cmp	r2, #27
 8000bd0:	dc00      	bgt.n	8000bd4 <__aeabi_fsub+0x150>
 8000bd2:	e0d4      	b.n	8000d7e <__aeabi_fsub+0x2fa>
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	003d      	movs	r5, r7
 8000bd8:	181b      	adds	r3, r3, r0
 8000bda:	e7b5      	b.n	8000b48 <__aeabi_fsub+0xc4>
 8000bdc:	27fe      	movs	r7, #254	; 0xfe
 8000bde:	1c6a      	adds	r2, r5, #1
 8000be0:	4217      	tst	r7, r2
 8000be2:	d171      	bne.n	8000cc8 <__aeabi_fsub+0x244>
 8000be4:	2d00      	cmp	r5, #0
 8000be6:	d000      	beq.n	8000bea <__aeabi_fsub+0x166>
 8000be8:	e09e      	b.n	8000d28 <__aeabi_fsub+0x2a4>
 8000bea:	4663      	mov	r3, ip
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_fsub+0x16e>
 8000bf0:	e0d5      	b.n	8000d9e <__aeabi_fsub+0x31a>
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2800      	cmp	r0, #0
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_fsub+0x176>
 8000bf8:	e78f      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000bfa:	1a1b      	subs	r3, r3, r0
 8000bfc:	015e      	lsls	r6, r3, #5
 8000bfe:	d400      	bmi.n	8000c02 <__aeabi_fsub+0x17e>
 8000c00:	e0d6      	b.n	8000db0 <__aeabi_fsub+0x32c>
 8000c02:	4663      	mov	r3, ip
 8000c04:	000c      	movs	r4, r1
 8000c06:	1ac3      	subs	r3, r0, r3
 8000c08:	e776      	b.n	8000af8 <__aeabi_fsub+0x74>
 8000c0a:	2800      	cmp	r0, #0
 8000c0c:	d036      	beq.n	8000c7c <__aeabi_fsub+0x1f8>
 8000c0e:	1e51      	subs	r1, r2, #1
 8000c10:	2a01      	cmp	r2, #1
 8000c12:	d100      	bne.n	8000c16 <__aeabi_fsub+0x192>
 8000c14:	e09a      	b.n	8000d4c <__aeabi_fsub+0x2c8>
 8000c16:	2aff      	cmp	r2, #255	; 0xff
 8000c18:	d026      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c1a:	000a      	movs	r2, r1
 8000c1c:	e78f      	b.n	8000b3e <__aeabi_fsub+0xba>
 8000c1e:	22ff      	movs	r2, #255	; 0xff
 8000c20:	2600      	movs	r6, #0
 8000c22:	e77a      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000c24:	27fe      	movs	r7, #254	; 0xfe
 8000c26:	1c6a      	adds	r2, r5, #1
 8000c28:	4217      	tst	r7, r2
 8000c2a:	d062      	beq.n	8000cf2 <__aeabi_fsub+0x26e>
 8000c2c:	2aff      	cmp	r2, #255	; 0xff
 8000c2e:	d0f6      	beq.n	8000c1e <__aeabi_fsub+0x19a>
 8000c30:	0015      	movs	r5, r2
 8000c32:	4460      	add	r0, ip
 8000c34:	0843      	lsrs	r3, r0, #1
 8000c36:	075a      	lsls	r2, r3, #29
 8000c38:	d000      	beq.n	8000c3c <__aeabi_fsub+0x1b8>
 8000c3a:	e75f      	b.n	8000afc <__aeabi_fsub+0x78>
 8000c3c:	08db      	lsrs	r3, r3, #3
 8000c3e:	2dff      	cmp	r5, #255	; 0xff
 8000c40:	d012      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c42:	025b      	lsls	r3, r3, #9
 8000c44:	0a5e      	lsrs	r6, r3, #9
 8000c46:	b2ea      	uxtb	r2, r5
 8000c48:	e767      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000c4a:	4662      	mov	r2, ip
 8000c4c:	2a00      	cmp	r2, #0
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_fsub+0x1ce>
 8000c50:	e093      	b.n	8000d7a <__aeabi_fsub+0x2f6>
 8000c52:	2800      	cmp	r0, #0
 8000c54:	d008      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c56:	2280      	movs	r2, #128	; 0x80
 8000c58:	03d2      	lsls	r2, r2, #15
 8000c5a:	4213      	tst	r3, r2
 8000c5c:	d004      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c5e:	4640      	mov	r0, r8
 8000c60:	4210      	tst	r0, r2
 8000c62:	d101      	bne.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c64:	000c      	movs	r4, r1
 8000c66:	4643      	mov	r3, r8
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d0d8      	beq.n	8000c1e <__aeabi_fsub+0x19a>
 8000c6c:	2680      	movs	r6, #128	; 0x80
 8000c6e:	03f6      	lsls	r6, r6, #15
 8000c70:	431e      	orrs	r6, r3
 8000c72:	0276      	lsls	r6, r6, #9
 8000c74:	22ff      	movs	r2, #255	; 0xff
 8000c76:	0a76      	lsrs	r6, r6, #9
 8000c78:	e74f      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000c7a:	4643      	mov	r3, r8
 8000c7c:	0015      	movs	r5, r2
 8000c7e:	e7de      	b.n	8000c3e <__aeabi_fsub+0x1ba>
 8000c80:	2220      	movs	r2, #32
 8000c82:	1b40      	subs	r0, r0, r5
 8000c84:	3001      	adds	r0, #1
 8000c86:	1a12      	subs	r2, r2, r0
 8000c88:	0019      	movs	r1, r3
 8000c8a:	4093      	lsls	r3, r2
 8000c8c:	40c1      	lsrs	r1, r0
 8000c8e:	1e5a      	subs	r2, r3, #1
 8000c90:	4193      	sbcs	r3, r2
 8000c92:	2500      	movs	r5, #0
 8000c94:	430b      	orrs	r3, r1
 8000c96:	e72f      	b.n	8000af8 <__aeabi_fsub+0x74>
 8000c98:	2320      	movs	r3, #32
 8000c9a:	1a9b      	subs	r3, r3, r2
 8000c9c:	0001      	movs	r1, r0
 8000c9e:	4098      	lsls	r0, r3
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	40d1      	lsrs	r1, r2
 8000ca4:	1e5a      	subs	r2, r3, #1
 8000ca6:	4193      	sbcs	r3, r2
 8000ca8:	430b      	orrs	r3, r1
 8000caa:	e712      	b.n	8000ad2 <__aeabi_fsub+0x4e>
 8000cac:	2fff      	cmp	r7, #255	; 0xff
 8000cae:	d0d9      	beq.n	8000c64 <__aeabi_fsub+0x1e0>
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	4664      	mov	r4, ip
 8000cb4:	04db      	lsls	r3, r3, #19
 8000cb6:	431c      	orrs	r4, r3
 8000cb8:	46a4      	mov	ip, r4
 8000cba:	2a1b      	cmp	r2, #27
 8000cbc:	dd52      	ble.n	8000d64 <__aeabi_fsub+0x2e0>
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	000c      	movs	r4, r1
 8000cc2:	003d      	movs	r5, r7
 8000cc4:	1ac3      	subs	r3, r0, r3
 8000cc6:	e706      	b.n	8000ad6 <__aeabi_fsub+0x52>
 8000cc8:	4663      	mov	r3, ip
 8000cca:	1a1e      	subs	r6, r3, r0
 8000ccc:	0173      	lsls	r3, r6, #5
 8000cce:	d439      	bmi.n	8000d44 <__aeabi_fsub+0x2c0>
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_fsub+0x252>
 8000cd4:	e704      	b.n	8000ae0 <__aeabi_fsub+0x5c>
 8000cd6:	2400      	movs	r4, #0
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2600      	movs	r6, #0
 8000cdc:	e71d      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000cde:	2320      	movs	r3, #32
 8000ce0:	1a9b      	subs	r3, r3, r2
 8000ce2:	0001      	movs	r1, r0
 8000ce4:	4098      	lsls	r0, r3
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	40d1      	lsrs	r1, r2
 8000cea:	1e5a      	subs	r2, r3, #1
 8000cec:	4193      	sbcs	r3, r2
 8000cee:	430b      	orrs	r3, r1
 8000cf0:	e729      	b.n	8000b46 <__aeabi_fsub+0xc2>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	d1a9      	bne.n	8000c4a <__aeabi_fsub+0x1c6>
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d056      	beq.n	8000daa <__aeabi_fsub+0x326>
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2800      	cmp	r0, #0
 8000d00:	d100      	bne.n	8000d04 <__aeabi_fsub+0x280>
 8000d02:	e70a      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000d04:	0003      	movs	r3, r0
 8000d06:	4463      	add	r3, ip
 8000d08:	015a      	lsls	r2, r3, #5
 8000d0a:	d594      	bpl.n	8000c36 <__aeabi_fsub+0x1b2>
 8000d0c:	4a2b      	ldr	r2, [pc, #172]	; (8000dbc <__aeabi_fsub+0x338>)
 8000d0e:	3501      	adds	r5, #1
 8000d10:	4013      	ands	r3, r2
 8000d12:	e790      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000d14:	4663      	mov	r3, ip
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d0af      	beq.n	8000c7a <__aeabi_fsub+0x1f6>
 8000d1a:	1e53      	subs	r3, r2, #1
 8000d1c:	2a01      	cmp	r2, #1
 8000d1e:	d015      	beq.n	8000d4c <__aeabi_fsub+0x2c8>
 8000d20:	2aff      	cmp	r2, #255	; 0xff
 8000d22:	d02a      	beq.n	8000d7a <__aeabi_fsub+0x2f6>
 8000d24:	001a      	movs	r2, r3
 8000d26:	e752      	b.n	8000bce <__aeabi_fsub+0x14a>
 8000d28:	4662      	mov	r2, ip
 8000d2a:	2a00      	cmp	r2, #0
 8000d2c:	d191      	bne.n	8000c52 <__aeabi_fsub+0x1ce>
 8000d2e:	2800      	cmp	r0, #0
 8000d30:	d198      	bne.n	8000c64 <__aeabi_fsub+0x1e0>
 8000d32:	2680      	movs	r6, #128	; 0x80
 8000d34:	2400      	movs	r4, #0
 8000d36:	22ff      	movs	r2, #255	; 0xff
 8000d38:	03f6      	lsls	r6, r6, #15
 8000d3a:	e6ee      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000d3c:	000c      	movs	r4, r1
 8000d3e:	4643      	mov	r3, r8
 8000d40:	0015      	movs	r5, r2
 8000d42:	e77c      	b.n	8000c3e <__aeabi_fsub+0x1ba>
 8000d44:	4663      	mov	r3, ip
 8000d46:	000c      	movs	r4, r1
 8000d48:	1ac6      	subs	r6, r0, r3
 8000d4a:	e6c9      	b.n	8000ae0 <__aeabi_fsub+0x5c>
 8000d4c:	0003      	movs	r3, r0
 8000d4e:	4463      	add	r3, ip
 8000d50:	2501      	movs	r5, #1
 8000d52:	015a      	lsls	r2, r3, #5
 8000d54:	d400      	bmi.n	8000d58 <__aeabi_fsub+0x2d4>
 8000d56:	e76e      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000d58:	2502      	movs	r5, #2
 8000d5a:	e6fa      	b.n	8000b52 <__aeabi_fsub+0xce>
 8000d5c:	4663      	mov	r3, ip
 8000d5e:	2501      	movs	r5, #1
 8000d60:	1a1b      	subs	r3, r3, r0
 8000d62:	e6b8      	b.n	8000ad6 <__aeabi_fsub+0x52>
 8000d64:	4664      	mov	r4, ip
 8000d66:	2320      	movs	r3, #32
 8000d68:	40d4      	lsrs	r4, r2
 8000d6a:	1a9b      	subs	r3, r3, r2
 8000d6c:	4662      	mov	r2, ip
 8000d6e:	409a      	lsls	r2, r3
 8000d70:	0013      	movs	r3, r2
 8000d72:	1e5a      	subs	r2, r3, #1
 8000d74:	4193      	sbcs	r3, r2
 8000d76:	4323      	orrs	r3, r4
 8000d78:	e7a2      	b.n	8000cc0 <__aeabi_fsub+0x23c>
 8000d7a:	4643      	mov	r3, r8
 8000d7c:	e774      	b.n	8000c68 <__aeabi_fsub+0x1e4>
 8000d7e:	4661      	mov	r1, ip
 8000d80:	2320      	movs	r3, #32
 8000d82:	40d1      	lsrs	r1, r2
 8000d84:	1a9b      	subs	r3, r3, r2
 8000d86:	4662      	mov	r2, ip
 8000d88:	409a      	lsls	r2, r3
 8000d8a:	0013      	movs	r3, r2
 8000d8c:	1e5a      	subs	r2, r3, #1
 8000d8e:	4193      	sbcs	r3, r2
 8000d90:	430b      	orrs	r3, r1
 8000d92:	e720      	b.n	8000bd6 <__aeabi_fsub+0x152>
 8000d94:	4663      	mov	r3, ip
 8000d96:	000c      	movs	r4, r1
 8000d98:	2501      	movs	r5, #1
 8000d9a:	1ac3      	subs	r3, r0, r3
 8000d9c:	e69b      	b.n	8000ad6 <__aeabi_fsub+0x52>
 8000d9e:	2800      	cmp	r0, #0
 8000da0:	d099      	beq.n	8000cd6 <__aeabi_fsub+0x252>
 8000da2:	000c      	movs	r4, r1
 8000da4:	4646      	mov	r6, r8
 8000da6:	2200      	movs	r2, #0
 8000da8:	e6b7      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000daa:	4646      	mov	r6, r8
 8000dac:	2200      	movs	r2, #0
 8000dae:	e6b4      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d000      	beq.n	8000db6 <__aeabi_fsub+0x332>
 8000db4:	e73f      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000db6:	2400      	movs	r4, #0
 8000db8:	2600      	movs	r6, #0
 8000dba:	e6ae      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000dbc:	fbffffff 	.word	0xfbffffff
 8000dc0:	7dffffff 	.word	0x7dffffff

08000dc4 <__aeabi_f2iz>:
 8000dc4:	0241      	lsls	r1, r0, #9
 8000dc6:	0042      	lsls	r2, r0, #1
 8000dc8:	0fc3      	lsrs	r3, r0, #31
 8000dca:	0a49      	lsrs	r1, r1, #9
 8000dcc:	2000      	movs	r0, #0
 8000dce:	0e12      	lsrs	r2, r2, #24
 8000dd0:	2a7e      	cmp	r2, #126	; 0x7e
 8000dd2:	dd03      	ble.n	8000ddc <__aeabi_f2iz+0x18>
 8000dd4:	2a9d      	cmp	r2, #157	; 0x9d
 8000dd6:	dd02      	ble.n	8000dde <__aeabi_f2iz+0x1a>
 8000dd8:	4a09      	ldr	r2, [pc, #36]	; (8000e00 <__aeabi_f2iz+0x3c>)
 8000dda:	1898      	adds	r0, r3, r2
 8000ddc:	4770      	bx	lr
 8000dde:	2080      	movs	r0, #128	; 0x80
 8000de0:	0400      	lsls	r0, r0, #16
 8000de2:	4301      	orrs	r1, r0
 8000de4:	2a95      	cmp	r2, #149	; 0x95
 8000de6:	dc07      	bgt.n	8000df8 <__aeabi_f2iz+0x34>
 8000de8:	2096      	movs	r0, #150	; 0x96
 8000dea:	1a82      	subs	r2, r0, r2
 8000dec:	40d1      	lsrs	r1, r2
 8000dee:	4248      	negs	r0, r1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1f3      	bne.n	8000ddc <__aeabi_f2iz+0x18>
 8000df4:	0008      	movs	r0, r1
 8000df6:	e7f1      	b.n	8000ddc <__aeabi_f2iz+0x18>
 8000df8:	3a96      	subs	r2, #150	; 0x96
 8000dfa:	4091      	lsls	r1, r2
 8000dfc:	e7f7      	b.n	8000dee <__aeabi_f2iz+0x2a>
 8000dfe:	46c0      	nop			; (mov r8, r8)
 8000e00:	7fffffff 	.word	0x7fffffff

08000e04 <__aeabi_ui2f>:
 8000e04:	b570      	push	{r4, r5, r6, lr}
 8000e06:	1e04      	subs	r4, r0, #0
 8000e08:	d00e      	beq.n	8000e28 <__aeabi_ui2f+0x24>
 8000e0a:	f000 f87d 	bl	8000f08 <__clzsi2>
 8000e0e:	239e      	movs	r3, #158	; 0x9e
 8000e10:	0001      	movs	r1, r0
 8000e12:	1a1b      	subs	r3, r3, r0
 8000e14:	2b96      	cmp	r3, #150	; 0x96
 8000e16:	dc0c      	bgt.n	8000e32 <__aeabi_ui2f+0x2e>
 8000e18:	2808      	cmp	r0, #8
 8000e1a:	d02c      	beq.n	8000e76 <__aeabi_ui2f+0x72>
 8000e1c:	3908      	subs	r1, #8
 8000e1e:	408c      	lsls	r4, r1
 8000e20:	0264      	lsls	r4, r4, #9
 8000e22:	0a64      	lsrs	r4, r4, #9
 8000e24:	b2d8      	uxtb	r0, r3
 8000e26:	e001      	b.n	8000e2c <__aeabi_ui2f+0x28>
 8000e28:	2000      	movs	r0, #0
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	05c0      	lsls	r0, r0, #23
 8000e2e:	4320      	orrs	r0, r4
 8000e30:	bd70      	pop	{r4, r5, r6, pc}
 8000e32:	2b99      	cmp	r3, #153	; 0x99
 8000e34:	dd0a      	ble.n	8000e4c <__aeabi_ui2f+0x48>
 8000e36:	0002      	movs	r2, r0
 8000e38:	0020      	movs	r0, r4
 8000e3a:	321b      	adds	r2, #27
 8000e3c:	4090      	lsls	r0, r2
 8000e3e:	0002      	movs	r2, r0
 8000e40:	1e50      	subs	r0, r2, #1
 8000e42:	4182      	sbcs	r2, r0
 8000e44:	2005      	movs	r0, #5
 8000e46:	1a40      	subs	r0, r0, r1
 8000e48:	40c4      	lsrs	r4, r0
 8000e4a:	4314      	orrs	r4, r2
 8000e4c:	2905      	cmp	r1, #5
 8000e4e:	dc16      	bgt.n	8000e7e <__aeabi_ui2f+0x7a>
 8000e50:	0022      	movs	r2, r4
 8000e52:	480f      	ldr	r0, [pc, #60]	; (8000e90 <__aeabi_ui2f+0x8c>)
 8000e54:	4002      	ands	r2, r0
 8000e56:	0765      	lsls	r5, r4, #29
 8000e58:	d009      	beq.n	8000e6e <__aeabi_ui2f+0x6a>
 8000e5a:	250f      	movs	r5, #15
 8000e5c:	402c      	ands	r4, r5
 8000e5e:	2c04      	cmp	r4, #4
 8000e60:	d005      	beq.n	8000e6e <__aeabi_ui2f+0x6a>
 8000e62:	3204      	adds	r2, #4
 8000e64:	0154      	lsls	r4, r2, #5
 8000e66:	d502      	bpl.n	8000e6e <__aeabi_ui2f+0x6a>
 8000e68:	239f      	movs	r3, #159	; 0x9f
 8000e6a:	4002      	ands	r2, r0
 8000e6c:	1a5b      	subs	r3, r3, r1
 8000e6e:	0192      	lsls	r2, r2, #6
 8000e70:	0a54      	lsrs	r4, r2, #9
 8000e72:	b2d8      	uxtb	r0, r3
 8000e74:	e7da      	b.n	8000e2c <__aeabi_ui2f+0x28>
 8000e76:	0264      	lsls	r4, r4, #9
 8000e78:	2096      	movs	r0, #150	; 0x96
 8000e7a:	0a64      	lsrs	r4, r4, #9
 8000e7c:	e7d6      	b.n	8000e2c <__aeabi_ui2f+0x28>
 8000e7e:	1f4a      	subs	r2, r1, #5
 8000e80:	4094      	lsls	r4, r2
 8000e82:	0022      	movs	r2, r4
 8000e84:	4802      	ldr	r0, [pc, #8]	; (8000e90 <__aeabi_ui2f+0x8c>)
 8000e86:	4002      	ands	r2, r0
 8000e88:	0765      	lsls	r5, r4, #29
 8000e8a:	d0f0      	beq.n	8000e6e <__aeabi_ui2f+0x6a>
 8000e8c:	e7e5      	b.n	8000e5a <__aeabi_ui2f+0x56>
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	fbffffff 	.word	0xfbffffff

08000e94 <__aeabi_cfrcmple>:
 8000e94:	4684      	mov	ip, r0
 8000e96:	0008      	movs	r0, r1
 8000e98:	4661      	mov	r1, ip
 8000e9a:	e7ff      	b.n	8000e9c <__aeabi_cfcmpeq>

08000e9c <__aeabi_cfcmpeq>:
 8000e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000e9e:	f000 f8bd 	bl	800101c <__lesf2>
 8000ea2:	2800      	cmp	r0, #0
 8000ea4:	d401      	bmi.n	8000eaa <__aeabi_cfcmpeq+0xe>
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	42c8      	cmn	r0, r1
 8000eaa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000eac <__aeabi_fcmpeq>:
 8000eac:	b510      	push	{r4, lr}
 8000eae:	f000 f849 	bl	8000f44 <__eqsf2>
 8000eb2:	4240      	negs	r0, r0
 8000eb4:	3001      	adds	r0, #1
 8000eb6:	bd10      	pop	{r4, pc}

08000eb8 <__aeabi_fcmplt>:
 8000eb8:	b510      	push	{r4, lr}
 8000eba:	f000 f8af 	bl	800101c <__lesf2>
 8000ebe:	2800      	cmp	r0, #0
 8000ec0:	db01      	blt.n	8000ec6 <__aeabi_fcmplt+0xe>
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	bd10      	pop	{r4, pc}
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	bd10      	pop	{r4, pc}
 8000eca:	46c0      	nop			; (mov r8, r8)

08000ecc <__aeabi_fcmple>:
 8000ecc:	b510      	push	{r4, lr}
 8000ece:	f000 f8a5 	bl	800101c <__lesf2>
 8000ed2:	2800      	cmp	r0, #0
 8000ed4:	dd01      	ble.n	8000eda <__aeabi_fcmple+0xe>
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	bd10      	pop	{r4, pc}
 8000eda:	2001      	movs	r0, #1
 8000edc:	bd10      	pop	{r4, pc}
 8000ede:	46c0      	nop			; (mov r8, r8)

08000ee0 <__aeabi_fcmpgt>:
 8000ee0:	b510      	push	{r4, lr}
 8000ee2:	f000 f855 	bl	8000f90 <__gesf2>
 8000ee6:	2800      	cmp	r0, #0
 8000ee8:	dc01      	bgt.n	8000eee <__aeabi_fcmpgt+0xe>
 8000eea:	2000      	movs	r0, #0
 8000eec:	bd10      	pop	{r4, pc}
 8000eee:	2001      	movs	r0, #1
 8000ef0:	bd10      	pop	{r4, pc}
 8000ef2:	46c0      	nop			; (mov r8, r8)

08000ef4 <__aeabi_fcmpge>:
 8000ef4:	b510      	push	{r4, lr}
 8000ef6:	f000 f84b 	bl	8000f90 <__gesf2>
 8000efa:	2800      	cmp	r0, #0
 8000efc:	da01      	bge.n	8000f02 <__aeabi_fcmpge+0xe>
 8000efe:	2000      	movs	r0, #0
 8000f00:	bd10      	pop	{r4, pc}
 8000f02:	2001      	movs	r0, #1
 8000f04:	bd10      	pop	{r4, pc}
 8000f06:	46c0      	nop			; (mov r8, r8)

08000f08 <__clzsi2>:
 8000f08:	211c      	movs	r1, #28
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	041b      	lsls	r3, r3, #16
 8000f0e:	4298      	cmp	r0, r3
 8000f10:	d301      	bcc.n	8000f16 <__clzsi2+0xe>
 8000f12:	0c00      	lsrs	r0, r0, #16
 8000f14:	3910      	subs	r1, #16
 8000f16:	0a1b      	lsrs	r3, r3, #8
 8000f18:	4298      	cmp	r0, r3
 8000f1a:	d301      	bcc.n	8000f20 <__clzsi2+0x18>
 8000f1c:	0a00      	lsrs	r0, r0, #8
 8000f1e:	3908      	subs	r1, #8
 8000f20:	091b      	lsrs	r3, r3, #4
 8000f22:	4298      	cmp	r0, r3
 8000f24:	d301      	bcc.n	8000f2a <__clzsi2+0x22>
 8000f26:	0900      	lsrs	r0, r0, #4
 8000f28:	3904      	subs	r1, #4
 8000f2a:	a202      	add	r2, pc, #8	; (adr r2, 8000f34 <__clzsi2+0x2c>)
 8000f2c:	5c10      	ldrb	r0, [r2, r0]
 8000f2e:	1840      	adds	r0, r0, r1
 8000f30:	4770      	bx	lr
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	02020304 	.word	0x02020304
 8000f38:	01010101 	.word	0x01010101
	...

08000f44 <__eqsf2>:
 8000f44:	b570      	push	{r4, r5, r6, lr}
 8000f46:	0042      	lsls	r2, r0, #1
 8000f48:	0245      	lsls	r5, r0, #9
 8000f4a:	024e      	lsls	r6, r1, #9
 8000f4c:	004c      	lsls	r4, r1, #1
 8000f4e:	0fc3      	lsrs	r3, r0, #31
 8000f50:	0a6d      	lsrs	r5, r5, #9
 8000f52:	2001      	movs	r0, #1
 8000f54:	0e12      	lsrs	r2, r2, #24
 8000f56:	0a76      	lsrs	r6, r6, #9
 8000f58:	0e24      	lsrs	r4, r4, #24
 8000f5a:	0fc9      	lsrs	r1, r1, #31
 8000f5c:	2aff      	cmp	r2, #255	; 0xff
 8000f5e:	d006      	beq.n	8000f6e <__eqsf2+0x2a>
 8000f60:	2cff      	cmp	r4, #255	; 0xff
 8000f62:	d003      	beq.n	8000f6c <__eqsf2+0x28>
 8000f64:	42a2      	cmp	r2, r4
 8000f66:	d101      	bne.n	8000f6c <__eqsf2+0x28>
 8000f68:	42b5      	cmp	r5, r6
 8000f6a:	d006      	beq.n	8000f7a <__eqsf2+0x36>
 8000f6c:	bd70      	pop	{r4, r5, r6, pc}
 8000f6e:	2d00      	cmp	r5, #0
 8000f70:	d1fc      	bne.n	8000f6c <__eqsf2+0x28>
 8000f72:	2cff      	cmp	r4, #255	; 0xff
 8000f74:	d1fa      	bne.n	8000f6c <__eqsf2+0x28>
 8000f76:	2e00      	cmp	r6, #0
 8000f78:	d1f8      	bne.n	8000f6c <__eqsf2+0x28>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d006      	beq.n	8000f8c <__eqsf2+0x48>
 8000f7e:	2001      	movs	r0, #1
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	d1f3      	bne.n	8000f6c <__eqsf2+0x28>
 8000f84:	0028      	movs	r0, r5
 8000f86:	1e43      	subs	r3, r0, #1
 8000f88:	4198      	sbcs	r0, r3
 8000f8a:	e7ef      	b.n	8000f6c <__eqsf2+0x28>
 8000f8c:	2000      	movs	r0, #0
 8000f8e:	e7ed      	b.n	8000f6c <__eqsf2+0x28>

08000f90 <__gesf2>:
 8000f90:	b570      	push	{r4, r5, r6, lr}
 8000f92:	0042      	lsls	r2, r0, #1
 8000f94:	0245      	lsls	r5, r0, #9
 8000f96:	024e      	lsls	r6, r1, #9
 8000f98:	004c      	lsls	r4, r1, #1
 8000f9a:	0fc3      	lsrs	r3, r0, #31
 8000f9c:	0a6d      	lsrs	r5, r5, #9
 8000f9e:	0e12      	lsrs	r2, r2, #24
 8000fa0:	0a76      	lsrs	r6, r6, #9
 8000fa2:	0e24      	lsrs	r4, r4, #24
 8000fa4:	0fc8      	lsrs	r0, r1, #31
 8000fa6:	2aff      	cmp	r2, #255	; 0xff
 8000fa8:	d01b      	beq.n	8000fe2 <__gesf2+0x52>
 8000faa:	2cff      	cmp	r4, #255	; 0xff
 8000fac:	d00e      	beq.n	8000fcc <__gesf2+0x3c>
 8000fae:	2a00      	cmp	r2, #0
 8000fb0:	d11b      	bne.n	8000fea <__gesf2+0x5a>
 8000fb2:	2c00      	cmp	r4, #0
 8000fb4:	d101      	bne.n	8000fba <__gesf2+0x2a>
 8000fb6:	2e00      	cmp	r6, #0
 8000fb8:	d01c      	beq.n	8000ff4 <__gesf2+0x64>
 8000fba:	2d00      	cmp	r5, #0
 8000fbc:	d00c      	beq.n	8000fd8 <__gesf2+0x48>
 8000fbe:	4283      	cmp	r3, r0
 8000fc0:	d01c      	beq.n	8000ffc <__gesf2+0x6c>
 8000fc2:	2102      	movs	r1, #2
 8000fc4:	1e58      	subs	r0, r3, #1
 8000fc6:	4008      	ands	r0, r1
 8000fc8:	3801      	subs	r0, #1
 8000fca:	bd70      	pop	{r4, r5, r6, pc}
 8000fcc:	2e00      	cmp	r6, #0
 8000fce:	d122      	bne.n	8001016 <__gesf2+0x86>
 8000fd0:	2a00      	cmp	r2, #0
 8000fd2:	d1f4      	bne.n	8000fbe <__gesf2+0x2e>
 8000fd4:	2d00      	cmp	r5, #0
 8000fd6:	d1f2      	bne.n	8000fbe <__gesf2+0x2e>
 8000fd8:	2800      	cmp	r0, #0
 8000fda:	d1f6      	bne.n	8000fca <__gesf2+0x3a>
 8000fdc:	2001      	movs	r0, #1
 8000fde:	4240      	negs	r0, r0
 8000fe0:	e7f3      	b.n	8000fca <__gesf2+0x3a>
 8000fe2:	2d00      	cmp	r5, #0
 8000fe4:	d117      	bne.n	8001016 <__gesf2+0x86>
 8000fe6:	2cff      	cmp	r4, #255	; 0xff
 8000fe8:	d0f0      	beq.n	8000fcc <__gesf2+0x3c>
 8000fea:	2c00      	cmp	r4, #0
 8000fec:	d1e7      	bne.n	8000fbe <__gesf2+0x2e>
 8000fee:	2e00      	cmp	r6, #0
 8000ff0:	d1e5      	bne.n	8000fbe <__gesf2+0x2e>
 8000ff2:	e7e6      	b.n	8000fc2 <__gesf2+0x32>
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	2d00      	cmp	r5, #0
 8000ff8:	d0e7      	beq.n	8000fca <__gesf2+0x3a>
 8000ffa:	e7e2      	b.n	8000fc2 <__gesf2+0x32>
 8000ffc:	42a2      	cmp	r2, r4
 8000ffe:	dc05      	bgt.n	800100c <__gesf2+0x7c>
 8001000:	dbea      	blt.n	8000fd8 <__gesf2+0x48>
 8001002:	42b5      	cmp	r5, r6
 8001004:	d802      	bhi.n	800100c <__gesf2+0x7c>
 8001006:	d3e7      	bcc.n	8000fd8 <__gesf2+0x48>
 8001008:	2000      	movs	r0, #0
 800100a:	e7de      	b.n	8000fca <__gesf2+0x3a>
 800100c:	4243      	negs	r3, r0
 800100e:	4158      	adcs	r0, r3
 8001010:	0040      	lsls	r0, r0, #1
 8001012:	3801      	subs	r0, #1
 8001014:	e7d9      	b.n	8000fca <__gesf2+0x3a>
 8001016:	2002      	movs	r0, #2
 8001018:	4240      	negs	r0, r0
 800101a:	e7d6      	b.n	8000fca <__gesf2+0x3a>

0800101c <__lesf2>:
 800101c:	b570      	push	{r4, r5, r6, lr}
 800101e:	0042      	lsls	r2, r0, #1
 8001020:	0245      	lsls	r5, r0, #9
 8001022:	024e      	lsls	r6, r1, #9
 8001024:	004c      	lsls	r4, r1, #1
 8001026:	0fc3      	lsrs	r3, r0, #31
 8001028:	0a6d      	lsrs	r5, r5, #9
 800102a:	0e12      	lsrs	r2, r2, #24
 800102c:	0a76      	lsrs	r6, r6, #9
 800102e:	0e24      	lsrs	r4, r4, #24
 8001030:	0fc8      	lsrs	r0, r1, #31
 8001032:	2aff      	cmp	r2, #255	; 0xff
 8001034:	d00b      	beq.n	800104e <__lesf2+0x32>
 8001036:	2cff      	cmp	r4, #255	; 0xff
 8001038:	d00d      	beq.n	8001056 <__lesf2+0x3a>
 800103a:	2a00      	cmp	r2, #0
 800103c:	d11f      	bne.n	800107e <__lesf2+0x62>
 800103e:	2c00      	cmp	r4, #0
 8001040:	d116      	bne.n	8001070 <__lesf2+0x54>
 8001042:	2e00      	cmp	r6, #0
 8001044:	d114      	bne.n	8001070 <__lesf2+0x54>
 8001046:	2000      	movs	r0, #0
 8001048:	2d00      	cmp	r5, #0
 800104a:	d010      	beq.n	800106e <__lesf2+0x52>
 800104c:	e009      	b.n	8001062 <__lesf2+0x46>
 800104e:	2d00      	cmp	r5, #0
 8001050:	d10c      	bne.n	800106c <__lesf2+0x50>
 8001052:	2cff      	cmp	r4, #255	; 0xff
 8001054:	d113      	bne.n	800107e <__lesf2+0x62>
 8001056:	2e00      	cmp	r6, #0
 8001058:	d108      	bne.n	800106c <__lesf2+0x50>
 800105a:	2a00      	cmp	r2, #0
 800105c:	d008      	beq.n	8001070 <__lesf2+0x54>
 800105e:	4283      	cmp	r3, r0
 8001060:	d012      	beq.n	8001088 <__lesf2+0x6c>
 8001062:	2102      	movs	r1, #2
 8001064:	1e58      	subs	r0, r3, #1
 8001066:	4008      	ands	r0, r1
 8001068:	3801      	subs	r0, #1
 800106a:	e000      	b.n	800106e <__lesf2+0x52>
 800106c:	2002      	movs	r0, #2
 800106e:	bd70      	pop	{r4, r5, r6, pc}
 8001070:	2d00      	cmp	r5, #0
 8001072:	d1f4      	bne.n	800105e <__lesf2+0x42>
 8001074:	2800      	cmp	r0, #0
 8001076:	d1fa      	bne.n	800106e <__lesf2+0x52>
 8001078:	2001      	movs	r0, #1
 800107a:	4240      	negs	r0, r0
 800107c:	e7f7      	b.n	800106e <__lesf2+0x52>
 800107e:	2c00      	cmp	r4, #0
 8001080:	d1ed      	bne.n	800105e <__lesf2+0x42>
 8001082:	2e00      	cmp	r6, #0
 8001084:	d1eb      	bne.n	800105e <__lesf2+0x42>
 8001086:	e7ec      	b.n	8001062 <__lesf2+0x46>
 8001088:	42a2      	cmp	r2, r4
 800108a:	dc05      	bgt.n	8001098 <__lesf2+0x7c>
 800108c:	dbf2      	blt.n	8001074 <__lesf2+0x58>
 800108e:	42b5      	cmp	r5, r6
 8001090:	d802      	bhi.n	8001098 <__lesf2+0x7c>
 8001092:	d3ef      	bcc.n	8001074 <__lesf2+0x58>
 8001094:	2000      	movs	r0, #0
 8001096:	e7ea      	b.n	800106e <__lesf2+0x52>
 8001098:	4243      	negs	r3, r0
 800109a:	4158      	adcs	r0, r3
 800109c:	0040      	lsls	r0, r0, #1
 800109e:	3801      	subs	r0, #1
 80010a0:	e7e5      	b.n	800106e <__lesf2+0x52>
 80010a2:	46c0      	nop			; (mov r8, r8)

080010a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a4:	b5b0      	push	{r4, r5, r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010aa:	f000 faf3 	bl	8001694 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ae:	f000 f889 	bl	80011c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b2:	f000 f985 	bl	80013c0 <MX_GPIO_Init>
  MX_RTC_Init();
 80010b6:	f000 f8ef 	bl	8001298 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80010ba:	f000 f951 	bl	8001360 <MX_USART1_UART_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //initially get the time and date
	  //put into premade structs with proper formatting
	  HAL_RTC_GetTime(&hrtc, &rtcTime, RTC_FORMAT_BIN);
 80010be:	4938      	ldr	r1, [pc, #224]	; (80011a0 <main+0xfc>)
 80010c0:	4b38      	ldr	r3, [pc, #224]	; (80011a4 <main+0x100>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	0018      	movs	r0, r3
 80010c6:	f001 fc29 	bl	800291c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &rtcDate, RTC_FORMAT_BIN);
 80010ca:	4937      	ldr	r1, [pc, #220]	; (80011a8 <main+0x104>)
 80010cc:	4b35      	ldr	r3, [pc, #212]	; (80011a4 <main+0x100>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	0018      	movs	r0, r3
 80010d2:	f001 fd11 	bl	8002af8 <HAL_RTC_GetDate>

	  //Convert to get milliseconds
	  float subsec = ((float)(rtcTime.SecondFraction - rtcTime.SubSeconds))/((float)rtcTime.SecondFraction+1);
 80010d6:	4b32      	ldr	r3, [pc, #200]	; (80011a0 <main+0xfc>)
 80010d8:	689a      	ldr	r2, [r3, #8]
 80010da:	4b31      	ldr	r3, [pc, #196]	; (80011a0 <main+0xfc>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff fe8f 	bl	8000e04 <__aeabi_ui2f>
 80010e6:	1c04      	adds	r4, r0, #0
 80010e8:	4b2d      	ldr	r3, [pc, #180]	; (80011a0 <main+0xfc>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	0018      	movs	r0, r3
 80010ee:	f7ff fe89 	bl	8000e04 <__aeabi_ui2f>
 80010f2:	1c03      	adds	r3, r0, #0
 80010f4:	21fe      	movs	r1, #254	; 0xfe
 80010f6:	0589      	lsls	r1, r1, #22
 80010f8:	1c18      	adds	r0, r3, #0
 80010fa:	f7ff f8bb 	bl	8000274 <__aeabi_fadd>
 80010fe:	1c03      	adds	r3, r0, #0
 8001100:	1c19      	adds	r1, r3, #0
 8001102:	1c20      	adds	r0, r4, #0
 8001104:	f7ff fa56 	bl	80005b4 <__aeabi_fdiv>
 8001108:	1c03      	adds	r3, r0, #0
 800110a:	607b      	str	r3, [r7, #4]
	  uint32_t ms = (uint32_t)(subsec * 1000);
 800110c:	4927      	ldr	r1, [pc, #156]	; (80011ac <main+0x108>)
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff fb6a 	bl	80007e8 <__aeabi_fmul>
 8001114:	1c03      	adds	r3, r0, #0
 8001116:	1c18      	adds	r0, r3, #0
 8001118:	f7ff f894 	bl	8000244 <__aeabi_f2uiz>
 800111c:	0003      	movs	r3, r0
 800111e:	603b      	str	r3, [r7, #0]
	  sprintf((char *)test, "Time: %s\r\n", timestr);
	  HAL_UART_Transmit(&huart1, (uint8_t*)test, strlen(test), HAL_MAX_DELAY);*/


	  //Display as Y, M, D and Hours, Minutes, Seconds, Milliseconds
	  sprintf((char *)dchar,"%02d:%02d:%02d\t",rtcDate.Year + 2000, rtcDate.Month, rtcDate.Date);
 8001120:	4b21      	ldr	r3, [pc, #132]	; (80011a8 <main+0x104>)
 8001122:	78db      	ldrb	r3, [r3, #3]
 8001124:	22fa      	movs	r2, #250	; 0xfa
 8001126:	00d2      	lsls	r2, r2, #3
 8001128:	189a      	adds	r2, r3, r2
 800112a:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <main+0x104>)
 800112c:	785b      	ldrb	r3, [r3, #1]
 800112e:	001c      	movs	r4, r3
 8001130:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <main+0x104>)
 8001132:	789b      	ldrb	r3, [r3, #2]
 8001134:	491e      	ldr	r1, [pc, #120]	; (80011b0 <main+0x10c>)
 8001136:	481f      	ldr	r0, [pc, #124]	; (80011b4 <main+0x110>)
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	0023      	movs	r3, r4
 800113c:	f002 fa5e 	bl	80035fc <siprintf>
	  sprintf((char*)tchar, "%02d:%02d:%02d:%02d\r\n",rtcTime.Hours, rtcTime.Minutes, rtcTime.Seconds, (int)ms);
 8001140:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <main+0xfc>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	001c      	movs	r4, r3
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <main+0xfc>)
 8001148:	785b      	ldrb	r3, [r3, #1]
 800114a:	001d      	movs	r5, r3
 800114c:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <main+0xfc>)
 800114e:	789b      	ldrb	r3, [r3, #2]
 8001150:	001a      	movs	r2, r3
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	4918      	ldr	r1, [pc, #96]	; (80011b8 <main+0x114>)
 8001156:	4819      	ldr	r0, [pc, #100]	; (80011bc <main+0x118>)
 8001158:	9301      	str	r3, [sp, #4]
 800115a:	9200      	str	r2, [sp, #0]
 800115c:	002b      	movs	r3, r5
 800115e:	0022      	movs	r2, r4
 8001160:	f002 fa4c 	bl	80035fc <siprintf>

	  HAL_UART_Transmit(&huart1, (uint8_t*)tchar, strlen(tchar), HAL_MAX_DELAY);
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <main+0x118>)
 8001166:	0018      	movs	r0, r3
 8001168:	f7fe ffce 	bl	8000108 <strlen>
 800116c:	0003      	movs	r3, r0
 800116e:	b29a      	uxth	r2, r3
 8001170:	2301      	movs	r3, #1
 8001172:	425b      	negs	r3, r3
 8001174:	4911      	ldr	r1, [pc, #68]	; (80011bc <main+0x118>)
 8001176:	4812      	ldr	r0, [pc, #72]	; (80011c0 <main+0x11c>)
 8001178:	f001 fe36 	bl	8002de8 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, (uint8_t*)dchar, strlen(dchar), HAL_MAX_DELAY);
 800117c:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <main+0x110>)
 800117e:	0018      	movs	r0, r3
 8001180:	f7fe ffc2 	bl	8000108 <strlen>
 8001184:	0003      	movs	r3, r0
 8001186:	b29a      	uxth	r2, r3
 8001188:	2301      	movs	r3, #1
 800118a:	425b      	negs	r3, r3
 800118c:	4909      	ldr	r1, [pc, #36]	; (80011b4 <main+0x110>)
 800118e:	480c      	ldr	r0, [pc, #48]	; (80011c0 <main+0x11c>)
 8001190:	f001 fe2a 	bl	8002de8 <HAL_UART_Transmit>

	  //delay to interrupt and create 1 second interval*/
	  HAL_Delay(500);
 8001194:	23fa      	movs	r3, #250	; 0xfa
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	0018      	movs	r0, r3
 800119a:	f000 fadf 	bl	800175c <HAL_Delay>
  {
 800119e:	e78e      	b.n	80010be <main+0x1a>
 80011a0:	20000120 	.word	0x20000120
 80011a4:	20000078 	.word	0x20000078
 80011a8:	20000134 	.word	0x20000134
 80011ac:	447a0000 	.word	0x447a0000
 80011b0:	08003f60 	.word	0x08003f60
 80011b4:	2000014c 	.word	0x2000014c
 80011b8:	08003f70 	.word	0x08003f70
 80011bc:	20000138 	.word	0x20000138
 80011c0:	20000098 	.word	0x20000098

080011c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c4:	b590      	push	{r4, r7, lr}
 80011c6:	b097      	sub	sp, #92	; 0x5c
 80011c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ca:	2428      	movs	r4, #40	; 0x28
 80011cc:	193b      	adds	r3, r7, r4
 80011ce:	0018      	movs	r0, r3
 80011d0:	2330      	movs	r3, #48	; 0x30
 80011d2:	001a      	movs	r2, r3
 80011d4:	2100      	movs	r1, #0
 80011d6:	f002 fa31 	bl	800363c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011da:	2318      	movs	r3, #24
 80011dc:	18fb      	adds	r3, r7, r3
 80011de:	0018      	movs	r0, r3
 80011e0:	2310      	movs	r3, #16
 80011e2:	001a      	movs	r2, r3
 80011e4:	2100      	movs	r1, #0
 80011e6:	f002 fa29 	bl	800363c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	0018      	movs	r0, r3
 80011ee:	2314      	movs	r3, #20
 80011f0:	001a      	movs	r2, r3
 80011f2:	2100      	movs	r1, #0
 80011f4:	f002 fa22 	bl	800363c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80011f8:	0021      	movs	r1, r4
 80011fa:	187b      	adds	r3, r7, r1
 80011fc:	220a      	movs	r2, #10
 80011fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001200:	187b      	adds	r3, r7, r1
 8001202:	2201      	movs	r2, #1
 8001204:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001206:	187b      	adds	r3, r7, r1
 8001208:	2210      	movs	r2, #16
 800120a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800120c:	187b      	adds	r3, r7, r1
 800120e:	2201      	movs	r2, #1
 8001210:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001212:	187b      	adds	r3, r7, r1
 8001214:	2202      	movs	r2, #2
 8001216:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001218:	187b      	adds	r3, r7, r1
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800121e:	187b      	adds	r3, r7, r1
 8001220:	22a0      	movs	r2, #160	; 0xa0
 8001222:	0392      	lsls	r2, r2, #14
 8001224:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001226:	187b      	adds	r3, r7, r1
 8001228:	2200      	movs	r2, #0
 800122a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	187b      	adds	r3, r7, r1
 800122e:	0018      	movs	r0, r3
 8001230:	f000 fcfa 	bl	8001c28 <HAL_RCC_OscConfig>
 8001234:	1e03      	subs	r3, r0, #0
 8001236:	d001      	beq.n	800123c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001238:	f000 f91e 	bl	8001478 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123c:	2118      	movs	r1, #24
 800123e:	187b      	adds	r3, r7, r1
 8001240:	2207      	movs	r2, #7
 8001242:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001244:	187b      	adds	r3, r7, r1
 8001246:	2202      	movs	r2, #2
 8001248:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800124a:	187b      	adds	r3, r7, r1
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001250:	187b      	adds	r3, r7, r1
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001256:	187b      	adds	r3, r7, r1
 8001258:	2101      	movs	r1, #1
 800125a:	0018      	movs	r0, r3
 800125c:	f000 fffe 	bl	800225c <HAL_RCC_ClockConfig>
 8001260:	1e03      	subs	r3, r0, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001264:	f000 f908 	bl	8001478 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <SystemClock_Config+0xd0>)
 800126c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	2280      	movs	r2, #128	; 0x80
 8001278:	0092      	lsls	r2, r2, #2
 800127a:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	0018      	movs	r0, r3
 8001280:	f001 f930 	bl	80024e4 <HAL_RCCEx_PeriphCLKConfig>
 8001284:	1e03      	subs	r3, r0, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001288:	f000 f8f6 	bl	8001478 <Error_Handler>
  }
}
 800128c:	46c0      	nop			; (mov r8, r8)
 800128e:	46bd      	mov	sp, r7
 8001290:	b017      	add	sp, #92	; 0x5c
 8001292:	bd90      	pop	{r4, r7, pc}
 8001294:	00010001 	.word	0x00010001

08001298 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	0018      	movs	r0, r3
 80012a2:	2314      	movs	r3, #20
 80012a4:	001a      	movs	r2, r3
 80012a6:	2100      	movs	r1, #0
 80012a8:	f002 f9c8 	bl	800363c <memset>
  RTC_DateTypeDef sDate = {0};
 80012ac:	003b      	movs	r3, r7
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80012b2:	4b29      	ldr	r3, [pc, #164]	; (8001358 <MX_RTC_Init+0xc0>)
 80012b4:	4a29      	ldr	r2, [pc, #164]	; (800135c <MX_RTC_Init+0xc4>)
 80012b6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80012b8:	4b27      	ldr	r3, [pc, #156]	; (8001358 <MX_RTC_Init+0xc0>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80012be:	4b26      	ldr	r3, [pc, #152]	; (8001358 <MX_RTC_Init+0xc0>)
 80012c0:	227f      	movs	r2, #127	; 0x7f
 80012c2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80012c4:	4b24      	ldr	r3, [pc, #144]	; (8001358 <MX_RTC_Init+0xc0>)
 80012c6:	22ff      	movs	r2, #255	; 0xff
 80012c8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80012ca:	4b23      	ldr	r3, [pc, #140]	; (8001358 <MX_RTC_Init+0xc0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80012d0:	4b21      	ldr	r3, [pc, #132]	; (8001358 <MX_RTC_Init+0xc0>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80012d6:	4b20      	ldr	r3, [pc, #128]	; (8001358 <MX_RTC_Init+0xc0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012dc:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <MX_RTC_Init+0xc0>)
 80012de:	0018      	movs	r0, r3
 80012e0:	f001 f9de 	bl	80026a0 <HAL_RTC_Init>
 80012e4:	1e03      	subs	r3, r0, #0
 80012e6:	d001      	beq.n	80012ec <MX_RTC_Init+0x54>
  {
    Error_Handler();
 80012e8:	f000 f8c6 	bl	8001478 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /* Initialize RTC and set the Time and Date */

  sTime.Hours = 0x0;
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	2200      	movs	r2, #0
 80012f6:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	2200      	movs	r2, #0
 80012fc:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	2200      	movs	r2, #0
 8001302:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	2200      	movs	r2, #0
 8001308:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001310:	1d39      	adds	r1, r7, #4
 8001312:	4b11      	ldr	r3, [pc, #68]	; (8001358 <MX_RTC_Init+0xc0>)
 8001314:	2201      	movs	r2, #1
 8001316:	0018      	movs	r0, r3
 8001318:	f001 fa5a 	bl	80027d0 <HAL_RTC_SetTime>
 800131c:	1e03      	subs	r3, r0, #0
 800131e:	d001      	beq.n	8001324 <MX_RTC_Init+0x8c>
  {
    Error_Handler();
 8001320:	f000 f8aa 	bl	8001478 <Error_Handler>
  }

  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001324:	003b      	movs	r3, r7
 8001326:	2203      	movs	r2, #3
 8001328:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 800132a:	003b      	movs	r3, r7
 800132c:	2202      	movs	r2, #2
 800132e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x7;
 8001330:	003b      	movs	r3, r7
 8001332:	2207      	movs	r2, #7
 8001334:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x24;
 8001336:	003b      	movs	r3, r7
 8001338:	2224      	movs	r2, #36	; 0x24
 800133a:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800133c:	0039      	movs	r1, r7
 800133e:	4b06      	ldr	r3, [pc, #24]	; (8001358 <MX_RTC_Init+0xc0>)
 8001340:	2201      	movs	r2, #1
 8001342:	0018      	movs	r0, r3
 8001344:	f001 fb48 	bl	80029d8 <HAL_RTC_SetDate>
 8001348:	1e03      	subs	r3, r0, #0
 800134a:	d001      	beq.n	8001350 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 800134c:	f000 f894 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001350:	46c0      	nop			; (mov r8, r8)
 8001352:	46bd      	mov	sp, r7
 8001354:	b006      	add	sp, #24
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000078 	.word	0x20000078
 800135c:	40002800 	.word	0x40002800

08001360 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001364:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 8001366:	4a15      	ldr	r2, [pc, #84]	; (80013bc <MX_USART1_UART_Init+0x5c>)
 8001368:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800136a:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 800136c:	2296      	movs	r2, #150	; 0x96
 800136e:	0192      	lsls	r2, r2, #6
 8001370:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001372:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001378:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001384:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 8001386:	220c      	movs	r2, #12
 8001388:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138a:	4b0b      	ldr	r3, [pc, #44]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001390:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 8001392:	2200      	movs	r2, #0
 8001394:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001396:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800139c:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 800139e:	2200      	movs	r2, #0
 80013a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <MX_USART1_UART_Init+0x58>)
 80013a4:	0018      	movs	r0, r3
 80013a6:	f001 fccb 	bl	8002d40 <HAL_UART_Init>
 80013aa:	1e03      	subs	r3, r0, #0
 80013ac:	d001      	beq.n	80013b2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80013ae:	f000 f863 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013b2:	46c0      	nop			; (mov r8, r8)
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000098 	.word	0x20000098
 80013bc:	40013800 	.word	0x40013800

080013c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b089      	sub	sp, #36	; 0x24
 80013c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c6:	240c      	movs	r4, #12
 80013c8:	193b      	adds	r3, r7, r4
 80013ca:	0018      	movs	r0, r3
 80013cc:	2314      	movs	r3, #20
 80013ce:	001a      	movs	r2, r3
 80013d0:	2100      	movs	r1, #0
 80013d2:	f002 f933 	bl	800363c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d6:	4b26      	ldr	r3, [pc, #152]	; (8001470 <MX_GPIO_Init+0xb0>)
 80013d8:	695a      	ldr	r2, [r3, #20]
 80013da:	4b25      	ldr	r3, [pc, #148]	; (8001470 <MX_GPIO_Init+0xb0>)
 80013dc:	2180      	movs	r1, #128	; 0x80
 80013de:	0289      	lsls	r1, r1, #10
 80013e0:	430a      	orrs	r2, r1
 80013e2:	615a      	str	r2, [r3, #20]
 80013e4:	4b22      	ldr	r3, [pc, #136]	; (8001470 <MX_GPIO_Init+0xb0>)
 80013e6:	695a      	ldr	r2, [r3, #20]
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	029b      	lsls	r3, r3, #10
 80013ec:	4013      	ands	r3, r2
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	4b1f      	ldr	r3, [pc, #124]	; (8001470 <MX_GPIO_Init+0xb0>)
 80013f4:	695a      	ldr	r2, [r3, #20]
 80013f6:	4b1e      	ldr	r3, [pc, #120]	; (8001470 <MX_GPIO_Init+0xb0>)
 80013f8:	2180      	movs	r1, #128	; 0x80
 80013fa:	0309      	lsls	r1, r1, #12
 80013fc:	430a      	orrs	r2, r1
 80013fe:	615a      	str	r2, [r3, #20]
 8001400:	4b1b      	ldr	r3, [pc, #108]	; (8001470 <MX_GPIO_Init+0xb0>)
 8001402:	695a      	ldr	r2, [r3, #20]
 8001404:	2380      	movs	r3, #128	; 0x80
 8001406:	031b      	lsls	r3, r3, #12
 8001408:	4013      	ands	r3, r2
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800140e:	23c0      	movs	r3, #192	; 0xc0
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4818      	ldr	r0, [pc, #96]	; (8001474 <MX_GPIO_Init+0xb4>)
 8001414:	2200      	movs	r2, #0
 8001416:	0019      	movs	r1, r3
 8001418:	f000 fbe8 	bl	8001bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800141c:	193b      	adds	r3, r7, r4
 800141e:	2201      	movs	r2, #1
 8001420:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001422:	193b      	adds	r3, r7, r4
 8001424:	2290      	movs	r2, #144	; 0x90
 8001426:	0352      	lsls	r2, r2, #13
 8001428:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	193b      	adds	r3, r7, r4
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001430:	193a      	adds	r2, r7, r4
 8001432:	2390      	movs	r3, #144	; 0x90
 8001434:	05db      	lsls	r3, r3, #23
 8001436:	0011      	movs	r1, r2
 8001438:	0018      	movs	r0, r3
 800143a:	f000 fa67 	bl	800190c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800143e:	0021      	movs	r1, r4
 8001440:	187b      	adds	r3, r7, r1
 8001442:	22c0      	movs	r2, #192	; 0xc0
 8001444:	0092      	lsls	r2, r2, #2
 8001446:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	187b      	adds	r3, r7, r1
 800144a:	2201      	movs	r2, #1
 800144c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	187b      	adds	r3, r7, r1
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	187b      	adds	r3, r7, r1
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800145a:	187b      	adds	r3, r7, r1
 800145c:	4a05      	ldr	r2, [pc, #20]	; (8001474 <MX_GPIO_Init+0xb4>)
 800145e:	0019      	movs	r1, r3
 8001460:	0010      	movs	r0, r2
 8001462:	f000 fa53 	bl	800190c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001466:	46c0      	nop			; (mov r8, r8)
 8001468:	46bd      	mov	sp, r7
 800146a:	b009      	add	sp, #36	; 0x24
 800146c:	bd90      	pop	{r4, r7, pc}
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	40021000 	.word	0x40021000
 8001474:	48000800 	.word	0x48000800

08001478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800147c:	b672      	cpsid	i
}
 800147e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001480:	e7fe      	b.n	8001480 <Error_Handler+0x8>
	...

08001484 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148a:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <HAL_MspInit+0x44>)
 800148c:	699a      	ldr	r2, [r3, #24]
 800148e:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <HAL_MspInit+0x44>)
 8001490:	2101      	movs	r1, #1
 8001492:	430a      	orrs	r2, r1
 8001494:	619a      	str	r2, [r3, #24]
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <HAL_MspInit+0x44>)
 8001498:	699b      	ldr	r3, [r3, #24]
 800149a:	2201      	movs	r2, #1
 800149c:	4013      	ands	r3, r2
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <HAL_MspInit+0x44>)
 80014a4:	69da      	ldr	r2, [r3, #28]
 80014a6:	4b08      	ldr	r3, [pc, #32]	; (80014c8 <HAL_MspInit+0x44>)
 80014a8:	2180      	movs	r1, #128	; 0x80
 80014aa:	0549      	lsls	r1, r1, #21
 80014ac:	430a      	orrs	r2, r1
 80014ae:	61da      	str	r2, [r3, #28]
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <HAL_MspInit+0x44>)
 80014b2:	69da      	ldr	r2, [r3, #28]
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	055b      	lsls	r3, r3, #21
 80014b8:	4013      	ands	r3, r2
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014be:	46c0      	nop			; (mov r8, r8)
 80014c0:	46bd      	mov	sp, r7
 80014c2:	b002      	add	sp, #8
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	46c0      	nop			; (mov r8, r8)
 80014c8:	40021000 	.word	0x40021000

080014cc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a06      	ldr	r2, [pc, #24]	; (80014f4 <HAL_RTC_MspInit+0x28>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d106      	bne.n	80014ec <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80014de:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <HAL_RTC_MspInit+0x2c>)
 80014e0:	6a1a      	ldr	r2, [r3, #32]
 80014e2:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <HAL_RTC_MspInit+0x2c>)
 80014e4:	2180      	movs	r1, #128	; 0x80
 80014e6:	0209      	lsls	r1, r1, #8
 80014e8:	430a      	orrs	r2, r1
 80014ea:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80014ec:	46c0      	nop			; (mov r8, r8)
 80014ee:	46bd      	mov	sp, r7
 80014f0:	b002      	add	sp, #8
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40002800 	.word	0x40002800
 80014f8:	40021000 	.word	0x40021000

080014fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014fc:	b590      	push	{r4, r7, lr}
 80014fe:	b08b      	sub	sp, #44	; 0x2c
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001504:	2414      	movs	r4, #20
 8001506:	193b      	adds	r3, r7, r4
 8001508:	0018      	movs	r0, r3
 800150a:	2314      	movs	r3, #20
 800150c:	001a      	movs	r2, r3
 800150e:	2100      	movs	r1, #0
 8001510:	f002 f894 	bl	800363c <memset>
  if(huart->Instance==USART1)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a1d      	ldr	r2, [pc, #116]	; (8001590 <HAL_UART_MspInit+0x94>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d133      	bne.n	8001586 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800151e:	4b1d      	ldr	r3, [pc, #116]	; (8001594 <HAL_UART_MspInit+0x98>)
 8001520:	699a      	ldr	r2, [r3, #24]
 8001522:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <HAL_UART_MspInit+0x98>)
 8001524:	2180      	movs	r1, #128	; 0x80
 8001526:	01c9      	lsls	r1, r1, #7
 8001528:	430a      	orrs	r2, r1
 800152a:	619a      	str	r2, [r3, #24]
 800152c:	4b19      	ldr	r3, [pc, #100]	; (8001594 <HAL_UART_MspInit+0x98>)
 800152e:	699a      	ldr	r2, [r3, #24]
 8001530:	2380      	movs	r3, #128	; 0x80
 8001532:	01db      	lsls	r3, r3, #7
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153a:	4b16      	ldr	r3, [pc, #88]	; (8001594 <HAL_UART_MspInit+0x98>)
 800153c:	695a      	ldr	r2, [r3, #20]
 800153e:	4b15      	ldr	r3, [pc, #84]	; (8001594 <HAL_UART_MspInit+0x98>)
 8001540:	2180      	movs	r1, #128	; 0x80
 8001542:	0289      	lsls	r1, r1, #10
 8001544:	430a      	orrs	r2, r1
 8001546:	615a      	str	r2, [r3, #20]
 8001548:	4b12      	ldr	r3, [pc, #72]	; (8001594 <HAL_UART_MspInit+0x98>)
 800154a:	695a      	ldr	r2, [r3, #20]
 800154c:	2380      	movs	r3, #128	; 0x80
 800154e:	029b      	lsls	r3, r3, #10
 8001550:	4013      	ands	r3, r2
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001556:	193b      	adds	r3, r7, r4
 8001558:	22c0      	movs	r2, #192	; 0xc0
 800155a:	00d2      	lsls	r2, r2, #3
 800155c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155e:	0021      	movs	r1, r4
 8001560:	187b      	adds	r3, r7, r1
 8001562:	2202      	movs	r2, #2
 8001564:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	187b      	adds	r3, r7, r1
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800156c:	187b      	adds	r3, r7, r1
 800156e:	2203      	movs	r2, #3
 8001570:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001572:	187b      	adds	r3, r7, r1
 8001574:	2201      	movs	r2, #1
 8001576:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001578:	187a      	adds	r2, r7, r1
 800157a:	2390      	movs	r3, #144	; 0x90
 800157c:	05db      	lsls	r3, r3, #23
 800157e:	0011      	movs	r1, r2
 8001580:	0018      	movs	r0, r3
 8001582:	f000 f9c3 	bl	800190c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	46bd      	mov	sp, r7
 800158a:	b00b      	add	sp, #44	; 0x2c
 800158c:	bd90      	pop	{r4, r7, pc}
 800158e:	46c0      	nop			; (mov r8, r8)
 8001590:	40013800 	.word	0x40013800
 8001594:	40021000 	.word	0x40021000

08001598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800159c:	e7fe      	b.n	800159c <NMI_Handler+0x4>

0800159e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <HardFault_Handler+0x4>

080015a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80015a8:	46c0      	nop			; (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015bc:	f000 f8b2 	bl	8001724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c0:	46c0      	nop			; (mov r8, r8)
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d0:	4a14      	ldr	r2, [pc, #80]	; (8001624 <_sbrk+0x5c>)
 80015d2:	4b15      	ldr	r3, [pc, #84]	; (8001628 <_sbrk+0x60>)
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015dc:	4b13      	ldr	r3, [pc, #76]	; (800162c <_sbrk+0x64>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d102      	bne.n	80015ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <_sbrk+0x64>)
 80015e6:	4a12      	ldr	r2, [pc, #72]	; (8001630 <_sbrk+0x68>)
 80015e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <_sbrk+0x64>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	18d3      	adds	r3, r2, r3
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d207      	bcs.n	8001608 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015f8:	f002 f828 	bl	800364c <__errno>
 80015fc:	0003      	movs	r3, r0
 80015fe:	220c      	movs	r2, #12
 8001600:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001602:	2301      	movs	r3, #1
 8001604:	425b      	negs	r3, r3
 8001606:	e009      	b.n	800161c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001608:	4b08      	ldr	r3, [pc, #32]	; (800162c <_sbrk+0x64>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800160e:	4b07      	ldr	r3, [pc, #28]	; (800162c <_sbrk+0x64>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	18d2      	adds	r2, r2, r3
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <_sbrk+0x64>)
 8001618:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800161a:	68fb      	ldr	r3, [r7, #12]
}
 800161c:	0018      	movs	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	b006      	add	sp, #24
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20002000 	.word	0x20002000
 8001628:	00000400 	.word	0x00000400
 800162c:	20000160 	.word	0x20000160
 8001630:	200002b0 	.word	0x200002b0

08001634 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001638:	46c0      	nop			; (mov r8, r8)
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001640:	480d      	ldr	r0, [pc, #52]	; (8001678 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001642:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001644:	f7ff fff6 	bl	8001634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001648:	480c      	ldr	r0, [pc, #48]	; (800167c <LoopForever+0x6>)
  ldr r1, =_edata
 800164a:	490d      	ldr	r1, [pc, #52]	; (8001680 <LoopForever+0xa>)
  ldr r2, =_sidata
 800164c:	4a0d      	ldr	r2, [pc, #52]	; (8001684 <LoopForever+0xe>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001650:	e002      	b.n	8001658 <LoopCopyDataInit>

08001652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001656:	3304      	adds	r3, #4

08001658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800165c:	d3f9      	bcc.n	8001652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800165e:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001660:	4c0a      	ldr	r4, [pc, #40]	; (800168c <LoopForever+0x16>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001664:	e001      	b.n	800166a <LoopFillZerobss>

08001666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001668:	3204      	adds	r2, #4

0800166a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800166c:	d3fb      	bcc.n	8001666 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800166e:	f001 fff3 	bl	8003658 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001672:	f7ff fd17 	bl	80010a4 <main>

08001676 <LoopForever>:

LoopForever:
    b LoopForever
 8001676:	e7fe      	b.n	8001676 <LoopForever>
  ldr   r0, =_estack
 8001678:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800167c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001680:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001684:	0800407c 	.word	0x0800407c
  ldr r2, =_sbss
 8001688:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800168c:	200002b0 	.word	0x200002b0

08001690 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001690:	e7fe      	b.n	8001690 <ADC1_COMP_IRQHandler>
	...

08001694 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <HAL_Init+0x24>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_Init+0x24>)
 800169e:	2110      	movs	r1, #16
 80016a0:	430a      	orrs	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80016a4:	2000      	movs	r0, #0
 80016a6:	f000 f809 	bl	80016bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016aa:	f7ff feeb 	bl	8001484 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	0018      	movs	r0, r3
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	40022000 	.word	0x40022000

080016bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016bc:	b590      	push	{r4, r7, lr}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <HAL_InitTick+0x5c>)
 80016c6:	681c      	ldr	r4, [r3, #0]
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <HAL_InitTick+0x60>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	0019      	movs	r1, r3
 80016ce:	23fa      	movs	r3, #250	; 0xfa
 80016d0:	0098      	lsls	r0, r3, #2
 80016d2:	f7fe fd2b 	bl	800012c <__udivsi3>
 80016d6:	0003      	movs	r3, r0
 80016d8:	0019      	movs	r1, r3
 80016da:	0020      	movs	r0, r4
 80016dc:	f7fe fd26 	bl	800012c <__udivsi3>
 80016e0:	0003      	movs	r3, r0
 80016e2:	0018      	movs	r0, r3
 80016e4:	f000 f905 	bl	80018f2 <HAL_SYSTICK_Config>
 80016e8:	1e03      	subs	r3, r0, #0
 80016ea:	d001      	beq.n	80016f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e00f      	b.n	8001710 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b03      	cmp	r3, #3
 80016f4:	d80b      	bhi.n	800170e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	2301      	movs	r3, #1
 80016fa:	425b      	negs	r3, r3
 80016fc:	2200      	movs	r2, #0
 80016fe:	0018      	movs	r0, r3
 8001700:	f000 f8e2 	bl	80018c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_InitTick+0x64>)
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800170a:	2300      	movs	r3, #0
 800170c:	e000      	b.n	8001710 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
}
 8001710:	0018      	movs	r0, r3
 8001712:	46bd      	mov	sp, r7
 8001714:	b003      	add	sp, #12
 8001716:	bd90      	pop	{r4, r7, pc}
 8001718:	20000000 	.word	0x20000000
 800171c:	20000008 	.word	0x20000008
 8001720:	20000004 	.word	0x20000004

08001724 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001728:	4b05      	ldr	r3, [pc, #20]	; (8001740 <HAL_IncTick+0x1c>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	001a      	movs	r2, r3
 800172e:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_IncTick+0x20>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	18d2      	adds	r2, r2, r3
 8001734:	4b03      	ldr	r3, [pc, #12]	; (8001744 <HAL_IncTick+0x20>)
 8001736:	601a      	str	r2, [r3, #0]
}
 8001738:	46c0      	nop			; (mov r8, r8)
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	20000008 	.word	0x20000008
 8001744:	20000164 	.word	0x20000164

08001748 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  return uwTick;
 800174c:	4b02      	ldr	r3, [pc, #8]	; (8001758 <HAL_GetTick+0x10>)
 800174e:	681b      	ldr	r3, [r3, #0]
}
 8001750:	0018      	movs	r0, r3
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	20000164 	.word	0x20000164

0800175c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001764:	f7ff fff0 	bl	8001748 <HAL_GetTick>
 8001768:	0003      	movs	r3, r0
 800176a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	3301      	adds	r3, #1
 8001774:	d005      	beq.n	8001782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001776:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <HAL_Delay+0x44>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	001a      	movs	r2, r3
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	189b      	adds	r3, r3, r2
 8001780:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	f7ff ffe0 	bl	8001748 <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	68fa      	ldr	r2, [r7, #12]
 8001790:	429a      	cmp	r2, r3
 8001792:	d8f7      	bhi.n	8001784 <HAL_Delay+0x28>
  {
  }
}
 8001794:	46c0      	nop			; (mov r8, r8)
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	46bd      	mov	sp, r7
 800179a:	b004      	add	sp, #16
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	20000008 	.word	0x20000008

080017a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a4:	b590      	push	{r4, r7, lr}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	0002      	movs	r2, r0
 80017ac:	6039      	str	r1, [r7, #0]
 80017ae:	1dfb      	adds	r3, r7, #7
 80017b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017b2:	1dfb      	adds	r3, r7, #7
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b7f      	cmp	r3, #127	; 0x7f
 80017b8:	d828      	bhi.n	800180c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017ba:	4a2f      	ldr	r2, [pc, #188]	; (8001878 <__NVIC_SetPriority+0xd4>)
 80017bc:	1dfb      	adds	r3, r7, #7
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	b25b      	sxtb	r3, r3
 80017c2:	089b      	lsrs	r3, r3, #2
 80017c4:	33c0      	adds	r3, #192	; 0xc0
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	589b      	ldr	r3, [r3, r2]
 80017ca:	1dfa      	adds	r2, r7, #7
 80017cc:	7812      	ldrb	r2, [r2, #0]
 80017ce:	0011      	movs	r1, r2
 80017d0:	2203      	movs	r2, #3
 80017d2:	400a      	ands	r2, r1
 80017d4:	00d2      	lsls	r2, r2, #3
 80017d6:	21ff      	movs	r1, #255	; 0xff
 80017d8:	4091      	lsls	r1, r2
 80017da:	000a      	movs	r2, r1
 80017dc:	43d2      	mvns	r2, r2
 80017de:	401a      	ands	r2, r3
 80017e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	019b      	lsls	r3, r3, #6
 80017e6:	22ff      	movs	r2, #255	; 0xff
 80017e8:	401a      	ands	r2, r3
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	0018      	movs	r0, r3
 80017f0:	2303      	movs	r3, #3
 80017f2:	4003      	ands	r3, r0
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017f8:	481f      	ldr	r0, [pc, #124]	; (8001878 <__NVIC_SetPriority+0xd4>)
 80017fa:	1dfb      	adds	r3, r7, #7
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	089b      	lsrs	r3, r3, #2
 8001802:	430a      	orrs	r2, r1
 8001804:	33c0      	adds	r3, #192	; 0xc0
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800180a:	e031      	b.n	8001870 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800180c:	4a1b      	ldr	r2, [pc, #108]	; (800187c <__NVIC_SetPriority+0xd8>)
 800180e:	1dfb      	adds	r3, r7, #7
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	0019      	movs	r1, r3
 8001814:	230f      	movs	r3, #15
 8001816:	400b      	ands	r3, r1
 8001818:	3b08      	subs	r3, #8
 800181a:	089b      	lsrs	r3, r3, #2
 800181c:	3306      	adds	r3, #6
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	18d3      	adds	r3, r2, r3
 8001822:	3304      	adds	r3, #4
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	1dfa      	adds	r2, r7, #7
 8001828:	7812      	ldrb	r2, [r2, #0]
 800182a:	0011      	movs	r1, r2
 800182c:	2203      	movs	r2, #3
 800182e:	400a      	ands	r2, r1
 8001830:	00d2      	lsls	r2, r2, #3
 8001832:	21ff      	movs	r1, #255	; 0xff
 8001834:	4091      	lsls	r1, r2
 8001836:	000a      	movs	r2, r1
 8001838:	43d2      	mvns	r2, r2
 800183a:	401a      	ands	r2, r3
 800183c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	019b      	lsls	r3, r3, #6
 8001842:	22ff      	movs	r2, #255	; 0xff
 8001844:	401a      	ands	r2, r3
 8001846:	1dfb      	adds	r3, r7, #7
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	0018      	movs	r0, r3
 800184c:	2303      	movs	r3, #3
 800184e:	4003      	ands	r3, r0
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001854:	4809      	ldr	r0, [pc, #36]	; (800187c <__NVIC_SetPriority+0xd8>)
 8001856:	1dfb      	adds	r3, r7, #7
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	001c      	movs	r4, r3
 800185c:	230f      	movs	r3, #15
 800185e:	4023      	ands	r3, r4
 8001860:	3b08      	subs	r3, #8
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	430a      	orrs	r2, r1
 8001866:	3306      	adds	r3, #6
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	18c3      	adds	r3, r0, r3
 800186c:	3304      	adds	r3, #4
 800186e:	601a      	str	r2, [r3, #0]
}
 8001870:	46c0      	nop			; (mov r8, r8)
 8001872:	46bd      	mov	sp, r7
 8001874:	b003      	add	sp, #12
 8001876:	bd90      	pop	{r4, r7, pc}
 8001878:	e000e100 	.word	0xe000e100
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	1e5a      	subs	r2, r3, #1
 800188c:	2380      	movs	r3, #128	; 0x80
 800188e:	045b      	lsls	r3, r3, #17
 8001890:	429a      	cmp	r2, r3
 8001892:	d301      	bcc.n	8001898 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001894:	2301      	movs	r3, #1
 8001896:	e010      	b.n	80018ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001898:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <SysTick_Config+0x44>)
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	3a01      	subs	r2, #1
 800189e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a0:	2301      	movs	r3, #1
 80018a2:	425b      	negs	r3, r3
 80018a4:	2103      	movs	r1, #3
 80018a6:	0018      	movs	r0, r3
 80018a8:	f7ff ff7c 	bl	80017a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018ac:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <SysTick_Config+0x44>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b2:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <SysTick_Config+0x44>)
 80018b4:	2207      	movs	r2, #7
 80018b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	0018      	movs	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	b002      	add	sp, #8
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	46c0      	nop			; (mov r8, r8)
 80018c4:	e000e010 	.word	0xe000e010

080018c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	210f      	movs	r1, #15
 80018d4:	187b      	adds	r3, r7, r1
 80018d6:	1c02      	adds	r2, r0, #0
 80018d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	187b      	adds	r3, r7, r1
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	b25b      	sxtb	r3, r3
 80018e2:	0011      	movs	r1, r2
 80018e4:	0018      	movs	r0, r3
 80018e6:	f7ff ff5d 	bl	80017a4 <__NVIC_SetPriority>
}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	46bd      	mov	sp, r7
 80018ee:	b004      	add	sp, #16
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7ff ffbf 	bl	8001880 <SysTick_Config>
 8001902:	0003      	movs	r3, r0
}
 8001904:	0018      	movs	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	b002      	add	sp, #8
 800190a:	bd80      	pop	{r7, pc}

0800190c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800191a:	e14f      	b.n	8001bbc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2101      	movs	r1, #1
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	4091      	lsls	r1, r2
 8001926:	000a      	movs	r2, r1
 8001928:	4013      	ands	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d100      	bne.n	8001934 <HAL_GPIO_Init+0x28>
 8001932:	e140      	b.n	8001bb6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	2203      	movs	r2, #3
 800193a:	4013      	ands	r3, r2
 800193c:	2b01      	cmp	r3, #1
 800193e:	d005      	beq.n	800194c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2203      	movs	r2, #3
 8001946:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001948:	2b02      	cmp	r3, #2
 800194a:	d130      	bne.n	80019ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	2203      	movs	r2, #3
 8001958:	409a      	lsls	r2, r3
 800195a:	0013      	movs	r3, r2
 800195c:	43da      	mvns	r2, r3
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	68da      	ldr	r2, [r3, #12]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	409a      	lsls	r2, r3
 800196e:	0013      	movs	r3, r2
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4313      	orrs	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001982:	2201      	movs	r2, #1
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	409a      	lsls	r2, r3
 8001988:	0013      	movs	r3, r2
 800198a:	43da      	mvns	r2, r3
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	091b      	lsrs	r3, r3, #4
 8001998:	2201      	movs	r2, #1
 800199a:	401a      	ands	r2, r3
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	409a      	lsls	r2, r3
 80019a0:	0013      	movs	r3, r2
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2203      	movs	r2, #3
 80019b4:	4013      	ands	r3, r2
 80019b6:	2b03      	cmp	r3, #3
 80019b8:	d017      	beq.n	80019ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	2203      	movs	r2, #3
 80019c6:	409a      	lsls	r2, r3
 80019c8:	0013      	movs	r3, r2
 80019ca:	43da      	mvns	r2, r3
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	689a      	ldr	r2, [r3, #8]
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	409a      	lsls	r2, r3
 80019dc:	0013      	movs	r3, r2
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2203      	movs	r2, #3
 80019f0:	4013      	ands	r3, r2
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d123      	bne.n	8001a3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	08da      	lsrs	r2, r3, #3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3208      	adds	r2, #8
 80019fe:	0092      	lsls	r2, r2, #2
 8001a00:	58d3      	ldr	r3, [r2, r3]
 8001a02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	2207      	movs	r2, #7
 8001a08:	4013      	ands	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	220f      	movs	r2, #15
 8001a0e:	409a      	lsls	r2, r3
 8001a10:	0013      	movs	r3, r2
 8001a12:	43da      	mvns	r2, r3
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	4013      	ands	r3, r2
 8001a18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	691a      	ldr	r2, [r3, #16]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	2107      	movs	r1, #7
 8001a22:	400b      	ands	r3, r1
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	409a      	lsls	r2, r3
 8001a28:	0013      	movs	r3, r2
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	08da      	lsrs	r2, r3, #3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3208      	adds	r2, #8
 8001a38:	0092      	lsls	r2, r2, #2
 8001a3a:	6939      	ldr	r1, [r7, #16]
 8001a3c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	2203      	movs	r2, #3
 8001a4a:	409a      	lsls	r2, r3
 8001a4c:	0013      	movs	r3, r2
 8001a4e:	43da      	mvns	r2, r3
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	4013      	ands	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2203      	movs	r2, #3
 8001a5c:	401a      	ands	r2, r3
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	409a      	lsls	r2, r3
 8001a64:	0013      	movs	r3, r2
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	23c0      	movs	r3, #192	; 0xc0
 8001a78:	029b      	lsls	r3, r3, #10
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	d100      	bne.n	8001a80 <HAL_GPIO_Init+0x174>
 8001a7e:	e09a      	b.n	8001bb6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a80:	4b54      	ldr	r3, [pc, #336]	; (8001bd4 <HAL_GPIO_Init+0x2c8>)
 8001a82:	699a      	ldr	r2, [r3, #24]
 8001a84:	4b53      	ldr	r3, [pc, #332]	; (8001bd4 <HAL_GPIO_Init+0x2c8>)
 8001a86:	2101      	movs	r1, #1
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	619a      	str	r2, [r3, #24]
 8001a8c:	4b51      	ldr	r3, [pc, #324]	; (8001bd4 <HAL_GPIO_Init+0x2c8>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	2201      	movs	r2, #1
 8001a92:	4013      	ands	r3, r2
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a98:	4a4f      	ldr	r2, [pc, #316]	; (8001bd8 <HAL_GPIO_Init+0x2cc>)
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	089b      	lsrs	r3, r3, #2
 8001a9e:	3302      	adds	r3, #2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	589b      	ldr	r3, [r3, r2]
 8001aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	4013      	ands	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	220f      	movs	r2, #15
 8001ab0:	409a      	lsls	r2, r3
 8001ab2:	0013      	movs	r3, r2
 8001ab4:	43da      	mvns	r2, r3
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	2390      	movs	r3, #144	; 0x90
 8001ac0:	05db      	lsls	r3, r3, #23
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d013      	beq.n	8001aee <HAL_GPIO_Init+0x1e2>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a44      	ldr	r2, [pc, #272]	; (8001bdc <HAL_GPIO_Init+0x2d0>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d00d      	beq.n	8001aea <HAL_GPIO_Init+0x1de>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a43      	ldr	r2, [pc, #268]	; (8001be0 <HAL_GPIO_Init+0x2d4>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d007      	beq.n	8001ae6 <HAL_GPIO_Init+0x1da>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a42      	ldr	r2, [pc, #264]	; (8001be4 <HAL_GPIO_Init+0x2d8>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d101      	bne.n	8001ae2 <HAL_GPIO_Init+0x1d6>
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e006      	b.n	8001af0 <HAL_GPIO_Init+0x1e4>
 8001ae2:	2305      	movs	r3, #5
 8001ae4:	e004      	b.n	8001af0 <HAL_GPIO_Init+0x1e4>
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	e002      	b.n	8001af0 <HAL_GPIO_Init+0x1e4>
 8001aea:	2301      	movs	r3, #1
 8001aec:	e000      	b.n	8001af0 <HAL_GPIO_Init+0x1e4>
 8001aee:	2300      	movs	r3, #0
 8001af0:	697a      	ldr	r2, [r7, #20]
 8001af2:	2103      	movs	r1, #3
 8001af4:	400a      	ands	r2, r1
 8001af6:	0092      	lsls	r2, r2, #2
 8001af8:	4093      	lsls	r3, r2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b00:	4935      	ldr	r1, [pc, #212]	; (8001bd8 <HAL_GPIO_Init+0x2cc>)
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	089b      	lsrs	r3, r3, #2
 8001b06:	3302      	adds	r3, #2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b0e:	4b36      	ldr	r3, [pc, #216]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	43da      	mvns	r2, r3
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	2380      	movs	r3, #128	; 0x80
 8001b24:	035b      	lsls	r3, r3, #13
 8001b26:	4013      	ands	r3, r2
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b32:	4b2d      	ldr	r3, [pc, #180]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b38:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	43da      	mvns	r2, r3
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	039b      	lsls	r3, r3, #14
 8001b50:	4013      	ands	r3, r2
 8001b52:	d003      	beq.n	8001b5c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b5c:	4b22      	ldr	r3, [pc, #136]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001b62:	4b21      	ldr	r3, [pc, #132]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	43da      	mvns	r2, r3
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685a      	ldr	r2, [r3, #4]
 8001b76:	2380      	movs	r3, #128	; 0x80
 8001b78:	029b      	lsls	r3, r3, #10
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d003      	beq.n	8001b86 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b86:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001b8c:	4b16      	ldr	r3, [pc, #88]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	43da      	mvns	r2, r3
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	025b      	lsls	r3, r3, #9
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d003      	beq.n	8001bb0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bb0:	4b0d      	ldr	r3, [pc, #52]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	40da      	lsrs	r2, r3
 8001bc4:	1e13      	subs	r3, r2, #0
 8001bc6:	d000      	beq.n	8001bca <HAL_GPIO_Init+0x2be>
 8001bc8:	e6a8      	b.n	800191c <HAL_GPIO_Init+0x10>
  } 
}
 8001bca:	46c0      	nop			; (mov r8, r8)
 8001bcc:	46c0      	nop			; (mov r8, r8)
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b006      	add	sp, #24
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40010000 	.word	0x40010000
 8001bdc:	48000400 	.word	0x48000400
 8001be0:	48000800 	.word	0x48000800
 8001be4:	48000c00 	.word	0x48000c00
 8001be8:	40010400 	.word	0x40010400

08001bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	0008      	movs	r0, r1
 8001bf6:	0011      	movs	r1, r2
 8001bf8:	1cbb      	adds	r3, r7, #2
 8001bfa:	1c02      	adds	r2, r0, #0
 8001bfc:	801a      	strh	r2, [r3, #0]
 8001bfe:	1c7b      	adds	r3, r7, #1
 8001c00:	1c0a      	adds	r2, r1, #0
 8001c02:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c04:	1c7b      	adds	r3, r7, #1
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d004      	beq.n	8001c16 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c0c:	1cbb      	adds	r3, r7, #2
 8001c0e:	881a      	ldrh	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c14:	e003      	b.n	8001c1e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c16:	1cbb      	adds	r3, r7, #2
 8001c18:	881a      	ldrh	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c1e:	46c0      	nop			; (mov r8, r8)
 8001c20:	46bd      	mov	sp, r7
 8001c22:	b002      	add	sp, #8
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e301      	b.n	800223e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4013      	ands	r3, r2
 8001c42:	d100      	bne.n	8001c46 <HAL_RCC_OscConfig+0x1e>
 8001c44:	e08d      	b.n	8001d62 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c46:	4bc3      	ldr	r3, [pc, #780]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	220c      	movs	r2, #12
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	2b04      	cmp	r3, #4
 8001c50:	d00e      	beq.n	8001c70 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c52:	4bc0      	ldr	r3, [pc, #768]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	220c      	movs	r2, #12
 8001c58:	4013      	ands	r3, r2
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d116      	bne.n	8001c8c <HAL_RCC_OscConfig+0x64>
 8001c5e:	4bbd      	ldr	r3, [pc, #756]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	2380      	movs	r3, #128	; 0x80
 8001c64:	025b      	lsls	r3, r3, #9
 8001c66:	401a      	ands	r2, r3
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	025b      	lsls	r3, r3, #9
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d10d      	bne.n	8001c8c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c70:	4bb8      	ldr	r3, [pc, #736]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	2380      	movs	r3, #128	; 0x80
 8001c76:	029b      	lsls	r3, r3, #10
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d100      	bne.n	8001c7e <HAL_RCC_OscConfig+0x56>
 8001c7c:	e070      	b.n	8001d60 <HAL_RCC_OscConfig+0x138>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d000      	beq.n	8001c88 <HAL_RCC_OscConfig+0x60>
 8001c86:	e06b      	b.n	8001d60 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e2d8      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d107      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x7c>
 8001c94:	4baf      	ldr	r3, [pc, #700]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4bae      	ldr	r3, [pc, #696]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001c9a:	2180      	movs	r1, #128	; 0x80
 8001c9c:	0249      	lsls	r1, r1, #9
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	e02f      	b.n	8001d04 <HAL_RCC_OscConfig+0xdc>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d10c      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x9e>
 8001cac:	4ba9      	ldr	r3, [pc, #676]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	4ba8      	ldr	r3, [pc, #672]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cb2:	49a9      	ldr	r1, [pc, #676]	; (8001f58 <HAL_RCC_OscConfig+0x330>)
 8001cb4:	400a      	ands	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	4ba6      	ldr	r3, [pc, #664]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4ba5      	ldr	r3, [pc, #660]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cbe:	49a7      	ldr	r1, [pc, #668]	; (8001f5c <HAL_RCC_OscConfig+0x334>)
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	e01e      	b.n	8001d04 <HAL_RCC_OscConfig+0xdc>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b05      	cmp	r3, #5
 8001ccc:	d10e      	bne.n	8001cec <HAL_RCC_OscConfig+0xc4>
 8001cce:	4ba1      	ldr	r3, [pc, #644]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	4ba0      	ldr	r3, [pc, #640]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cd4:	2180      	movs	r1, #128	; 0x80
 8001cd6:	02c9      	lsls	r1, r1, #11
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	4b9d      	ldr	r3, [pc, #628]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b9c      	ldr	r3, [pc, #624]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001ce2:	2180      	movs	r1, #128	; 0x80
 8001ce4:	0249      	lsls	r1, r1, #9
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	e00b      	b.n	8001d04 <HAL_RCC_OscConfig+0xdc>
 8001cec:	4b99      	ldr	r3, [pc, #612]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4b98      	ldr	r3, [pc, #608]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cf2:	4999      	ldr	r1, [pc, #612]	; (8001f58 <HAL_RCC_OscConfig+0x330>)
 8001cf4:	400a      	ands	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	4b96      	ldr	r3, [pc, #600]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4b95      	ldr	r3, [pc, #596]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001cfe:	4997      	ldr	r1, [pc, #604]	; (8001f5c <HAL_RCC_OscConfig+0x334>)
 8001d00:	400a      	ands	r2, r1
 8001d02:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d014      	beq.n	8001d36 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0c:	f7ff fd1c 	bl	8001748 <HAL_GetTick>
 8001d10:	0003      	movs	r3, r0
 8001d12:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d16:	f7ff fd17 	bl	8001748 <HAL_GetTick>
 8001d1a:	0002      	movs	r2, r0
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b64      	cmp	r3, #100	; 0x64
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e28a      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d28:	4b8a      	ldr	r3, [pc, #552]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2380      	movs	r3, #128	; 0x80
 8001d2e:	029b      	lsls	r3, r3, #10
 8001d30:	4013      	ands	r3, r2
 8001d32:	d0f0      	beq.n	8001d16 <HAL_RCC_OscConfig+0xee>
 8001d34:	e015      	b.n	8001d62 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d36:	f7ff fd07 	bl	8001748 <HAL_GetTick>
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d40:	f7ff fd02 	bl	8001748 <HAL_GetTick>
 8001d44:	0002      	movs	r2, r0
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b64      	cmp	r3, #100	; 0x64
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e275      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d52:	4b80      	ldr	r3, [pc, #512]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	2380      	movs	r3, #128	; 0x80
 8001d58:	029b      	lsls	r3, r3, #10
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x118>
 8001d5e:	e000      	b.n	8001d62 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d60:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2202      	movs	r2, #2
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d100      	bne.n	8001d6e <HAL_RCC_OscConfig+0x146>
 8001d6c:	e069      	b.n	8001e42 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d6e:	4b79      	ldr	r3, [pc, #484]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	220c      	movs	r2, #12
 8001d74:	4013      	ands	r3, r2
 8001d76:	d00b      	beq.n	8001d90 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d78:	4b76      	ldr	r3, [pc, #472]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	220c      	movs	r2, #12
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d11c      	bne.n	8001dbe <HAL_RCC_OscConfig+0x196>
 8001d84:	4b73      	ldr	r3, [pc, #460]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	2380      	movs	r3, #128	; 0x80
 8001d8a:	025b      	lsls	r3, r3, #9
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d116      	bne.n	8001dbe <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d90:	4b70      	ldr	r3, [pc, #448]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2202      	movs	r2, #2
 8001d96:	4013      	ands	r3, r2
 8001d98:	d005      	beq.n	8001da6 <HAL_RCC_OscConfig+0x17e>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d001      	beq.n	8001da6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e24b      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da6:	4b6b      	ldr	r3, [pc, #428]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	22f8      	movs	r2, #248	; 0xf8
 8001dac:	4393      	bics	r3, r2
 8001dae:	0019      	movs	r1, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	00da      	lsls	r2, r3, #3
 8001db6:	4b67      	ldr	r3, [pc, #412]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001db8:	430a      	orrs	r2, r1
 8001dba:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dbc:	e041      	b.n	8001e42 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d024      	beq.n	8001e10 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dc6:	4b63      	ldr	r3, [pc, #396]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	4b62      	ldr	r3, [pc, #392]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001dcc:	2101      	movs	r1, #1
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd2:	f7ff fcb9 	bl	8001748 <HAL_GetTick>
 8001dd6:	0003      	movs	r3, r0
 8001dd8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ddc:	f7ff fcb4 	bl	8001748 <HAL_GetTick>
 8001de0:	0002      	movs	r2, r0
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e227      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dee:	4b59      	ldr	r3, [pc, #356]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2202      	movs	r2, #2
 8001df4:	4013      	ands	r3, r2
 8001df6:	d0f1      	beq.n	8001ddc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001df8:	4b56      	ldr	r3, [pc, #344]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	22f8      	movs	r2, #248	; 0xf8
 8001dfe:	4393      	bics	r3, r2
 8001e00:	0019      	movs	r1, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	00da      	lsls	r2, r3, #3
 8001e08:	4b52      	ldr	r3, [pc, #328]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	e018      	b.n	8001e42 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e10:	4b50      	ldr	r3, [pc, #320]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4b4f      	ldr	r3, [pc, #316]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e16:	2101      	movs	r1, #1
 8001e18:	438a      	bics	r2, r1
 8001e1a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1c:	f7ff fc94 	bl	8001748 <HAL_GetTick>
 8001e20:	0003      	movs	r3, r0
 8001e22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e26:	f7ff fc8f 	bl	8001748 <HAL_GetTick>
 8001e2a:	0002      	movs	r2, r0
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e202      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e38:	4b46      	ldr	r3, [pc, #280]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d1f1      	bne.n	8001e26 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2208      	movs	r2, #8
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d036      	beq.n	8001eba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d019      	beq.n	8001e88 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e54:	4b3f      	ldr	r3, [pc, #252]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e58:	4b3e      	ldr	r3, [pc, #248]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e60:	f7ff fc72 	bl	8001748 <HAL_GetTick>
 8001e64:	0003      	movs	r3, r0
 8001e66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e6a:	f7ff fc6d 	bl	8001748 <HAL_GetTick>
 8001e6e:	0002      	movs	r2, r0
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e1e0      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e7c:	4b35      	ldr	r3, [pc, #212]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e80:	2202      	movs	r2, #2
 8001e82:	4013      	ands	r3, r2
 8001e84:	d0f1      	beq.n	8001e6a <HAL_RCC_OscConfig+0x242>
 8001e86:	e018      	b.n	8001eba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e88:	4b32      	ldr	r3, [pc, #200]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e8c:	4b31      	ldr	r3, [pc, #196]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001e8e:	2101      	movs	r1, #1
 8001e90:	438a      	bics	r2, r1
 8001e92:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e94:	f7ff fc58 	bl	8001748 <HAL_GetTick>
 8001e98:	0003      	movs	r3, r0
 8001e9a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e9e:	f7ff fc53 	bl	8001748 <HAL_GetTick>
 8001ea2:	0002      	movs	r2, r0
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e1c6      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eb0:	4b28      	ldr	r3, [pc, #160]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d1f1      	bne.n	8001e9e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2204      	movs	r2, #4
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d100      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x29e>
 8001ec4:	e0b4      	b.n	8002030 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ec6:	201f      	movs	r0, #31
 8001ec8:	183b      	adds	r3, r7, r0
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ece:	4b21      	ldr	r3, [pc, #132]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001ed0:	69da      	ldr	r2, [r3, #28]
 8001ed2:	2380      	movs	r3, #128	; 0x80
 8001ed4:	055b      	lsls	r3, r3, #21
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	d110      	bne.n	8001efc <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eda:	4b1e      	ldr	r3, [pc, #120]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001edc:	69da      	ldr	r2, [r3, #28]
 8001ede:	4b1d      	ldr	r3, [pc, #116]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001ee0:	2180      	movs	r1, #128	; 0x80
 8001ee2:	0549      	lsls	r1, r1, #21
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	61da      	str	r2, [r3, #28]
 8001ee8:	4b1a      	ldr	r3, [pc, #104]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001eea:	69da      	ldr	r2, [r3, #28]
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	055b      	lsls	r3, r3, #21
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ef6:	183b      	adds	r3, r7, r0
 8001ef8:	2201      	movs	r2, #1
 8001efa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001efc:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <HAL_RCC_OscConfig+0x338>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	2380      	movs	r3, #128	; 0x80
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	4013      	ands	r3, r2
 8001f06:	d11a      	bne.n	8001f3e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f08:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <HAL_RCC_OscConfig+0x338>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4b14      	ldr	r3, [pc, #80]	; (8001f60 <HAL_RCC_OscConfig+0x338>)
 8001f0e:	2180      	movs	r1, #128	; 0x80
 8001f10:	0049      	lsls	r1, r1, #1
 8001f12:	430a      	orrs	r2, r1
 8001f14:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f16:	f7ff fc17 	bl	8001748 <HAL_GetTick>
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f20:	f7ff fc12 	bl	8001748 <HAL_GetTick>
 8001f24:	0002      	movs	r2, r0
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b64      	cmp	r3, #100	; 0x64
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e185      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <HAL_RCC_OscConfig+0x338>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	2380      	movs	r3, #128	; 0x80
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d0f0      	beq.n	8001f20 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d10e      	bne.n	8001f64 <HAL_RCC_OscConfig+0x33c>
 8001f46:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001f48:	6a1a      	ldr	r2, [r3, #32]
 8001f4a:	4b02      	ldr	r3, [pc, #8]	; (8001f54 <HAL_RCC_OscConfig+0x32c>)
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	621a      	str	r2, [r3, #32]
 8001f52:	e035      	b.n	8001fc0 <HAL_RCC_OscConfig+0x398>
 8001f54:	40021000 	.word	0x40021000
 8001f58:	fffeffff 	.word	0xfffeffff
 8001f5c:	fffbffff 	.word	0xfffbffff
 8001f60:	40007000 	.word	0x40007000
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10c      	bne.n	8001f86 <HAL_RCC_OscConfig+0x35e>
 8001f6c:	4bb6      	ldr	r3, [pc, #728]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001f6e:	6a1a      	ldr	r2, [r3, #32]
 8001f70:	4bb5      	ldr	r3, [pc, #724]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001f72:	2101      	movs	r1, #1
 8001f74:	438a      	bics	r2, r1
 8001f76:	621a      	str	r2, [r3, #32]
 8001f78:	4bb3      	ldr	r3, [pc, #716]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001f7a:	6a1a      	ldr	r2, [r3, #32]
 8001f7c:	4bb2      	ldr	r3, [pc, #712]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001f7e:	2104      	movs	r1, #4
 8001f80:	438a      	bics	r2, r1
 8001f82:	621a      	str	r2, [r3, #32]
 8001f84:	e01c      	b.n	8001fc0 <HAL_RCC_OscConfig+0x398>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b05      	cmp	r3, #5
 8001f8c:	d10c      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x380>
 8001f8e:	4bae      	ldr	r3, [pc, #696]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001f90:	6a1a      	ldr	r2, [r3, #32]
 8001f92:	4bad      	ldr	r3, [pc, #692]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001f94:	2104      	movs	r1, #4
 8001f96:	430a      	orrs	r2, r1
 8001f98:	621a      	str	r2, [r3, #32]
 8001f9a:	4bab      	ldr	r3, [pc, #684]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001f9c:	6a1a      	ldr	r2, [r3, #32]
 8001f9e:	4baa      	ldr	r3, [pc, #680]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	621a      	str	r2, [r3, #32]
 8001fa6:	e00b      	b.n	8001fc0 <HAL_RCC_OscConfig+0x398>
 8001fa8:	4ba7      	ldr	r3, [pc, #668]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001faa:	6a1a      	ldr	r2, [r3, #32]
 8001fac:	4ba6      	ldr	r3, [pc, #664]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001fae:	2101      	movs	r1, #1
 8001fb0:	438a      	bics	r2, r1
 8001fb2:	621a      	str	r2, [r3, #32]
 8001fb4:	4ba4      	ldr	r3, [pc, #656]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001fb6:	6a1a      	ldr	r2, [r3, #32]
 8001fb8:	4ba3      	ldr	r3, [pc, #652]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001fba:	2104      	movs	r1, #4
 8001fbc:	438a      	bics	r2, r1
 8001fbe:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d014      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc8:	f7ff fbbe 	bl	8001748 <HAL_GetTick>
 8001fcc:	0003      	movs	r3, r0
 8001fce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd0:	e009      	b.n	8001fe6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fd2:	f7ff fbb9 	bl	8001748 <HAL_GetTick>
 8001fd6:	0002      	movs	r2, r0
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	4a9b      	ldr	r2, [pc, #620]	; (800224c <HAL_RCC_OscConfig+0x624>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e12b      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe6:	4b98      	ldr	r3, [pc, #608]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	2202      	movs	r2, #2
 8001fec:	4013      	ands	r3, r2
 8001fee:	d0f0      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x3aa>
 8001ff0:	e013      	b.n	800201a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff2:	f7ff fba9 	bl	8001748 <HAL_GetTick>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffa:	e009      	b.n	8002010 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ffc:	f7ff fba4 	bl	8001748 <HAL_GetTick>
 8002000:	0002      	movs	r2, r0
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	4a91      	ldr	r2, [pc, #580]	; (800224c <HAL_RCC_OscConfig+0x624>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e116      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002010:	4b8d      	ldr	r3, [pc, #564]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002012:	6a1b      	ldr	r3, [r3, #32]
 8002014:	2202      	movs	r2, #2
 8002016:	4013      	ands	r3, r2
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800201a:	231f      	movs	r3, #31
 800201c:	18fb      	adds	r3, r7, r3
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d105      	bne.n	8002030 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002024:	4b88      	ldr	r3, [pc, #544]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002026:	69da      	ldr	r2, [r3, #28]
 8002028:	4b87      	ldr	r3, [pc, #540]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 800202a:	4989      	ldr	r1, [pc, #548]	; (8002250 <HAL_RCC_OscConfig+0x628>)
 800202c:	400a      	ands	r2, r1
 800202e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2210      	movs	r2, #16
 8002036:	4013      	ands	r3, r2
 8002038:	d063      	beq.n	8002102 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d12a      	bne.n	8002098 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002042:	4b81      	ldr	r3, [pc, #516]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002044:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002046:	4b80      	ldr	r3, [pc, #512]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002048:	2104      	movs	r1, #4
 800204a:	430a      	orrs	r2, r1
 800204c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800204e:	4b7e      	ldr	r3, [pc, #504]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002050:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002052:	4b7d      	ldr	r3, [pc, #500]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002054:	2101      	movs	r1, #1
 8002056:	430a      	orrs	r2, r1
 8002058:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800205a:	f7ff fb75 	bl	8001748 <HAL_GetTick>
 800205e:	0003      	movs	r3, r0
 8002060:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002064:	f7ff fb70 	bl	8001748 <HAL_GetTick>
 8002068:	0002      	movs	r2, r0
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e0e3      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002076:	4b74      	ldr	r3, [pc, #464]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800207a:	2202      	movs	r2, #2
 800207c:	4013      	ands	r3, r2
 800207e:	d0f1      	beq.n	8002064 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002080:	4b71      	ldr	r3, [pc, #452]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002084:	22f8      	movs	r2, #248	; 0xf8
 8002086:	4393      	bics	r3, r2
 8002088:	0019      	movs	r1, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	00da      	lsls	r2, r3, #3
 8002090:	4b6d      	ldr	r3, [pc, #436]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002092:	430a      	orrs	r2, r1
 8002094:	635a      	str	r2, [r3, #52]	; 0x34
 8002096:	e034      	b.n	8002102 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	695b      	ldr	r3, [r3, #20]
 800209c:	3305      	adds	r3, #5
 800209e:	d111      	bne.n	80020c4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80020a0:	4b69      	ldr	r3, [pc, #420]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020a4:	4b68      	ldr	r3, [pc, #416]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020a6:	2104      	movs	r1, #4
 80020a8:	438a      	bics	r2, r1
 80020aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80020ac:	4b66      	ldr	r3, [pc, #408]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b0:	22f8      	movs	r2, #248	; 0xf8
 80020b2:	4393      	bics	r3, r2
 80020b4:	0019      	movs	r1, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	00da      	lsls	r2, r3, #3
 80020bc:	4b62      	ldr	r3, [pc, #392]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020be:	430a      	orrs	r2, r1
 80020c0:	635a      	str	r2, [r3, #52]	; 0x34
 80020c2:	e01e      	b.n	8002102 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80020c4:	4b60      	ldr	r3, [pc, #384]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020c8:	4b5f      	ldr	r3, [pc, #380]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020ca:	2104      	movs	r1, #4
 80020cc:	430a      	orrs	r2, r1
 80020ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80020d0:	4b5d      	ldr	r3, [pc, #372]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020d4:	4b5c      	ldr	r3, [pc, #368]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020d6:	2101      	movs	r1, #1
 80020d8:	438a      	bics	r2, r1
 80020da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020dc:	f7ff fb34 	bl	8001748 <HAL_GetTick>
 80020e0:	0003      	movs	r3, r0
 80020e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80020e6:	f7ff fb2f 	bl	8001748 <HAL_GetTick>
 80020ea:	0002      	movs	r2, r0
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e0a2      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020f8:	4b53      	ldr	r3, [pc, #332]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80020fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020fc:	2202      	movs	r2, #2
 80020fe:	4013      	ands	r3, r2
 8002100:	d1f1      	bne.n	80020e6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d100      	bne.n	800210c <HAL_RCC_OscConfig+0x4e4>
 800210a:	e097      	b.n	800223c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800210c:	4b4e      	ldr	r3, [pc, #312]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	220c      	movs	r2, #12
 8002112:	4013      	ands	r3, r2
 8002114:	2b08      	cmp	r3, #8
 8002116:	d100      	bne.n	800211a <HAL_RCC_OscConfig+0x4f2>
 8002118:	e06b      	b.n	80021f2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	2b02      	cmp	r3, #2
 8002120:	d14c      	bne.n	80021bc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002122:	4b49      	ldr	r3, [pc, #292]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	4b48      	ldr	r3, [pc, #288]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002128:	494a      	ldr	r1, [pc, #296]	; (8002254 <HAL_RCC_OscConfig+0x62c>)
 800212a:	400a      	ands	r2, r1
 800212c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212e:	f7ff fb0b 	bl	8001748 <HAL_GetTick>
 8002132:	0003      	movs	r3, r0
 8002134:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002138:	f7ff fb06 	bl	8001748 <HAL_GetTick>
 800213c:	0002      	movs	r2, r0
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e079      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800214a:	4b3f      	ldr	r3, [pc, #252]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	2380      	movs	r3, #128	; 0x80
 8002150:	049b      	lsls	r3, r3, #18
 8002152:	4013      	ands	r3, r2
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002156:	4b3c      	ldr	r3, [pc, #240]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800215a:	220f      	movs	r2, #15
 800215c:	4393      	bics	r3, r2
 800215e:	0019      	movs	r1, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002164:	4b38      	ldr	r3, [pc, #224]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002166:	430a      	orrs	r2, r1
 8002168:	62da      	str	r2, [r3, #44]	; 0x2c
 800216a:	4b37      	ldr	r3, [pc, #220]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	4a3a      	ldr	r2, [pc, #232]	; (8002258 <HAL_RCC_OscConfig+0x630>)
 8002170:	4013      	ands	r3, r2
 8002172:	0019      	movs	r1, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217c:	431a      	orrs	r2, r3
 800217e:	4b32      	ldr	r3, [pc, #200]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002180:	430a      	orrs	r2, r1
 8002182:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002184:	4b30      	ldr	r3, [pc, #192]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4b2f      	ldr	r3, [pc, #188]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 800218a:	2180      	movs	r1, #128	; 0x80
 800218c:	0449      	lsls	r1, r1, #17
 800218e:	430a      	orrs	r2, r1
 8002190:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002192:	f7ff fad9 	bl	8001748 <HAL_GetTick>
 8002196:	0003      	movs	r3, r0
 8002198:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800219c:	f7ff fad4 	bl	8001748 <HAL_GetTick>
 80021a0:	0002      	movs	r2, r0
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e047      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021ae:	4b26      	ldr	r3, [pc, #152]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	049b      	lsls	r3, r3, #18
 80021b6:	4013      	ands	r3, r2
 80021b8:	d0f0      	beq.n	800219c <HAL_RCC_OscConfig+0x574>
 80021ba:	e03f      	b.n	800223c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021bc:	4b22      	ldr	r3, [pc, #136]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	4b21      	ldr	r3, [pc, #132]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80021c2:	4924      	ldr	r1, [pc, #144]	; (8002254 <HAL_RCC_OscConfig+0x62c>)
 80021c4:	400a      	ands	r2, r1
 80021c6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c8:	f7ff fabe 	bl	8001748 <HAL_GetTick>
 80021cc:	0003      	movs	r3, r0
 80021ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021d0:	e008      	b.n	80021e4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021d2:	f7ff fab9 	bl	8001748 <HAL_GetTick>
 80021d6:	0002      	movs	r2, r0
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e02c      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e4:	4b18      	ldr	r3, [pc, #96]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	2380      	movs	r3, #128	; 0x80
 80021ea:	049b      	lsls	r3, r3, #18
 80021ec:	4013      	ands	r3, r2
 80021ee:	d1f0      	bne.n	80021d2 <HAL_RCC_OscConfig+0x5aa>
 80021f0:	e024      	b.n	800223c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d101      	bne.n	80021fe <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e01f      	b.n	800223e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80021fe:	4b12      	ldr	r3, [pc, #72]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002204:	4b10      	ldr	r3, [pc, #64]	; (8002248 <HAL_RCC_OscConfig+0x620>)
 8002206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002208:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	2380      	movs	r3, #128	; 0x80
 800220e:	025b      	lsls	r3, r3, #9
 8002210:	401a      	ands	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002216:	429a      	cmp	r2, r3
 8002218:	d10e      	bne.n	8002238 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	220f      	movs	r2, #15
 800221e:	401a      	ands	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002224:	429a      	cmp	r2, r3
 8002226:	d107      	bne.n	8002238 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002228:	697a      	ldr	r2, [r7, #20]
 800222a:	23f0      	movs	r3, #240	; 0xf0
 800222c:	039b      	lsls	r3, r3, #14
 800222e:	401a      	ands	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002234:	429a      	cmp	r2, r3
 8002236:	d001      	beq.n	800223c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e000      	b.n	800223e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	0018      	movs	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	b008      	add	sp, #32
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	40021000 	.word	0x40021000
 800224c:	00001388 	.word	0x00001388
 8002250:	efffffff 	.word	0xefffffff
 8002254:	feffffff 	.word	0xfeffffff
 8002258:	ffc2ffff 	.word	0xffc2ffff

0800225c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e0b3      	b.n	80023d8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002270:	4b5b      	ldr	r3, [pc, #364]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2201      	movs	r2, #1
 8002276:	4013      	ands	r3, r2
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	429a      	cmp	r2, r3
 800227c:	d911      	bls.n	80022a2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227e:	4b58      	ldr	r3, [pc, #352]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2201      	movs	r2, #1
 8002284:	4393      	bics	r3, r2
 8002286:	0019      	movs	r1, r3
 8002288:	4b55      	ldr	r3, [pc, #340]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	430a      	orrs	r2, r1
 800228e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002290:	4b53      	ldr	r3, [pc, #332]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2201      	movs	r2, #1
 8002296:	4013      	ands	r3, r2
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d001      	beq.n	80022a2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e09a      	b.n	80023d8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2202      	movs	r2, #2
 80022a8:	4013      	ands	r3, r2
 80022aa:	d015      	beq.n	80022d8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2204      	movs	r2, #4
 80022b2:	4013      	ands	r3, r2
 80022b4:	d006      	beq.n	80022c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80022b6:	4b4b      	ldr	r3, [pc, #300]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	4b4a      	ldr	r3, [pc, #296]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80022bc:	21e0      	movs	r1, #224	; 0xe0
 80022be:	00c9      	lsls	r1, r1, #3
 80022c0:	430a      	orrs	r2, r1
 80022c2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022c4:	4b47      	ldr	r3, [pc, #284]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	22f0      	movs	r2, #240	; 0xf0
 80022ca:	4393      	bics	r3, r2
 80022cc:	0019      	movs	r1, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	4b44      	ldr	r3, [pc, #272]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80022d4:	430a      	orrs	r2, r1
 80022d6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2201      	movs	r2, #1
 80022de:	4013      	ands	r3, r2
 80022e0:	d040      	beq.n	8002364 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d107      	bne.n	80022fa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ea:	4b3e      	ldr	r3, [pc, #248]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	2380      	movs	r3, #128	; 0x80
 80022f0:	029b      	lsls	r3, r3, #10
 80022f2:	4013      	ands	r3, r2
 80022f4:	d114      	bne.n	8002320 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e06e      	b.n	80023d8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d107      	bne.n	8002312 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002302:	4b38      	ldr	r3, [pc, #224]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	2380      	movs	r3, #128	; 0x80
 8002308:	049b      	lsls	r3, r3, #18
 800230a:	4013      	ands	r3, r2
 800230c:	d108      	bne.n	8002320 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e062      	b.n	80023d8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002312:	4b34      	ldr	r3, [pc, #208]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2202      	movs	r2, #2
 8002318:	4013      	ands	r3, r2
 800231a:	d101      	bne.n	8002320 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e05b      	b.n	80023d8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002320:	4b30      	ldr	r3, [pc, #192]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2203      	movs	r2, #3
 8002326:	4393      	bics	r3, r2
 8002328:	0019      	movs	r1, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 8002330:	430a      	orrs	r2, r1
 8002332:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002334:	f7ff fa08 	bl	8001748 <HAL_GetTick>
 8002338:	0003      	movs	r3, r0
 800233a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233c:	e009      	b.n	8002352 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233e:	f7ff fa03 	bl	8001748 <HAL_GetTick>
 8002342:	0002      	movs	r2, r0
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	4a27      	ldr	r2, [pc, #156]	; (80023e8 <HAL_RCC_ClockConfig+0x18c>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e042      	b.n	80023d8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002352:	4b24      	ldr	r3, [pc, #144]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	220c      	movs	r2, #12
 8002358:	401a      	ands	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	429a      	cmp	r2, r3
 8002362:	d1ec      	bne.n	800233e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002364:	4b1e      	ldr	r3, [pc, #120]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2201      	movs	r2, #1
 800236a:	4013      	ands	r3, r2
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	429a      	cmp	r2, r3
 8002370:	d211      	bcs.n	8002396 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002372:	4b1b      	ldr	r3, [pc, #108]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2201      	movs	r2, #1
 8002378:	4393      	bics	r3, r2
 800237a:	0019      	movs	r1, r3
 800237c:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002384:	4b16      	ldr	r3, [pc, #88]	; (80023e0 <HAL_RCC_ClockConfig+0x184>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2201      	movs	r2, #1
 800238a:	4013      	ands	r3, r2
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	429a      	cmp	r2, r3
 8002390:	d001      	beq.n	8002396 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e020      	b.n	80023d8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2204      	movs	r2, #4
 800239c:	4013      	ands	r3, r2
 800239e:	d009      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80023a0:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	4a11      	ldr	r2, [pc, #68]	; (80023ec <HAL_RCC_ClockConfig+0x190>)
 80023a6:	4013      	ands	r3, r2
 80023a8:	0019      	movs	r1, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	4b0d      	ldr	r3, [pc, #52]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80023b0:	430a      	orrs	r2, r1
 80023b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023b4:	f000 f820 	bl	80023f8 <HAL_RCC_GetSysClockFreq>
 80023b8:	0001      	movs	r1, r0
 80023ba:	4b0a      	ldr	r3, [pc, #40]	; (80023e4 <HAL_RCC_ClockConfig+0x188>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	091b      	lsrs	r3, r3, #4
 80023c0:	220f      	movs	r2, #15
 80023c2:	4013      	ands	r3, r2
 80023c4:	4a0a      	ldr	r2, [pc, #40]	; (80023f0 <HAL_RCC_ClockConfig+0x194>)
 80023c6:	5cd3      	ldrb	r3, [r2, r3]
 80023c8:	000a      	movs	r2, r1
 80023ca:	40da      	lsrs	r2, r3
 80023cc:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_RCC_ClockConfig+0x198>)
 80023ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80023d0:	2000      	movs	r0, #0
 80023d2:	f7ff f973 	bl	80016bc <HAL_InitTick>
  
  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	0018      	movs	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	b004      	add	sp, #16
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40022000 	.word	0x40022000
 80023e4:	40021000 	.word	0x40021000
 80023e8:	00001388 	.word	0x00001388
 80023ec:	fffff8ff 	.word	0xfffff8ff
 80023f0:	08004008 	.word	0x08004008
 80023f4:	20000000 	.word	0x20000000

080023f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	2300      	movs	r3, #0
 8002404:	60bb      	str	r3, [r7, #8]
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	2300      	movs	r3, #0
 800240c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002412:	4b20      	ldr	r3, [pc, #128]	; (8002494 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	220c      	movs	r2, #12
 800241c:	4013      	ands	r3, r2
 800241e:	2b04      	cmp	r3, #4
 8002420:	d002      	beq.n	8002428 <HAL_RCC_GetSysClockFreq+0x30>
 8002422:	2b08      	cmp	r3, #8
 8002424:	d003      	beq.n	800242e <HAL_RCC_GetSysClockFreq+0x36>
 8002426:	e02c      	b.n	8002482 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002428:	4b1b      	ldr	r3, [pc, #108]	; (8002498 <HAL_RCC_GetSysClockFreq+0xa0>)
 800242a:	613b      	str	r3, [r7, #16]
      break;
 800242c:	e02c      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	0c9b      	lsrs	r3, r3, #18
 8002432:	220f      	movs	r2, #15
 8002434:	4013      	ands	r3, r2
 8002436:	4a19      	ldr	r2, [pc, #100]	; (800249c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002438:	5cd3      	ldrb	r3, [r2, r3]
 800243a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800243c:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_RCC_GetSysClockFreq+0x9c>)
 800243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002440:	220f      	movs	r2, #15
 8002442:	4013      	ands	r3, r2
 8002444:	4a16      	ldr	r2, [pc, #88]	; (80024a0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002446:	5cd3      	ldrb	r3, [r2, r3]
 8002448:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	025b      	lsls	r3, r3, #9
 8002450:	4013      	ands	r3, r2
 8002452:	d009      	beq.n	8002468 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	4810      	ldr	r0, [pc, #64]	; (8002498 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002458:	f7fd fe68 	bl	800012c <__udivsi3>
 800245c:	0003      	movs	r3, r0
 800245e:	001a      	movs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4353      	muls	r3, r2
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	e009      	b.n	800247c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002468:	6879      	ldr	r1, [r7, #4]
 800246a:	000a      	movs	r2, r1
 800246c:	0152      	lsls	r2, r2, #5
 800246e:	1a52      	subs	r2, r2, r1
 8002470:	0193      	lsls	r3, r2, #6
 8002472:	1a9b      	subs	r3, r3, r2
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	185b      	adds	r3, r3, r1
 8002478:	021b      	lsls	r3, r3, #8
 800247a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	613b      	str	r3, [r7, #16]
      break;
 8002480:	e002      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002482:	4b05      	ldr	r3, [pc, #20]	; (8002498 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002484:	613b      	str	r3, [r7, #16]
      break;
 8002486:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002488:	693b      	ldr	r3, [r7, #16]
}
 800248a:	0018      	movs	r0, r3
 800248c:	46bd      	mov	sp, r7
 800248e:	b006      	add	sp, #24
 8002490:	bd80      	pop	{r7, pc}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	40021000 	.word	0x40021000
 8002498:	007a1200 	.word	0x007a1200
 800249c:	08004020 	.word	0x08004020
 80024a0:	08004030 	.word	0x08004030

080024a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a8:	4b02      	ldr	r3, [pc, #8]	; (80024b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	0018      	movs	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	20000000 	.word	0x20000000

080024b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80024bc:	f7ff fff2 	bl	80024a4 <HAL_RCC_GetHCLKFreq>
 80024c0:	0001      	movs	r1, r0
 80024c2:	4b06      	ldr	r3, [pc, #24]	; (80024dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	0a1b      	lsrs	r3, r3, #8
 80024c8:	2207      	movs	r2, #7
 80024ca:	4013      	ands	r3, r2
 80024cc:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80024ce:	5cd3      	ldrb	r3, [r2, r3]
 80024d0:	40d9      	lsrs	r1, r3
 80024d2:	000b      	movs	r3, r1
}    
 80024d4:	0018      	movs	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			; (mov r8, r8)
 80024dc:	40021000 	.word	0x40021000
 80024e0:	08004018 	.word	0x08004018

080024e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	2380      	movs	r3, #128	; 0x80
 80024fa:	025b      	lsls	r3, r3, #9
 80024fc:	4013      	ands	r3, r2
 80024fe:	d100      	bne.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002500:	e08e      	b.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002502:	2017      	movs	r0, #23
 8002504:	183b      	adds	r3, r7, r0
 8002506:	2200      	movs	r2, #0
 8002508:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800250a:	4b5f      	ldr	r3, [pc, #380]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800250c:	69da      	ldr	r2, [r3, #28]
 800250e:	2380      	movs	r3, #128	; 0x80
 8002510:	055b      	lsls	r3, r3, #21
 8002512:	4013      	ands	r3, r2
 8002514:	d110      	bne.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002516:	4b5c      	ldr	r3, [pc, #368]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002518:	69da      	ldr	r2, [r3, #28]
 800251a:	4b5b      	ldr	r3, [pc, #364]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800251c:	2180      	movs	r1, #128	; 0x80
 800251e:	0549      	lsls	r1, r1, #21
 8002520:	430a      	orrs	r2, r1
 8002522:	61da      	str	r2, [r3, #28]
 8002524:	4b58      	ldr	r3, [pc, #352]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002526:	69da      	ldr	r2, [r3, #28]
 8002528:	2380      	movs	r3, #128	; 0x80
 800252a:	055b      	lsls	r3, r3, #21
 800252c:	4013      	ands	r3, r2
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002532:	183b      	adds	r3, r7, r0
 8002534:	2201      	movs	r2, #1
 8002536:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002538:	4b54      	ldr	r3, [pc, #336]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	4013      	ands	r3, r2
 8002542:	d11a      	bne.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002544:	4b51      	ldr	r3, [pc, #324]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4b50      	ldr	r3, [pc, #320]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800254a:	2180      	movs	r1, #128	; 0x80
 800254c:	0049      	lsls	r1, r1, #1
 800254e:	430a      	orrs	r2, r1
 8002550:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002552:	f7ff f8f9 	bl	8001748 <HAL_GetTick>
 8002556:	0003      	movs	r3, r0
 8002558:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255a:	e008      	b.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800255c:	f7ff f8f4 	bl	8001748 <HAL_GetTick>
 8002560:	0002      	movs	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b64      	cmp	r3, #100	; 0x64
 8002568:	d901      	bls.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e087      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800256e:	4b47      	ldr	r3, [pc, #284]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	2380      	movs	r3, #128	; 0x80
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	4013      	ands	r3, r2
 8002578:	d0f0      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800257a:	4b43      	ldr	r3, [pc, #268]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800257c:	6a1a      	ldr	r2, [r3, #32]
 800257e:	23c0      	movs	r3, #192	; 0xc0
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4013      	ands	r3, r2
 8002584:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d034      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	23c0      	movs	r3, #192	; 0xc0
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4013      	ands	r3, r2
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	429a      	cmp	r2, r3
 800259a:	d02c      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800259c:	4b3a      	ldr	r3, [pc, #232]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	4a3b      	ldr	r2, [pc, #236]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025a2:	4013      	ands	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025a6:	4b38      	ldr	r3, [pc, #224]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025a8:	6a1a      	ldr	r2, [r3, #32]
 80025aa:	4b37      	ldr	r3, [pc, #220]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025ac:	2180      	movs	r1, #128	; 0x80
 80025ae:	0249      	lsls	r1, r1, #9
 80025b0:	430a      	orrs	r2, r1
 80025b2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025b4:	4b34      	ldr	r3, [pc, #208]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025b6:	6a1a      	ldr	r2, [r3, #32]
 80025b8:	4b33      	ldr	r3, [pc, #204]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025ba:	4936      	ldr	r1, [pc, #216]	; (8002694 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80025bc:	400a      	ands	r2, r1
 80025be:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80025c0:	4b31      	ldr	r3, [pc, #196]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2201      	movs	r2, #1
 80025ca:	4013      	ands	r3, r2
 80025cc:	d013      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ce:	f7ff f8bb 	bl	8001748 <HAL_GetTick>
 80025d2:	0003      	movs	r3, r0
 80025d4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025d6:	e009      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d8:	f7ff f8b6 	bl	8001748 <HAL_GetTick>
 80025dc:	0002      	movs	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	4a2d      	ldr	r2, [pc, #180]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d901      	bls.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e048      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ec:	4b26      	ldr	r3, [pc, #152]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	2202      	movs	r2, #2
 80025f2:	4013      	ands	r3, r2
 80025f4:	d0f0      	beq.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025f6:	4b24      	ldr	r3, [pc, #144]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	4a25      	ldr	r2, [pc, #148]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	0019      	movs	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	4b20      	ldr	r3, [pc, #128]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002606:	430a      	orrs	r2, r1
 8002608:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800260a:	2317      	movs	r3, #23
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d105      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002614:	4b1c      	ldr	r3, [pc, #112]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002616:	69da      	ldr	r2, [r3, #28]
 8002618:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800261a:	4920      	ldr	r1, [pc, #128]	; (800269c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800261c:	400a      	ands	r2, r1
 800261e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2201      	movs	r2, #1
 8002626:	4013      	ands	r3, r2
 8002628:	d009      	beq.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800262a:	4b17      	ldr	r3, [pc, #92]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	2203      	movs	r2, #3
 8002630:	4393      	bics	r3, r2
 8002632:	0019      	movs	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	4b13      	ldr	r3, [pc, #76]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800263a:	430a      	orrs	r2, r1
 800263c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2220      	movs	r2, #32
 8002644:	4013      	ands	r3, r2
 8002646:	d009      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002648:	4b0f      	ldr	r3, [pc, #60]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800264a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264c:	2210      	movs	r2, #16
 800264e:	4393      	bics	r3, r2
 8002650:	0019      	movs	r1, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002658:	430a      	orrs	r2, r1
 800265a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	4013      	ands	r3, r2
 8002666:	d009      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002668:	4b07      	ldr	r3, [pc, #28]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800266a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266c:	2240      	movs	r2, #64	; 0x40
 800266e:	4393      	bics	r3, r2
 8002670:	0019      	movs	r1, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691a      	ldr	r2, [r3, #16]
 8002676:	4b04      	ldr	r3, [pc, #16]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002678:	430a      	orrs	r2, r1
 800267a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	0018      	movs	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	b006      	add	sp, #24
 8002684:	bd80      	pop	{r7, pc}
 8002686:	46c0      	nop			; (mov r8, r8)
 8002688:	40021000 	.word	0x40021000
 800268c:	40007000 	.word	0x40007000
 8002690:	fffffcff 	.word	0xfffffcff
 8002694:	fffeffff 	.word	0xfffeffff
 8002698:	00001388 	.word	0x00001388
 800269c:	efffffff 	.word	0xefffffff

080026a0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80026a0:	b5b0      	push	{r4, r5, r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80026a8:	230f      	movs	r3, #15
 80026aa:	18fb      	adds	r3, r7, r3
 80026ac:	2201      	movs	r2, #1
 80026ae:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e081      	b.n	80027be <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	7f5b      	ldrb	r3, [r3, #29]
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d106      	bne.n	80026d2 <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	0018      	movs	r0, r3
 80026ce:	f7fe fefd 	bl	80014cc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2202      	movs	r2, #2
 80026d6:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	2210      	movs	r2, #16
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b10      	cmp	r3, #16
 80026e4:	d05c      	beq.n	80027a0 <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	22ca      	movs	r2, #202	; 0xca
 80026ec:	625a      	str	r2, [r3, #36]	; 0x24
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2253      	movs	r2, #83	; 0x53
 80026f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80026f6:	250f      	movs	r5, #15
 80026f8:	197c      	adds	r4, r7, r5
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	0018      	movs	r0, r3
 80026fe:	f000 fa73 	bl	8002be8 <RTC_EnterInitMode>
 8002702:	0003      	movs	r3, r0
 8002704:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002706:	0028      	movs	r0, r5
 8002708:	183b      	adds	r3, r7, r0
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d12c      	bne.n	800276a <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	492b      	ldr	r1, [pc, #172]	; (80027c8 <HAL_RTC_Init+0x128>)
 800271c:	400a      	ands	r2, r1
 800271e:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6899      	ldr	r1, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	431a      	orrs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	68d2      	ldr	r2, [r2, #12]
 8002746:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6919      	ldr	r1, [r3, #16]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	041a      	lsls	r2, r3, #16
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800275c:	183c      	adds	r4, r7, r0
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	0018      	movs	r0, r3
 8002762:	f000 fa84 	bl	8002c6e <RTC_ExitInitMode>
 8002766:	0003      	movs	r3, r0
 8002768:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 800276a:	230f      	movs	r3, #15
 800276c:	18fb      	adds	r3, r7, r3
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d110      	bne.n	8002796 <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4913      	ldr	r1, [pc, #76]	; (80027cc <HAL_RTC_Init+0x12c>)
 8002780:	400a      	ands	r2, r1
 8002782:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	699a      	ldr	r2, [r3, #24]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	22ff      	movs	r2, #255	; 0xff
 800279c:	625a      	str	r2, [r3, #36]	; 0x24
 800279e:	e003      	b.n	80027a8 <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80027a0:	230f      	movs	r3, #15
 80027a2:	18fb      	adds	r3, r7, r3
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80027a8:	230f      	movs	r3, #15
 80027aa:	18fb      	adds	r3, r7, r3
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d102      	bne.n	80027b8 <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80027b8:	230f      	movs	r3, #15
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	781b      	ldrb	r3, [r3, #0]
}
 80027be:	0018      	movs	r0, r3
 80027c0:	46bd      	mov	sp, r7
 80027c2:	b004      	add	sp, #16
 80027c4:	bdb0      	pop	{r4, r5, r7, pc}
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	ff8fffbf 	.word	0xff8fffbf
 80027cc:	fffbffff 	.word	0xfffbffff

080027d0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80027d0:	b5b0      	push	{r4, r5, r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80027dc:	2300      	movs	r3, #0
 80027de:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	7f1b      	ldrb	r3, [r3, #28]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_RTC_SetTime+0x1c>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e08e      	b.n	800290a <HAL_RTC_SetTime+0x13a>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2201      	movs	r2, #1
 80027f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2202      	movs	r2, #2
 80027f6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d125      	bne.n	800284a <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	2240      	movs	r2, #64	; 0x40
 8002806:	4013      	ands	r3, r2
 8002808:	d102      	bne.n	8002810 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2200      	movs	r2, #0
 800280e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	0018      	movs	r0, r3
 8002816:	f000 fa53 	bl	8002cc0 <RTC_ByteToBcd2>
 800281a:	0003      	movs	r3, r0
 800281c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	785b      	ldrb	r3, [r3, #1]
 8002822:	0018      	movs	r0, r3
 8002824:	f000 fa4c 	bl	8002cc0 <RTC_ByteToBcd2>
 8002828:	0003      	movs	r3, r0
 800282a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800282c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	789b      	ldrb	r3, [r3, #2]
 8002832:	0018      	movs	r0, r3
 8002834:	f000 fa44 	bl	8002cc0 <RTC_ByteToBcd2>
 8002838:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800283a:	0022      	movs	r2, r4
 800283c:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	78db      	ldrb	r3, [r3, #3]
 8002842:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002844:	4313      	orrs	r3, r2
 8002846:	617b      	str	r3, [r7, #20]
 8002848:	e017      	b.n	800287a <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2240      	movs	r2, #64	; 0x40
 8002852:	4013      	ands	r3, r2
 8002854:	d102      	bne.n	800285c <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	2200      	movs	r2, #0
 800285a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	785b      	ldrb	r3, [r3, #1]
 8002866:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002868:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800286e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	78db      	ldrb	r3, [r3, #3]
 8002874:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002876:	4313      	orrs	r3, r2
 8002878:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	22ca      	movs	r2, #202	; 0xca
 8002880:	625a      	str	r2, [r3, #36]	; 0x24
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2253      	movs	r2, #83	; 0x53
 8002888:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800288a:	2513      	movs	r5, #19
 800288c:	197c      	adds	r4, r7, r5
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	0018      	movs	r0, r3
 8002892:	f000 f9a9 	bl	8002be8 <RTC_EnterInitMode>
 8002896:	0003      	movs	r3, r0
 8002898:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800289a:	0028      	movs	r0, r5
 800289c:	183b      	adds	r3, r7, r0
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d120      	bne.n	80028e6 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	491a      	ldr	r1, [pc, #104]	; (8002914 <HAL_RTC_SetTime+0x144>)
 80028ac:	400a      	ands	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689a      	ldr	r2, [r3, #8]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4917      	ldr	r1, [pc, #92]	; (8002918 <HAL_RTC_SetTime+0x148>)
 80028bc:	400a      	ands	r2, r1
 80028be:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6899      	ldr	r1, [r3, #8]
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	431a      	orrs	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80028d8:	183c      	adds	r4, r7, r0
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	0018      	movs	r0, r3
 80028de:	f000 f9c6 	bl	8002c6e <RTC_ExitInitMode>
 80028e2:	0003      	movs	r3, r0
 80028e4:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80028e6:	2313      	movs	r3, #19
 80028e8:	18fb      	adds	r3, r7, r3
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d102      	bne.n	80028f6 <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2201      	movs	r2, #1
 80028f4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	22ff      	movs	r2, #255	; 0xff
 80028fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	771a      	strb	r2, [r3, #28]

  return status;
 8002904:	2313      	movs	r3, #19
 8002906:	18fb      	adds	r3, r7, r3
 8002908:	781b      	ldrb	r3, [r3, #0]
}
 800290a:	0018      	movs	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	b006      	add	sp, #24
 8002910:	bdb0      	pop	{r4, r5, r7, pc}
 8002912:	46c0      	nop			; (mov r8, r8)
 8002914:	007f7f7f 	.word	0x007f7f7f
 8002918:	fffbffff 	.word	0xfffbffff

0800291c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	045b      	lsls	r3, r3, #17
 800293e:	0c5a      	lsrs	r2, r3, #17
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a22      	ldr	r2, [pc, #136]	; (80029d4 <HAL_RTC_GetTime+0xb8>)
 800294c:	4013      	ands	r3, r2
 800294e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	0c1b      	lsrs	r3, r3, #16
 8002954:	b2db      	uxtb	r3, r3
 8002956:	223f      	movs	r2, #63	; 0x3f
 8002958:	4013      	ands	r3, r2
 800295a:	b2da      	uxtb	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	0a1b      	lsrs	r3, r3, #8
 8002964:	b2db      	uxtb	r3, r3
 8002966:	227f      	movs	r2, #127	; 0x7f
 8002968:	4013      	ands	r3, r2
 800296a:	b2da      	uxtb	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	227f      	movs	r2, #127	; 0x7f
 8002976:	4013      	ands	r3, r2
 8002978:	b2da      	uxtb	r2, r3
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	0d9b      	lsrs	r3, r3, #22
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2201      	movs	r2, #1
 8002986:	4013      	ands	r3, r2
 8002988:	b2da      	uxtb	r2, r3
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d11a      	bne.n	80029ca <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	0018      	movs	r0, r3
 800299a:	f000 f9b2 	bl	8002d02 <RTC_Bcd2ToByte>
 800299e:	0003      	movs	r3, r0
 80029a0:	001a      	movs	r2, r3
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	785b      	ldrb	r3, [r3, #1]
 80029aa:	0018      	movs	r0, r3
 80029ac:	f000 f9a9 	bl	8002d02 <RTC_Bcd2ToByte>
 80029b0:	0003      	movs	r3, r0
 80029b2:	001a      	movs	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	789b      	ldrb	r3, [r3, #2]
 80029bc:	0018      	movs	r0, r3
 80029be:	f000 f9a0 	bl	8002d02 <RTC_Bcd2ToByte>
 80029c2:	0003      	movs	r3, r0
 80029c4:	001a      	movs	r2, r3
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80029ca:	2300      	movs	r3, #0
}
 80029cc:	0018      	movs	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	b006      	add	sp, #24
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	007f7f7f 	.word	0x007f7f7f

080029d8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80029d8:	b5b0      	push	{r4, r5, r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	7f1b      	ldrb	r3, [r3, #28]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_RTC_SetDate+0x1c>
 80029f0:	2302      	movs	r3, #2
 80029f2:	e07a      	b.n	8002aea <HAL_RTC_SetDate+0x112>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2201      	movs	r2, #1
 80029f8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2202      	movs	r2, #2
 80029fe:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10e      	bne.n	8002a24 <HAL_RTC_SetDate+0x4c>
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	785b      	ldrb	r3, [r3, #1]
 8002a0a:	001a      	movs	r2, r3
 8002a0c:	2310      	movs	r3, #16
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d008      	beq.n	8002a24 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	785b      	ldrb	r3, [r3, #1]
 8002a16:	2210      	movs	r2, #16
 8002a18:	4393      	bics	r3, r2
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	330a      	adds	r3, #10
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d11c      	bne.n	8002a64 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	78db      	ldrb	r3, [r3, #3]
 8002a2e:	0018      	movs	r0, r3
 8002a30:	f000 f946 	bl	8002cc0 <RTC_ByteToBcd2>
 8002a34:	0003      	movs	r3, r0
 8002a36:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	785b      	ldrb	r3, [r3, #1]
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	f000 f93f 	bl	8002cc0 <RTC_ByteToBcd2>
 8002a42:	0003      	movs	r3, r0
 8002a44:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002a46:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	789b      	ldrb	r3, [r3, #2]
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f000 f937 	bl	8002cc0 <RTC_ByteToBcd2>
 8002a52:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002a54:	0022      	movs	r2, r4
 8002a56:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	e00e      	b.n	8002a82 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	78db      	ldrb	r3, [r3, #3]
 8002a68:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	785b      	ldrb	r3, [r3, #1]
 8002a6e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002a70:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002a76:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	22ca      	movs	r2, #202	; 0xca
 8002a88:	625a      	str	r2, [r3, #36]	; 0x24
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2253      	movs	r2, #83	; 0x53
 8002a90:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002a92:	2513      	movs	r5, #19
 8002a94:	197c      	adds	r4, r7, r5
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 f8a5 	bl	8002be8 <RTC_EnterInitMode>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002aa2:	0028      	movs	r0, r5
 8002aa4:	183b      	adds	r3, r7, r0
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d10c      	bne.n	8002ac6 <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	4910      	ldr	r1, [pc, #64]	; (8002af4 <HAL_RTC_SetDate+0x11c>)
 8002ab4:	400a      	ands	r2, r1
 8002ab6:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002ab8:	183c      	adds	r4, r7, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	0018      	movs	r0, r3
 8002abe:	f000 f8d6 	bl	8002c6e <RTC_ExitInitMode>
 8002ac2:	0003      	movs	r3, r0
 8002ac4:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8002ac6:	2313      	movs	r3, #19
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d102      	bne.n	8002ad6 <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	22ff      	movs	r2, #255	; 0xff
 8002adc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	771a      	strb	r2, [r3, #28]

  return status;
 8002ae4:	2313      	movs	r3, #19
 8002ae6:	18fb      	adds	r3, r7, r3
 8002ae8:	781b      	ldrb	r3, [r3, #0]
}
 8002aea:	0018      	movs	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	b006      	add	sp, #24
 8002af0:	bdb0      	pop	{r4, r5, r7, pc}
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	00ffff3f 	.word	0x00ffff3f

08002af8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	4a21      	ldr	r2, [pc, #132]	; (8002b94 <HAL_RTC_GetDate+0x9c>)
 8002b10:	4013      	ands	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	0c1b      	lsrs	r3, r3, #16
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	0a1b      	lsrs	r3, r3, #8
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	221f      	movs	r2, #31
 8002b26:	4013      	ands	r3, r2
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	223f      	movs	r2, #63	; 0x3f
 8002b34:	4013      	ands	r3, r2
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	0b5b      	lsrs	r3, r3, #13
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2207      	movs	r2, #7
 8002b44:	4013      	ands	r3, r2
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d11a      	bne.n	8002b88 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	78db      	ldrb	r3, [r3, #3]
 8002b56:	0018      	movs	r0, r3
 8002b58:	f000 f8d3 	bl	8002d02 <RTC_Bcd2ToByte>
 8002b5c:	0003      	movs	r3, r0
 8002b5e:	001a      	movs	r2, r3
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	785b      	ldrb	r3, [r3, #1]
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f000 f8ca 	bl	8002d02 <RTC_Bcd2ToByte>
 8002b6e:	0003      	movs	r3, r0
 8002b70:	001a      	movs	r2, r3
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	789b      	ldrb	r3, [r3, #2]
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f000 f8c1 	bl	8002d02 <RTC_Bcd2ToByte>
 8002b80:	0003      	movs	r3, r0
 8002b82:	001a      	movs	r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	b006      	add	sp, #24
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	00ffff3f 	.word	0x00ffff3f

08002b98 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a0e      	ldr	r2, [pc, #56]	; (8002be4 <HAL_RTC_WaitForSynchro+0x4c>)
 8002baa:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bac:	f7fe fdcc 	bl	8001748 <HAL_GetTick>
 8002bb0:	0003      	movs	r3, r0
 8002bb2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002bb4:	e00a      	b.n	8002bcc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002bb6:	f7fe fdc7 	bl	8001748 <HAL_GetTick>
 8002bba:	0002      	movs	r2, r0
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	1ad2      	subs	r2, r2, r3
 8002bc0:	23fa      	movs	r3, #250	; 0xfa
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d901      	bls.n	8002bcc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e006      	b.n	8002bda <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	d0ee      	beq.n	8002bb6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	0018      	movs	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	b004      	add	sp, #16
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	46c0      	nop			; (mov r8, r8)
 8002be4:	00017959 	.word	0x00017959

08002be8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf4:	230f      	movs	r3, #15
 8002bf6:	18fb      	adds	r3, r7, r3
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	2240      	movs	r2, #64	; 0x40
 8002c04:	4013      	ands	r3, r2
 8002c06:	d12b      	bne.n	8002c60 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2180      	movs	r1, #128	; 0x80
 8002c14:	430a      	orrs	r2, r1
 8002c16:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c18:	f7fe fd96 	bl	8001748 <HAL_GetTick>
 8002c1c:	0003      	movs	r3, r0
 8002c1e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002c20:	e013      	b.n	8002c4a <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002c22:	f7fe fd91 	bl	8001748 <HAL_GetTick>
 8002c26:	0002      	movs	r2, r0
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	1ad2      	subs	r2, r2, r3
 8002c2c:	200f      	movs	r0, #15
 8002c2e:	183b      	adds	r3, r7, r0
 8002c30:	1839      	adds	r1, r7, r0
 8002c32:	7809      	ldrb	r1, [r1, #0]
 8002c34:	7019      	strb	r1, [r3, #0]
 8002c36:	23fa      	movs	r3, #250	; 0xfa
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d905      	bls.n	8002c4a <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2204      	movs	r2, #4
 8002c42:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002c44:	183b      	adds	r3, r7, r0
 8002c46:	2201      	movs	r2, #1
 8002c48:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	2240      	movs	r2, #64	; 0x40
 8002c52:	4013      	ands	r3, r2
 8002c54:	d104      	bne.n	8002c60 <RTC_EnterInitMode+0x78>
 8002c56:	230f      	movs	r3, #15
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d1e0      	bne.n	8002c22 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8002c60:	230f      	movs	r3, #15
 8002c62:	18fb      	adds	r3, r7, r3
 8002c64:	781b      	ldrb	r3, [r3, #0]
}
 8002c66:	0018      	movs	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b004      	add	sp, #16
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002c6e:	b590      	push	{r4, r7, lr}
 8002c70:	b085      	sub	sp, #20
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c76:	240f      	movs	r4, #15
 8002c78:	193b      	adds	r3, r7, r4
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68da      	ldr	r2, [r3, #12]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2180      	movs	r1, #128	; 0x80
 8002c8a:	438a      	bics	r2, r1
 8002c8c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2220      	movs	r2, #32
 8002c96:	4013      	ands	r3, r2
 8002c98:	d10b      	bne.n	8002cb2 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f7ff ff7b 	bl	8002b98 <HAL_RTC_WaitForSynchro>
 8002ca2:	1e03      	subs	r3, r0, #0
 8002ca4:	d005      	beq.n	8002cb2 <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2204      	movs	r2, #4
 8002caa:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002cac:	193b      	adds	r3, r7, r4
 8002cae:	2201      	movs	r2, #1
 8002cb0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002cb2:	230f      	movs	r3, #15
 8002cb4:	18fb      	adds	r3, r7, r3
 8002cb6:	781b      	ldrb	r3, [r3, #0]
}
 8002cb8:	0018      	movs	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b005      	add	sp, #20
 8002cbe:	bd90      	pop	{r4, r7, pc}

08002cc0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	0002      	movs	r2, r0
 8002cc8:	1dfb      	adds	r3, r7, #7
 8002cca:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002cd0:	e007      	b.n	8002ce2 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002cd8:	1dfb      	adds	r3, r7, #7
 8002cda:	1dfa      	adds	r2, r7, #7
 8002cdc:	7812      	ldrb	r2, [r2, #0]
 8002cde:	3a0a      	subs	r2, #10
 8002ce0:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8002ce2:	1dfb      	adds	r3, r7, #7
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	2b09      	cmp	r3, #9
 8002ce8:	d8f3      	bhi.n	8002cd2 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	b2da      	uxtb	r2, r3
 8002cf2:	1dfb      	adds	r3, r7, #7
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	b2db      	uxtb	r3, r3
}
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	b004      	add	sp, #16
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b084      	sub	sp, #16
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	0002      	movs	r2, r0
 8002d0a:	1dfb      	adds	r3, r7, #7
 8002d0c:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002d12:	1dfb      	adds	r3, r7, #7
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	091b      	lsrs	r3, r3, #4
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	001a      	movs	r2, r3
 8002d1c:	0013      	movs	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	189b      	adds	r3, r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	1dfb      	adds	r3, r7, #7
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	210f      	movs	r1, #15
 8002d30:	400b      	ands	r3, r1
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	18d3      	adds	r3, r2, r3
 8002d36:	b2db      	uxtb	r3, r3
}
 8002d38:	0018      	movs	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	b004      	add	sp, #16
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e044      	b.n	8002ddc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d107      	bne.n	8002d6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2278      	movs	r2, #120	; 0x78
 8002d5e:	2100      	movs	r1, #0
 8002d60:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	0018      	movs	r0, r3
 8002d66:	f7fe fbc9 	bl	80014fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2224      	movs	r2, #36	; 0x24
 8002d6e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	438a      	bics	r2, r1
 8002d7e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	0018      	movs	r0, r3
 8002d84:	f000 f8d0 	bl	8002f28 <UART_SetConfig>
 8002d88:	0003      	movs	r3, r0
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e024      	b.n	8002ddc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f000 fa03 	bl	80031a8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	490d      	ldr	r1, [pc, #52]	; (8002de4 <HAL_UART_Init+0xa4>)
 8002dae:	400a      	ands	r2, r1
 8002db0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	212a      	movs	r1, #42	; 0x2a
 8002dbe:	438a      	bics	r2, r1
 8002dc0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2101      	movs	r1, #1
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f000 fa9b 	bl	8003310 <UART_CheckIdleState>
 8002dda:	0003      	movs	r3, r0
}
 8002ddc:	0018      	movs	r0, r3
 8002dde:	46bd      	mov	sp, r7
 8002de0:	b002      	add	sp, #8
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	ffffb7ff 	.word	0xffffb7ff

08002de8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08a      	sub	sp, #40	; 0x28
 8002dec:	af02      	add	r7, sp, #8
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	1dbb      	adds	r3, r7, #6
 8002df6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dfc:	2b20      	cmp	r3, #32
 8002dfe:	d000      	beq.n	8002e02 <HAL_UART_Transmit+0x1a>
 8002e00:	e08d      	b.n	8002f1e <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d003      	beq.n	8002e10 <HAL_UART_Transmit+0x28>
 8002e08:	1dbb      	adds	r3, r7, #6
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e085      	b.n	8002f20 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	015b      	lsls	r3, r3, #5
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d109      	bne.n	8002e34 <HAL_UART_Transmit+0x4c>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d105      	bne.n	8002e34 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d001      	beq.n	8002e34 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e075      	b.n	8002f20 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2284      	movs	r2, #132	; 0x84
 8002e38:	2100      	movs	r1, #0
 8002e3a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2221      	movs	r2, #33	; 0x21
 8002e40:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e42:	f7fe fc81 	bl	8001748 <HAL_GetTick>
 8002e46:	0003      	movs	r3, r0
 8002e48:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	1dba      	adds	r2, r7, #6
 8002e4e:	2150      	movs	r1, #80	; 0x50
 8002e50:	8812      	ldrh	r2, [r2, #0]
 8002e52:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	1dba      	adds	r2, r7, #6
 8002e58:	2152      	movs	r1, #82	; 0x52
 8002e5a:	8812      	ldrh	r2, [r2, #0]
 8002e5c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	2380      	movs	r3, #128	; 0x80
 8002e64:	015b      	lsls	r3, r3, #5
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d108      	bne.n	8002e7c <HAL_UART_Transmit+0x94>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d104      	bne.n	8002e7c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	61bb      	str	r3, [r7, #24]
 8002e7a:	e003      	b.n	8002e84 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e80:	2300      	movs	r3, #0
 8002e82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e84:	e030      	b.n	8002ee8 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	0013      	movs	r3, r2
 8002e90:	2200      	movs	r2, #0
 8002e92:	2180      	movs	r1, #128	; 0x80
 8002e94:	f000 fae4 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 8002e98:	1e03      	subs	r3, r0, #0
 8002e9a:	d004      	beq.n	8002ea6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e03c      	b.n	8002f20 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10b      	bne.n	8002ec4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	881a      	ldrh	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	05d2      	lsls	r2, r2, #23
 8002eb6:	0dd2      	lsrs	r2, r2, #23
 8002eb8:	b292      	uxth	r2, r2
 8002eba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	3302      	adds	r3, #2
 8002ec0:	61bb      	str	r3, [r7, #24]
 8002ec2:	e008      	b.n	8002ed6 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	781a      	ldrb	r2, [r3, #0]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	b292      	uxth	r2, r2
 8002ece:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2252      	movs	r2, #82	; 0x52
 8002eda:	5a9b      	ldrh	r3, [r3, r2]
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b299      	uxth	r1, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2252      	movs	r2, #82	; 0x52
 8002ee6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2252      	movs	r2, #82	; 0x52
 8002eec:	5a9b      	ldrh	r3, [r3, r2]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1c8      	bne.n	8002e86 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	9300      	str	r3, [sp, #0]
 8002efc:	0013      	movs	r3, r2
 8002efe:	2200      	movs	r2, #0
 8002f00:	2140      	movs	r1, #64	; 0x40
 8002f02:	f000 faad 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 8002f06:	1e03      	subs	r3, r0, #0
 8002f08:	d004      	beq.n	8002f14 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e005      	b.n	8002f20 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2220      	movs	r2, #32
 8002f18:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	e000      	b.n	8002f20 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8002f1e:	2302      	movs	r3, #2
  }
}
 8002f20:	0018      	movs	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	b008      	add	sp, #32
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f30:	231e      	movs	r3, #30
 8002f32:	18fb      	adds	r3, r7, r3
 8002f34:	2200      	movs	r2, #0
 8002f36:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	431a      	orrs	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	431a      	orrs	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a8d      	ldr	r2, [pc, #564]	; (800318c <UART_SetConfig+0x264>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	0019      	movs	r1, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4a88      	ldr	r2, [pc, #544]	; (8003190 <UART_SetConfig+0x268>)
 8002f6e:	4013      	ands	r3, r2
 8002f70:	0019      	movs	r1, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	68da      	ldr	r2, [r3, #12]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	697a      	ldr	r2, [r7, #20]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	4a7f      	ldr	r2, [pc, #508]	; (8003194 <UART_SetConfig+0x26c>)
 8002f96:	4013      	ands	r3, r2
 8002f98:	0019      	movs	r1, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a7b      	ldr	r2, [pc, #492]	; (8003198 <UART_SetConfig+0x270>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d127      	bne.n	8002ffe <UART_SetConfig+0xd6>
 8002fae:	4b7b      	ldr	r3, [pc, #492]	; (800319c <UART_SetConfig+0x274>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	2203      	movs	r2, #3
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	2b03      	cmp	r3, #3
 8002fb8:	d00d      	beq.n	8002fd6 <UART_SetConfig+0xae>
 8002fba:	d81b      	bhi.n	8002ff4 <UART_SetConfig+0xcc>
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d014      	beq.n	8002fea <UART_SetConfig+0xc2>
 8002fc0:	d818      	bhi.n	8002ff4 <UART_SetConfig+0xcc>
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d002      	beq.n	8002fcc <UART_SetConfig+0xa4>
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d00a      	beq.n	8002fe0 <UART_SetConfig+0xb8>
 8002fca:	e013      	b.n	8002ff4 <UART_SetConfig+0xcc>
 8002fcc:	231f      	movs	r3, #31
 8002fce:	18fb      	adds	r3, r7, r3
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
 8002fd4:	e021      	b.n	800301a <UART_SetConfig+0xf2>
 8002fd6:	231f      	movs	r3, #31
 8002fd8:	18fb      	adds	r3, r7, r3
 8002fda:	2202      	movs	r2, #2
 8002fdc:	701a      	strb	r2, [r3, #0]
 8002fde:	e01c      	b.n	800301a <UART_SetConfig+0xf2>
 8002fe0:	231f      	movs	r3, #31
 8002fe2:	18fb      	adds	r3, r7, r3
 8002fe4:	2204      	movs	r2, #4
 8002fe6:	701a      	strb	r2, [r3, #0]
 8002fe8:	e017      	b.n	800301a <UART_SetConfig+0xf2>
 8002fea:	231f      	movs	r3, #31
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	2208      	movs	r2, #8
 8002ff0:	701a      	strb	r2, [r3, #0]
 8002ff2:	e012      	b.n	800301a <UART_SetConfig+0xf2>
 8002ff4:	231f      	movs	r3, #31
 8002ff6:	18fb      	adds	r3, r7, r3
 8002ff8:	2210      	movs	r2, #16
 8002ffa:	701a      	strb	r2, [r3, #0]
 8002ffc:	e00d      	b.n	800301a <UART_SetConfig+0xf2>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a67      	ldr	r2, [pc, #412]	; (80031a0 <UART_SetConfig+0x278>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d104      	bne.n	8003012 <UART_SetConfig+0xea>
 8003008:	231f      	movs	r3, #31
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
 8003010:	e003      	b.n	800301a <UART_SetConfig+0xf2>
 8003012:	231f      	movs	r3, #31
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	2210      	movs	r2, #16
 8003018:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69da      	ldr	r2, [r3, #28]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	021b      	lsls	r3, r3, #8
 8003022:	429a      	cmp	r2, r3
 8003024:	d15c      	bne.n	80030e0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003026:	231f      	movs	r3, #31
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	2b08      	cmp	r3, #8
 800302e:	d015      	beq.n	800305c <UART_SetConfig+0x134>
 8003030:	dc18      	bgt.n	8003064 <UART_SetConfig+0x13c>
 8003032:	2b04      	cmp	r3, #4
 8003034:	d00d      	beq.n	8003052 <UART_SetConfig+0x12a>
 8003036:	dc15      	bgt.n	8003064 <UART_SetConfig+0x13c>
 8003038:	2b00      	cmp	r3, #0
 800303a:	d002      	beq.n	8003042 <UART_SetConfig+0x11a>
 800303c:	2b02      	cmp	r3, #2
 800303e:	d005      	beq.n	800304c <UART_SetConfig+0x124>
 8003040:	e010      	b.n	8003064 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003042:	f7ff fa39 	bl	80024b8 <HAL_RCC_GetPCLK1Freq>
 8003046:	0003      	movs	r3, r0
 8003048:	61bb      	str	r3, [r7, #24]
        break;
 800304a:	e012      	b.n	8003072 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800304c:	4b55      	ldr	r3, [pc, #340]	; (80031a4 <UART_SetConfig+0x27c>)
 800304e:	61bb      	str	r3, [r7, #24]
        break;
 8003050:	e00f      	b.n	8003072 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003052:	f7ff f9d1 	bl	80023f8 <HAL_RCC_GetSysClockFreq>
 8003056:	0003      	movs	r3, r0
 8003058:	61bb      	str	r3, [r7, #24]
        break;
 800305a:	e00a      	b.n	8003072 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800305c:	2380      	movs	r3, #128	; 0x80
 800305e:	021b      	lsls	r3, r3, #8
 8003060:	61bb      	str	r3, [r7, #24]
        break;
 8003062:	e006      	b.n	8003072 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003068:	231e      	movs	r3, #30
 800306a:	18fb      	adds	r3, r7, r3
 800306c:	2201      	movs	r2, #1
 800306e:	701a      	strb	r2, [r3, #0]
        break;
 8003070:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d100      	bne.n	800307a <UART_SetConfig+0x152>
 8003078:	e07a      	b.n	8003170 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	005a      	lsls	r2, r3, #1
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	085b      	lsrs	r3, r3, #1
 8003084:	18d2      	adds	r2, r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	0019      	movs	r1, r3
 800308c:	0010      	movs	r0, r2
 800308e:	f7fd f84d 	bl	800012c <__udivsi3>
 8003092:	0003      	movs	r3, r0
 8003094:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	2b0f      	cmp	r3, #15
 800309a:	d91c      	bls.n	80030d6 <UART_SetConfig+0x1ae>
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	2380      	movs	r3, #128	; 0x80
 80030a0:	025b      	lsls	r3, r3, #9
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d217      	bcs.n	80030d6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	200e      	movs	r0, #14
 80030ac:	183b      	adds	r3, r7, r0
 80030ae:	210f      	movs	r1, #15
 80030b0:	438a      	bics	r2, r1
 80030b2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	085b      	lsrs	r3, r3, #1
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	2207      	movs	r2, #7
 80030bc:	4013      	ands	r3, r2
 80030be:	b299      	uxth	r1, r3
 80030c0:	183b      	adds	r3, r7, r0
 80030c2:	183a      	adds	r2, r7, r0
 80030c4:	8812      	ldrh	r2, [r2, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	183a      	adds	r2, r7, r0
 80030d0:	8812      	ldrh	r2, [r2, #0]
 80030d2:	60da      	str	r2, [r3, #12]
 80030d4:	e04c      	b.n	8003170 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80030d6:	231e      	movs	r3, #30
 80030d8:	18fb      	adds	r3, r7, r3
 80030da:	2201      	movs	r2, #1
 80030dc:	701a      	strb	r2, [r3, #0]
 80030de:	e047      	b.n	8003170 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030e0:	231f      	movs	r3, #31
 80030e2:	18fb      	adds	r3, r7, r3
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b08      	cmp	r3, #8
 80030e8:	d015      	beq.n	8003116 <UART_SetConfig+0x1ee>
 80030ea:	dc18      	bgt.n	800311e <UART_SetConfig+0x1f6>
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d00d      	beq.n	800310c <UART_SetConfig+0x1e4>
 80030f0:	dc15      	bgt.n	800311e <UART_SetConfig+0x1f6>
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <UART_SetConfig+0x1d4>
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d005      	beq.n	8003106 <UART_SetConfig+0x1de>
 80030fa:	e010      	b.n	800311e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030fc:	f7ff f9dc 	bl	80024b8 <HAL_RCC_GetPCLK1Freq>
 8003100:	0003      	movs	r3, r0
 8003102:	61bb      	str	r3, [r7, #24]
        break;
 8003104:	e012      	b.n	800312c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003106:	4b27      	ldr	r3, [pc, #156]	; (80031a4 <UART_SetConfig+0x27c>)
 8003108:	61bb      	str	r3, [r7, #24]
        break;
 800310a:	e00f      	b.n	800312c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800310c:	f7ff f974 	bl	80023f8 <HAL_RCC_GetSysClockFreq>
 8003110:	0003      	movs	r3, r0
 8003112:	61bb      	str	r3, [r7, #24]
        break;
 8003114:	e00a      	b.n	800312c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	021b      	lsls	r3, r3, #8
 800311a:	61bb      	str	r3, [r7, #24]
        break;
 800311c:	e006      	b.n	800312c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003122:	231e      	movs	r3, #30
 8003124:	18fb      	adds	r3, r7, r3
 8003126:	2201      	movs	r2, #1
 8003128:	701a      	strb	r2, [r3, #0]
        break;
 800312a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d01e      	beq.n	8003170 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	085a      	lsrs	r2, r3, #1
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	18d2      	adds	r2, r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	0019      	movs	r1, r3
 8003142:	0010      	movs	r0, r2
 8003144:	f7fc fff2 	bl	800012c <__udivsi3>
 8003148:	0003      	movs	r3, r0
 800314a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	2b0f      	cmp	r3, #15
 8003150:	d90a      	bls.n	8003168 <UART_SetConfig+0x240>
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	2380      	movs	r3, #128	; 0x80
 8003156:	025b      	lsls	r3, r3, #9
 8003158:	429a      	cmp	r2, r3
 800315a:	d205      	bcs.n	8003168 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	b29a      	uxth	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	60da      	str	r2, [r3, #12]
 8003166:	e003      	b.n	8003170 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003168:	231e      	movs	r3, #30
 800316a:	18fb      	adds	r3, r7, r3
 800316c:	2201      	movs	r2, #1
 800316e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800317c:	231e      	movs	r3, #30
 800317e:	18fb      	adds	r3, r7, r3
 8003180:	781b      	ldrb	r3, [r3, #0]
}
 8003182:	0018      	movs	r0, r3
 8003184:	46bd      	mov	sp, r7
 8003186:	b008      	add	sp, #32
 8003188:	bd80      	pop	{r7, pc}
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	ffff69f3 	.word	0xffff69f3
 8003190:	ffffcfff 	.word	0xffffcfff
 8003194:	fffff4ff 	.word	0xfffff4ff
 8003198:	40013800 	.word	0x40013800
 800319c:	40021000 	.word	0x40021000
 80031a0:	40004400 	.word	0x40004400
 80031a4:	007a1200 	.word	0x007a1200

080031a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b4:	2201      	movs	r2, #1
 80031b6:	4013      	ands	r3, r2
 80031b8:	d00b      	beq.n	80031d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	4a4a      	ldr	r2, [pc, #296]	; (80032ec <UART_AdvFeatureConfig+0x144>)
 80031c2:	4013      	ands	r3, r2
 80031c4:	0019      	movs	r1, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d6:	2202      	movs	r2, #2
 80031d8:	4013      	ands	r3, r2
 80031da:	d00b      	beq.n	80031f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	4a43      	ldr	r2, [pc, #268]	; (80032f0 <UART_AdvFeatureConfig+0x148>)
 80031e4:	4013      	ands	r3, r2
 80031e6:	0019      	movs	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	2204      	movs	r2, #4
 80031fa:	4013      	ands	r3, r2
 80031fc:	d00b      	beq.n	8003216 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	4a3b      	ldr	r2, [pc, #236]	; (80032f4 <UART_AdvFeatureConfig+0x14c>)
 8003206:	4013      	ands	r3, r2
 8003208:	0019      	movs	r1, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	2208      	movs	r2, #8
 800321c:	4013      	ands	r3, r2
 800321e:	d00b      	beq.n	8003238 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4a34      	ldr	r2, [pc, #208]	; (80032f8 <UART_AdvFeatureConfig+0x150>)
 8003228:	4013      	ands	r3, r2
 800322a:	0019      	movs	r1, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	2210      	movs	r2, #16
 800323e:	4013      	ands	r3, r2
 8003240:	d00b      	beq.n	800325a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a2c      	ldr	r2, [pc, #176]	; (80032fc <UART_AdvFeatureConfig+0x154>)
 800324a:	4013      	ands	r3, r2
 800324c:	0019      	movs	r1, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	2220      	movs	r2, #32
 8003260:	4013      	ands	r3, r2
 8003262:	d00b      	beq.n	800327c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	4a25      	ldr	r2, [pc, #148]	; (8003300 <UART_AdvFeatureConfig+0x158>)
 800326c:	4013      	ands	r3, r2
 800326e:	0019      	movs	r1, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003280:	2240      	movs	r2, #64	; 0x40
 8003282:	4013      	ands	r3, r2
 8003284:	d01d      	beq.n	80032c2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	4a1d      	ldr	r2, [pc, #116]	; (8003304 <UART_AdvFeatureConfig+0x15c>)
 800328e:	4013      	ands	r3, r2
 8003290:	0019      	movs	r1, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032a2:	2380      	movs	r3, #128	; 0x80
 80032a4:	035b      	lsls	r3, r3, #13
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d10b      	bne.n	80032c2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	4a15      	ldr	r2, [pc, #84]	; (8003308 <UART_AdvFeatureConfig+0x160>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	0019      	movs	r1, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	430a      	orrs	r2, r1
 80032c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	2280      	movs	r2, #128	; 0x80
 80032c8:	4013      	ands	r3, r2
 80032ca:	d00b      	beq.n	80032e4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4a0e      	ldr	r2, [pc, #56]	; (800330c <UART_AdvFeatureConfig+0x164>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	0019      	movs	r1, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	605a      	str	r2, [r3, #4]
  }
}
 80032e4:	46c0      	nop			; (mov r8, r8)
 80032e6:	46bd      	mov	sp, r7
 80032e8:	b002      	add	sp, #8
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	fffdffff 	.word	0xfffdffff
 80032f0:	fffeffff 	.word	0xfffeffff
 80032f4:	fffbffff 	.word	0xfffbffff
 80032f8:	ffff7fff 	.word	0xffff7fff
 80032fc:	ffffefff 	.word	0xffffefff
 8003300:	ffffdfff 	.word	0xffffdfff
 8003304:	ffefffff 	.word	0xffefffff
 8003308:	ff9fffff 	.word	0xff9fffff
 800330c:	fff7ffff 	.word	0xfff7ffff

08003310 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b092      	sub	sp, #72	; 0x48
 8003314:	af02      	add	r7, sp, #8
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2284      	movs	r2, #132	; 0x84
 800331c:	2100      	movs	r1, #0
 800331e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003320:	f7fe fa12 	bl	8001748 <HAL_GetTick>
 8003324:	0003      	movs	r3, r0
 8003326:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2208      	movs	r2, #8
 8003330:	4013      	ands	r3, r2
 8003332:	2b08      	cmp	r3, #8
 8003334:	d12c      	bne.n	8003390 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003336:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003338:	2280      	movs	r2, #128	; 0x80
 800333a:	0391      	lsls	r1, r2, #14
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	4a46      	ldr	r2, [pc, #280]	; (8003458 <UART_CheckIdleState+0x148>)
 8003340:	9200      	str	r2, [sp, #0]
 8003342:	2200      	movs	r2, #0
 8003344:	f000 f88c 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 8003348:	1e03      	subs	r3, r0, #0
 800334a:	d021      	beq.n	8003390 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800334c:	f3ef 8310 	mrs	r3, PRIMASK
 8003350:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003354:	63bb      	str	r3, [r7, #56]	; 0x38
 8003356:	2301      	movs	r3, #1
 8003358:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800335a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335c:	f383 8810 	msr	PRIMASK, r3
}
 8003360:	46c0      	nop			; (mov r8, r8)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2180      	movs	r1, #128	; 0x80
 800336e:	438a      	bics	r2, r1
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003374:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003378:	f383 8810 	msr	PRIMASK, r3
}
 800337c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2278      	movs	r2, #120	; 0x78
 8003388:	2100      	movs	r1, #0
 800338a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e05f      	b.n	8003450 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2204      	movs	r2, #4
 8003398:	4013      	ands	r3, r2
 800339a:	2b04      	cmp	r3, #4
 800339c:	d146      	bne.n	800342c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800339e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033a0:	2280      	movs	r2, #128	; 0x80
 80033a2:	03d1      	lsls	r1, r2, #15
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	4a2c      	ldr	r2, [pc, #176]	; (8003458 <UART_CheckIdleState+0x148>)
 80033a8:	9200      	str	r2, [sp, #0]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f000 f858 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 80033b0:	1e03      	subs	r3, r0, #0
 80033b2:	d03b      	beq.n	800342c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b4:	f3ef 8310 	mrs	r3, PRIMASK
 80033b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80033ba:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033bc:	637b      	str	r3, [r7, #52]	; 0x34
 80033be:	2301      	movs	r3, #1
 80033c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f383 8810 	msr	PRIMASK, r3
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4921      	ldr	r1, [pc, #132]	; (800345c <UART_CheckIdleState+0x14c>)
 80033d6:	400a      	ands	r2, r1
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f383 8810 	msr	PRIMASK, r3
}
 80033e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033e6:	f3ef 8310 	mrs	r3, PRIMASK
 80033ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80033ec:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ee:	633b      	str	r3, [r7, #48]	; 0x30
 80033f0:	2301      	movs	r3, #1
 80033f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f383 8810 	msr	PRIMASK, r3
}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689a      	ldr	r2, [r3, #8]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2101      	movs	r1, #1
 8003408:	438a      	bics	r2, r1
 800340a:	609a      	str	r2, [r3, #8]
 800340c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	f383 8810 	msr	PRIMASK, r3
}
 8003416:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2280      	movs	r2, #128	; 0x80
 800341c:	2120      	movs	r1, #32
 800341e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2278      	movs	r2, #120	; 0x78
 8003424:	2100      	movs	r1, #0
 8003426:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e011      	b.n	8003450 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2220      	movs	r2, #32
 8003430:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	2120      	movs	r1, #32
 8003438:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2278      	movs	r2, #120	; 0x78
 800344a:	2100      	movs	r1, #0
 800344c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	0018      	movs	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	b010      	add	sp, #64	; 0x40
 8003456:	bd80      	pop	{r7, pc}
 8003458:	01ffffff 	.word	0x01ffffff
 800345c:	fffffedf 	.word	0xfffffedf

08003460 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	603b      	str	r3, [r7, #0]
 800346c:	1dfb      	adds	r3, r7, #7
 800346e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003470:	e04b      	b.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	3301      	adds	r3, #1
 8003476:	d048      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003478:	f7fe f966 	bl	8001748 <HAL_GetTick>
 800347c:	0002      	movs	r2, r0
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	429a      	cmp	r2, r3
 8003486:	d302      	bcc.n	800348e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e04b      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2204      	movs	r2, #4
 800349a:	4013      	ands	r3, r2
 800349c:	d035      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	2208      	movs	r2, #8
 80034a6:	4013      	ands	r3, r2
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d111      	bne.n	80034d0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2208      	movs	r2, #8
 80034b2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	0018      	movs	r0, r3
 80034b8:	f000 f83c 	bl	8003534 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2284      	movs	r2, #132	; 0x84
 80034c0:	2108      	movs	r1, #8
 80034c2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2278      	movs	r2, #120	; 0x78
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e02c      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	69da      	ldr	r2, [r3, #28]
 80034d6:	2380      	movs	r3, #128	; 0x80
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	401a      	ands	r2, r3
 80034dc:	2380      	movs	r3, #128	; 0x80
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d112      	bne.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2280      	movs	r2, #128	; 0x80
 80034ea:	0112      	lsls	r2, r2, #4
 80034ec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	0018      	movs	r0, r3
 80034f2:	f000 f81f 	bl	8003534 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2284      	movs	r2, #132	; 0x84
 80034fa:	2120      	movs	r1, #32
 80034fc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2278      	movs	r2, #120	; 0x78
 8003502:	2100      	movs	r1, #0
 8003504:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e00f      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69db      	ldr	r3, [r3, #28]
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	4013      	ands	r3, r2
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	425a      	negs	r2, r3
 800351a:	4153      	adcs	r3, r2
 800351c:	b2db      	uxtb	r3, r3
 800351e:	001a      	movs	r2, r3
 8003520:	1dfb      	adds	r3, r7, #7
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	429a      	cmp	r2, r3
 8003526:	d0a4      	beq.n	8003472 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	0018      	movs	r0, r3
 800352c:	46bd      	mov	sp, r7
 800352e:	b004      	add	sp, #16
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b08e      	sub	sp, #56	; 0x38
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800353c:	f3ef 8310 	mrs	r3, PRIMASK
 8003540:	617b      	str	r3, [r7, #20]
  return(result);
 8003542:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003544:	637b      	str	r3, [r7, #52]	; 0x34
 8003546:	2301      	movs	r3, #1
 8003548:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f383 8810 	msr	PRIMASK, r3
}
 8003550:	46c0      	nop			; (mov r8, r8)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4926      	ldr	r1, [pc, #152]	; (80035f8 <UART_EndRxTransfer+0xc4>)
 800355e:	400a      	ands	r2, r1
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003564:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	f383 8810 	msr	PRIMASK, r3
}
 800356c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800356e:	f3ef 8310 	mrs	r3, PRIMASK
 8003572:	623b      	str	r3, [r7, #32]
  return(result);
 8003574:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003576:	633b      	str	r3, [r7, #48]	; 0x30
 8003578:	2301      	movs	r3, #1
 800357a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	f383 8810 	msr	PRIMASK, r3
}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2101      	movs	r1, #1
 8003590:	438a      	bics	r2, r1
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003596:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359a:	f383 8810 	msr	PRIMASK, r3
}
 800359e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d118      	bne.n	80035da <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035a8:	f3ef 8310 	mrs	r3, PRIMASK
 80035ac:	60bb      	str	r3, [r7, #8]
  return(result);
 80035ae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035b2:	2301      	movs	r3, #1
 80035b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f383 8810 	msr	PRIMASK, r3
}
 80035bc:	46c0      	nop			; (mov r8, r8)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2110      	movs	r1, #16
 80035ca:	438a      	bics	r2, r1
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	f383 8810 	msr	PRIMASK, r3
}
 80035d8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2280      	movs	r2, #128	; 0x80
 80035de:	2120      	movs	r1, #32
 80035e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	669a      	str	r2, [r3, #104]	; 0x68
}
 80035ee:	46c0      	nop			; (mov r8, r8)
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b00e      	add	sp, #56	; 0x38
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	46c0      	nop			; (mov r8, r8)
 80035f8:	fffffedf 	.word	0xfffffedf

080035fc <siprintf>:
 80035fc:	b40e      	push	{r1, r2, r3}
 80035fe:	b500      	push	{lr}
 8003600:	490b      	ldr	r1, [pc, #44]	; (8003630 <siprintf+0x34>)
 8003602:	b09c      	sub	sp, #112	; 0x70
 8003604:	ab1d      	add	r3, sp, #116	; 0x74
 8003606:	9002      	str	r0, [sp, #8]
 8003608:	9006      	str	r0, [sp, #24]
 800360a:	9107      	str	r1, [sp, #28]
 800360c:	9104      	str	r1, [sp, #16]
 800360e:	4809      	ldr	r0, [pc, #36]	; (8003634 <siprintf+0x38>)
 8003610:	4909      	ldr	r1, [pc, #36]	; (8003638 <siprintf+0x3c>)
 8003612:	cb04      	ldmia	r3!, {r2}
 8003614:	9105      	str	r1, [sp, #20]
 8003616:	6800      	ldr	r0, [r0, #0]
 8003618:	a902      	add	r1, sp, #8
 800361a:	9301      	str	r3, [sp, #4]
 800361c:	f000 f9a2 	bl	8003964 <_svfiprintf_r>
 8003620:	2200      	movs	r2, #0
 8003622:	9b02      	ldr	r3, [sp, #8]
 8003624:	701a      	strb	r2, [r3, #0]
 8003626:	b01c      	add	sp, #112	; 0x70
 8003628:	bc08      	pop	{r3}
 800362a:	b003      	add	sp, #12
 800362c:	4718      	bx	r3
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	7fffffff 	.word	0x7fffffff
 8003634:	20000058 	.word	0x20000058
 8003638:	ffff0208 	.word	0xffff0208

0800363c <memset>:
 800363c:	0003      	movs	r3, r0
 800363e:	1882      	adds	r2, r0, r2
 8003640:	4293      	cmp	r3, r2
 8003642:	d100      	bne.n	8003646 <memset+0xa>
 8003644:	4770      	bx	lr
 8003646:	7019      	strb	r1, [r3, #0]
 8003648:	3301      	adds	r3, #1
 800364a:	e7f9      	b.n	8003640 <memset+0x4>

0800364c <__errno>:
 800364c:	4b01      	ldr	r3, [pc, #4]	; (8003654 <__errno+0x8>)
 800364e:	6818      	ldr	r0, [r3, #0]
 8003650:	4770      	bx	lr
 8003652:	46c0      	nop			; (mov r8, r8)
 8003654:	20000058 	.word	0x20000058

08003658 <__libc_init_array>:
 8003658:	b570      	push	{r4, r5, r6, lr}
 800365a:	2600      	movs	r6, #0
 800365c:	4c0c      	ldr	r4, [pc, #48]	; (8003690 <__libc_init_array+0x38>)
 800365e:	4d0d      	ldr	r5, [pc, #52]	; (8003694 <__libc_init_array+0x3c>)
 8003660:	1b64      	subs	r4, r4, r5
 8003662:	10a4      	asrs	r4, r4, #2
 8003664:	42a6      	cmp	r6, r4
 8003666:	d109      	bne.n	800367c <__libc_init_array+0x24>
 8003668:	2600      	movs	r6, #0
 800366a:	f000 fc6d 	bl	8003f48 <_init>
 800366e:	4c0a      	ldr	r4, [pc, #40]	; (8003698 <__libc_init_array+0x40>)
 8003670:	4d0a      	ldr	r5, [pc, #40]	; (800369c <__libc_init_array+0x44>)
 8003672:	1b64      	subs	r4, r4, r5
 8003674:	10a4      	asrs	r4, r4, #2
 8003676:	42a6      	cmp	r6, r4
 8003678:	d105      	bne.n	8003686 <__libc_init_array+0x2e>
 800367a:	bd70      	pop	{r4, r5, r6, pc}
 800367c:	00b3      	lsls	r3, r6, #2
 800367e:	58eb      	ldr	r3, [r5, r3]
 8003680:	4798      	blx	r3
 8003682:	3601      	adds	r6, #1
 8003684:	e7ee      	b.n	8003664 <__libc_init_array+0xc>
 8003686:	00b3      	lsls	r3, r6, #2
 8003688:	58eb      	ldr	r3, [r5, r3]
 800368a:	4798      	blx	r3
 800368c:	3601      	adds	r6, #1
 800368e:	e7f2      	b.n	8003676 <__libc_init_array+0x1e>
 8003690:	08004074 	.word	0x08004074
 8003694:	08004074 	.word	0x08004074
 8003698:	08004078 	.word	0x08004078
 800369c:	08004074 	.word	0x08004074

080036a0 <__retarget_lock_acquire_recursive>:
 80036a0:	4770      	bx	lr

080036a2 <__retarget_lock_release_recursive>:
 80036a2:	4770      	bx	lr

080036a4 <_free_r>:
 80036a4:	b570      	push	{r4, r5, r6, lr}
 80036a6:	0005      	movs	r5, r0
 80036a8:	2900      	cmp	r1, #0
 80036aa:	d010      	beq.n	80036ce <_free_r+0x2a>
 80036ac:	1f0c      	subs	r4, r1, #4
 80036ae:	6823      	ldr	r3, [r4, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	da00      	bge.n	80036b6 <_free_r+0x12>
 80036b4:	18e4      	adds	r4, r4, r3
 80036b6:	0028      	movs	r0, r5
 80036b8:	f000 f8e2 	bl	8003880 <__malloc_lock>
 80036bc:	4a1d      	ldr	r2, [pc, #116]	; (8003734 <_free_r+0x90>)
 80036be:	6813      	ldr	r3, [r2, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d105      	bne.n	80036d0 <_free_r+0x2c>
 80036c4:	6063      	str	r3, [r4, #4]
 80036c6:	6014      	str	r4, [r2, #0]
 80036c8:	0028      	movs	r0, r5
 80036ca:	f000 f8e1 	bl	8003890 <__malloc_unlock>
 80036ce:	bd70      	pop	{r4, r5, r6, pc}
 80036d0:	42a3      	cmp	r3, r4
 80036d2:	d908      	bls.n	80036e6 <_free_r+0x42>
 80036d4:	6820      	ldr	r0, [r4, #0]
 80036d6:	1821      	adds	r1, r4, r0
 80036d8:	428b      	cmp	r3, r1
 80036da:	d1f3      	bne.n	80036c4 <_free_r+0x20>
 80036dc:	6819      	ldr	r1, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	1809      	adds	r1, r1, r0
 80036e2:	6021      	str	r1, [r4, #0]
 80036e4:	e7ee      	b.n	80036c4 <_free_r+0x20>
 80036e6:	001a      	movs	r2, r3
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <_free_r+0x4e>
 80036ee:	42a3      	cmp	r3, r4
 80036f0:	d9f9      	bls.n	80036e6 <_free_r+0x42>
 80036f2:	6811      	ldr	r1, [r2, #0]
 80036f4:	1850      	adds	r0, r2, r1
 80036f6:	42a0      	cmp	r0, r4
 80036f8:	d10b      	bne.n	8003712 <_free_r+0x6e>
 80036fa:	6820      	ldr	r0, [r4, #0]
 80036fc:	1809      	adds	r1, r1, r0
 80036fe:	1850      	adds	r0, r2, r1
 8003700:	6011      	str	r1, [r2, #0]
 8003702:	4283      	cmp	r3, r0
 8003704:	d1e0      	bne.n	80036c8 <_free_r+0x24>
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	1841      	adds	r1, r0, r1
 800370c:	6011      	str	r1, [r2, #0]
 800370e:	6053      	str	r3, [r2, #4]
 8003710:	e7da      	b.n	80036c8 <_free_r+0x24>
 8003712:	42a0      	cmp	r0, r4
 8003714:	d902      	bls.n	800371c <_free_r+0x78>
 8003716:	230c      	movs	r3, #12
 8003718:	602b      	str	r3, [r5, #0]
 800371a:	e7d5      	b.n	80036c8 <_free_r+0x24>
 800371c:	6820      	ldr	r0, [r4, #0]
 800371e:	1821      	adds	r1, r4, r0
 8003720:	428b      	cmp	r3, r1
 8003722:	d103      	bne.n	800372c <_free_r+0x88>
 8003724:	6819      	ldr	r1, [r3, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	1809      	adds	r1, r1, r0
 800372a:	6021      	str	r1, [r4, #0]
 800372c:	6063      	str	r3, [r4, #4]
 800372e:	6054      	str	r4, [r2, #4]
 8003730:	e7ca      	b.n	80036c8 <_free_r+0x24>
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	200002a8 	.word	0x200002a8

08003738 <sbrk_aligned>:
 8003738:	b570      	push	{r4, r5, r6, lr}
 800373a:	4e0f      	ldr	r6, [pc, #60]	; (8003778 <sbrk_aligned+0x40>)
 800373c:	000d      	movs	r5, r1
 800373e:	6831      	ldr	r1, [r6, #0]
 8003740:	0004      	movs	r4, r0
 8003742:	2900      	cmp	r1, #0
 8003744:	d102      	bne.n	800374c <sbrk_aligned+0x14>
 8003746:	f000 fba1 	bl	8003e8c <_sbrk_r>
 800374a:	6030      	str	r0, [r6, #0]
 800374c:	0029      	movs	r1, r5
 800374e:	0020      	movs	r0, r4
 8003750:	f000 fb9c 	bl	8003e8c <_sbrk_r>
 8003754:	1c43      	adds	r3, r0, #1
 8003756:	d00a      	beq.n	800376e <sbrk_aligned+0x36>
 8003758:	2303      	movs	r3, #3
 800375a:	1cc5      	adds	r5, r0, #3
 800375c:	439d      	bics	r5, r3
 800375e:	42a8      	cmp	r0, r5
 8003760:	d007      	beq.n	8003772 <sbrk_aligned+0x3a>
 8003762:	1a29      	subs	r1, r5, r0
 8003764:	0020      	movs	r0, r4
 8003766:	f000 fb91 	bl	8003e8c <_sbrk_r>
 800376a:	3001      	adds	r0, #1
 800376c:	d101      	bne.n	8003772 <sbrk_aligned+0x3a>
 800376e:	2501      	movs	r5, #1
 8003770:	426d      	negs	r5, r5
 8003772:	0028      	movs	r0, r5
 8003774:	bd70      	pop	{r4, r5, r6, pc}
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	200002ac 	.word	0x200002ac

0800377c <_malloc_r>:
 800377c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800377e:	2203      	movs	r2, #3
 8003780:	1ccb      	adds	r3, r1, #3
 8003782:	4393      	bics	r3, r2
 8003784:	3308      	adds	r3, #8
 8003786:	0006      	movs	r6, r0
 8003788:	001f      	movs	r7, r3
 800378a:	2b0c      	cmp	r3, #12
 800378c:	d238      	bcs.n	8003800 <_malloc_r+0x84>
 800378e:	270c      	movs	r7, #12
 8003790:	42b9      	cmp	r1, r7
 8003792:	d837      	bhi.n	8003804 <_malloc_r+0x88>
 8003794:	0030      	movs	r0, r6
 8003796:	f000 f873 	bl	8003880 <__malloc_lock>
 800379a:	4b38      	ldr	r3, [pc, #224]	; (800387c <_malloc_r+0x100>)
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	001c      	movs	r4, r3
 80037a2:	2c00      	cmp	r4, #0
 80037a4:	d133      	bne.n	800380e <_malloc_r+0x92>
 80037a6:	0039      	movs	r1, r7
 80037a8:	0030      	movs	r0, r6
 80037aa:	f7ff ffc5 	bl	8003738 <sbrk_aligned>
 80037ae:	0004      	movs	r4, r0
 80037b0:	1c43      	adds	r3, r0, #1
 80037b2:	d15e      	bne.n	8003872 <_malloc_r+0xf6>
 80037b4:	9b00      	ldr	r3, [sp, #0]
 80037b6:	681c      	ldr	r4, [r3, #0]
 80037b8:	0025      	movs	r5, r4
 80037ba:	2d00      	cmp	r5, #0
 80037bc:	d14e      	bne.n	800385c <_malloc_r+0xe0>
 80037be:	2c00      	cmp	r4, #0
 80037c0:	d051      	beq.n	8003866 <_malloc_r+0xea>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	0029      	movs	r1, r5
 80037c6:	18e3      	adds	r3, r4, r3
 80037c8:	0030      	movs	r0, r6
 80037ca:	9301      	str	r3, [sp, #4]
 80037cc:	f000 fb5e 	bl	8003e8c <_sbrk_r>
 80037d0:	9b01      	ldr	r3, [sp, #4]
 80037d2:	4283      	cmp	r3, r0
 80037d4:	d147      	bne.n	8003866 <_malloc_r+0xea>
 80037d6:	6823      	ldr	r3, [r4, #0]
 80037d8:	0030      	movs	r0, r6
 80037da:	1aff      	subs	r7, r7, r3
 80037dc:	0039      	movs	r1, r7
 80037de:	f7ff ffab 	bl	8003738 <sbrk_aligned>
 80037e2:	3001      	adds	r0, #1
 80037e4:	d03f      	beq.n	8003866 <_malloc_r+0xea>
 80037e6:	6823      	ldr	r3, [r4, #0]
 80037e8:	19db      	adds	r3, r3, r7
 80037ea:	6023      	str	r3, [r4, #0]
 80037ec:	9b00      	ldr	r3, [sp, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d040      	beq.n	8003876 <_malloc_r+0xfa>
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	42a2      	cmp	r2, r4
 80037f8:	d133      	bne.n	8003862 <_malloc_r+0xe6>
 80037fa:	2200      	movs	r2, #0
 80037fc:	605a      	str	r2, [r3, #4]
 80037fe:	e014      	b.n	800382a <_malloc_r+0xae>
 8003800:	2b00      	cmp	r3, #0
 8003802:	dac5      	bge.n	8003790 <_malloc_r+0x14>
 8003804:	230c      	movs	r3, #12
 8003806:	2500      	movs	r5, #0
 8003808:	6033      	str	r3, [r6, #0]
 800380a:	0028      	movs	r0, r5
 800380c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800380e:	6821      	ldr	r1, [r4, #0]
 8003810:	1bc9      	subs	r1, r1, r7
 8003812:	d420      	bmi.n	8003856 <_malloc_r+0xda>
 8003814:	290b      	cmp	r1, #11
 8003816:	d918      	bls.n	800384a <_malloc_r+0xce>
 8003818:	19e2      	adds	r2, r4, r7
 800381a:	6027      	str	r7, [r4, #0]
 800381c:	42a3      	cmp	r3, r4
 800381e:	d112      	bne.n	8003846 <_malloc_r+0xca>
 8003820:	9b00      	ldr	r3, [sp, #0]
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	6863      	ldr	r3, [r4, #4]
 8003826:	6011      	str	r1, [r2, #0]
 8003828:	6053      	str	r3, [r2, #4]
 800382a:	0030      	movs	r0, r6
 800382c:	0025      	movs	r5, r4
 800382e:	f000 f82f 	bl	8003890 <__malloc_unlock>
 8003832:	2207      	movs	r2, #7
 8003834:	350b      	adds	r5, #11
 8003836:	1d23      	adds	r3, r4, #4
 8003838:	4395      	bics	r5, r2
 800383a:	1aea      	subs	r2, r5, r3
 800383c:	429d      	cmp	r5, r3
 800383e:	d0e4      	beq.n	800380a <_malloc_r+0x8e>
 8003840:	1b5b      	subs	r3, r3, r5
 8003842:	50a3      	str	r3, [r4, r2]
 8003844:	e7e1      	b.n	800380a <_malloc_r+0x8e>
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	e7ec      	b.n	8003824 <_malloc_r+0xa8>
 800384a:	6862      	ldr	r2, [r4, #4]
 800384c:	42a3      	cmp	r3, r4
 800384e:	d1d5      	bne.n	80037fc <_malloc_r+0x80>
 8003850:	9b00      	ldr	r3, [sp, #0]
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	e7e9      	b.n	800382a <_malloc_r+0xae>
 8003856:	0023      	movs	r3, r4
 8003858:	6864      	ldr	r4, [r4, #4]
 800385a:	e7a2      	b.n	80037a2 <_malloc_r+0x26>
 800385c:	002c      	movs	r4, r5
 800385e:	686d      	ldr	r5, [r5, #4]
 8003860:	e7ab      	b.n	80037ba <_malloc_r+0x3e>
 8003862:	0013      	movs	r3, r2
 8003864:	e7c4      	b.n	80037f0 <_malloc_r+0x74>
 8003866:	230c      	movs	r3, #12
 8003868:	0030      	movs	r0, r6
 800386a:	6033      	str	r3, [r6, #0]
 800386c:	f000 f810 	bl	8003890 <__malloc_unlock>
 8003870:	e7cb      	b.n	800380a <_malloc_r+0x8e>
 8003872:	6027      	str	r7, [r4, #0]
 8003874:	e7d9      	b.n	800382a <_malloc_r+0xae>
 8003876:	605b      	str	r3, [r3, #4]
 8003878:	deff      	udf	#255	; 0xff
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	200002a8 	.word	0x200002a8

08003880 <__malloc_lock>:
 8003880:	b510      	push	{r4, lr}
 8003882:	4802      	ldr	r0, [pc, #8]	; (800388c <__malloc_lock+0xc>)
 8003884:	f7ff ff0c 	bl	80036a0 <__retarget_lock_acquire_recursive>
 8003888:	bd10      	pop	{r4, pc}
 800388a:	46c0      	nop			; (mov r8, r8)
 800388c:	200002a4 	.word	0x200002a4

08003890 <__malloc_unlock>:
 8003890:	b510      	push	{r4, lr}
 8003892:	4802      	ldr	r0, [pc, #8]	; (800389c <__malloc_unlock+0xc>)
 8003894:	f7ff ff05 	bl	80036a2 <__retarget_lock_release_recursive>
 8003898:	bd10      	pop	{r4, pc}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	200002a4 	.word	0x200002a4

080038a0 <__ssputs_r>:
 80038a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038a2:	b085      	sub	sp, #20
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	9203      	str	r2, [sp, #12]
 80038a8:	688e      	ldr	r6, [r1, #8]
 80038aa:	9a01      	ldr	r2, [sp, #4]
 80038ac:	0007      	movs	r7, r0
 80038ae:	000c      	movs	r4, r1
 80038b0:	680b      	ldr	r3, [r1, #0]
 80038b2:	4296      	cmp	r6, r2
 80038b4:	d831      	bhi.n	800391a <__ssputs_r+0x7a>
 80038b6:	898a      	ldrh	r2, [r1, #12]
 80038b8:	2190      	movs	r1, #144	; 0x90
 80038ba:	00c9      	lsls	r1, r1, #3
 80038bc:	420a      	tst	r2, r1
 80038be:	d029      	beq.n	8003914 <__ssputs_r+0x74>
 80038c0:	2003      	movs	r0, #3
 80038c2:	6921      	ldr	r1, [r4, #16]
 80038c4:	1a5b      	subs	r3, r3, r1
 80038c6:	9302      	str	r3, [sp, #8]
 80038c8:	6963      	ldr	r3, [r4, #20]
 80038ca:	4343      	muls	r3, r0
 80038cc:	0fdd      	lsrs	r5, r3, #31
 80038ce:	18ed      	adds	r5, r5, r3
 80038d0:	9b01      	ldr	r3, [sp, #4]
 80038d2:	9802      	ldr	r0, [sp, #8]
 80038d4:	3301      	adds	r3, #1
 80038d6:	181b      	adds	r3, r3, r0
 80038d8:	106d      	asrs	r5, r5, #1
 80038da:	42ab      	cmp	r3, r5
 80038dc:	d900      	bls.n	80038e0 <__ssputs_r+0x40>
 80038de:	001d      	movs	r5, r3
 80038e0:	0552      	lsls	r2, r2, #21
 80038e2:	d529      	bpl.n	8003938 <__ssputs_r+0x98>
 80038e4:	0029      	movs	r1, r5
 80038e6:	0038      	movs	r0, r7
 80038e8:	f7ff ff48 	bl	800377c <_malloc_r>
 80038ec:	1e06      	subs	r6, r0, #0
 80038ee:	d02d      	beq.n	800394c <__ssputs_r+0xac>
 80038f0:	9a02      	ldr	r2, [sp, #8]
 80038f2:	6921      	ldr	r1, [r4, #16]
 80038f4:	f000 fae7 	bl	8003ec6 <memcpy>
 80038f8:	89a2      	ldrh	r2, [r4, #12]
 80038fa:	4b19      	ldr	r3, [pc, #100]	; (8003960 <__ssputs_r+0xc0>)
 80038fc:	401a      	ands	r2, r3
 80038fe:	2380      	movs	r3, #128	; 0x80
 8003900:	4313      	orrs	r3, r2
 8003902:	81a3      	strh	r3, [r4, #12]
 8003904:	9b02      	ldr	r3, [sp, #8]
 8003906:	6126      	str	r6, [r4, #16]
 8003908:	18f6      	adds	r6, r6, r3
 800390a:	6026      	str	r6, [r4, #0]
 800390c:	6165      	str	r5, [r4, #20]
 800390e:	9e01      	ldr	r6, [sp, #4]
 8003910:	1aed      	subs	r5, r5, r3
 8003912:	60a5      	str	r5, [r4, #8]
 8003914:	9b01      	ldr	r3, [sp, #4]
 8003916:	429e      	cmp	r6, r3
 8003918:	d900      	bls.n	800391c <__ssputs_r+0x7c>
 800391a:	9e01      	ldr	r6, [sp, #4]
 800391c:	0032      	movs	r2, r6
 800391e:	9903      	ldr	r1, [sp, #12]
 8003920:	6820      	ldr	r0, [r4, #0]
 8003922:	f000 fa9f 	bl	8003e64 <memmove>
 8003926:	2000      	movs	r0, #0
 8003928:	68a3      	ldr	r3, [r4, #8]
 800392a:	1b9b      	subs	r3, r3, r6
 800392c:	60a3      	str	r3, [r4, #8]
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	199b      	adds	r3, r3, r6
 8003932:	6023      	str	r3, [r4, #0]
 8003934:	b005      	add	sp, #20
 8003936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003938:	002a      	movs	r2, r5
 800393a:	0038      	movs	r0, r7
 800393c:	f000 facc 	bl	8003ed8 <_realloc_r>
 8003940:	1e06      	subs	r6, r0, #0
 8003942:	d1df      	bne.n	8003904 <__ssputs_r+0x64>
 8003944:	0038      	movs	r0, r7
 8003946:	6921      	ldr	r1, [r4, #16]
 8003948:	f7ff feac 	bl	80036a4 <_free_r>
 800394c:	230c      	movs	r3, #12
 800394e:	2001      	movs	r0, #1
 8003950:	603b      	str	r3, [r7, #0]
 8003952:	89a2      	ldrh	r2, [r4, #12]
 8003954:	3334      	adds	r3, #52	; 0x34
 8003956:	4313      	orrs	r3, r2
 8003958:	81a3      	strh	r3, [r4, #12]
 800395a:	4240      	negs	r0, r0
 800395c:	e7ea      	b.n	8003934 <__ssputs_r+0x94>
 800395e:	46c0      	nop			; (mov r8, r8)
 8003960:	fffffb7f 	.word	0xfffffb7f

08003964 <_svfiprintf_r>:
 8003964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003966:	b0a1      	sub	sp, #132	; 0x84
 8003968:	9003      	str	r0, [sp, #12]
 800396a:	001d      	movs	r5, r3
 800396c:	898b      	ldrh	r3, [r1, #12]
 800396e:	000f      	movs	r7, r1
 8003970:	0016      	movs	r6, r2
 8003972:	061b      	lsls	r3, r3, #24
 8003974:	d511      	bpl.n	800399a <_svfiprintf_r+0x36>
 8003976:	690b      	ldr	r3, [r1, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d10e      	bne.n	800399a <_svfiprintf_r+0x36>
 800397c:	2140      	movs	r1, #64	; 0x40
 800397e:	f7ff fefd 	bl	800377c <_malloc_r>
 8003982:	6038      	str	r0, [r7, #0]
 8003984:	6138      	str	r0, [r7, #16]
 8003986:	2800      	cmp	r0, #0
 8003988:	d105      	bne.n	8003996 <_svfiprintf_r+0x32>
 800398a:	230c      	movs	r3, #12
 800398c:	9a03      	ldr	r2, [sp, #12]
 800398e:	3801      	subs	r0, #1
 8003990:	6013      	str	r3, [r2, #0]
 8003992:	b021      	add	sp, #132	; 0x84
 8003994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003996:	2340      	movs	r3, #64	; 0x40
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	2300      	movs	r3, #0
 800399c:	ac08      	add	r4, sp, #32
 800399e:	6163      	str	r3, [r4, #20]
 80039a0:	3320      	adds	r3, #32
 80039a2:	7663      	strb	r3, [r4, #25]
 80039a4:	3310      	adds	r3, #16
 80039a6:	76a3      	strb	r3, [r4, #26]
 80039a8:	9507      	str	r5, [sp, #28]
 80039aa:	0035      	movs	r5, r6
 80039ac:	782b      	ldrb	r3, [r5, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <_svfiprintf_r+0x52>
 80039b2:	2b25      	cmp	r3, #37	; 0x25
 80039b4:	d148      	bne.n	8003a48 <_svfiprintf_r+0xe4>
 80039b6:	1bab      	subs	r3, r5, r6
 80039b8:	9305      	str	r3, [sp, #20]
 80039ba:	42b5      	cmp	r5, r6
 80039bc:	d00b      	beq.n	80039d6 <_svfiprintf_r+0x72>
 80039be:	0032      	movs	r2, r6
 80039c0:	0039      	movs	r1, r7
 80039c2:	9803      	ldr	r0, [sp, #12]
 80039c4:	f7ff ff6c 	bl	80038a0 <__ssputs_r>
 80039c8:	3001      	adds	r0, #1
 80039ca:	d100      	bne.n	80039ce <_svfiprintf_r+0x6a>
 80039cc:	e0af      	b.n	8003b2e <_svfiprintf_r+0x1ca>
 80039ce:	6963      	ldr	r3, [r4, #20]
 80039d0:	9a05      	ldr	r2, [sp, #20]
 80039d2:	189b      	adds	r3, r3, r2
 80039d4:	6163      	str	r3, [r4, #20]
 80039d6:	782b      	ldrb	r3, [r5, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d100      	bne.n	80039de <_svfiprintf_r+0x7a>
 80039dc:	e0a7      	b.n	8003b2e <_svfiprintf_r+0x1ca>
 80039de:	2201      	movs	r2, #1
 80039e0:	2300      	movs	r3, #0
 80039e2:	4252      	negs	r2, r2
 80039e4:	6062      	str	r2, [r4, #4]
 80039e6:	a904      	add	r1, sp, #16
 80039e8:	3254      	adds	r2, #84	; 0x54
 80039ea:	1852      	adds	r2, r2, r1
 80039ec:	1c6e      	adds	r6, r5, #1
 80039ee:	6023      	str	r3, [r4, #0]
 80039f0:	60e3      	str	r3, [r4, #12]
 80039f2:	60a3      	str	r3, [r4, #8]
 80039f4:	7013      	strb	r3, [r2, #0]
 80039f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80039f8:	4b55      	ldr	r3, [pc, #340]	; (8003b50 <_svfiprintf_r+0x1ec>)
 80039fa:	2205      	movs	r2, #5
 80039fc:	0018      	movs	r0, r3
 80039fe:	7831      	ldrb	r1, [r6, #0]
 8003a00:	9305      	str	r3, [sp, #20]
 8003a02:	f000 fa55 	bl	8003eb0 <memchr>
 8003a06:	1c75      	adds	r5, r6, #1
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	d11f      	bne.n	8003a4c <_svfiprintf_r+0xe8>
 8003a0c:	6822      	ldr	r2, [r4, #0]
 8003a0e:	06d3      	lsls	r3, r2, #27
 8003a10:	d504      	bpl.n	8003a1c <_svfiprintf_r+0xb8>
 8003a12:	2353      	movs	r3, #83	; 0x53
 8003a14:	a904      	add	r1, sp, #16
 8003a16:	185b      	adds	r3, r3, r1
 8003a18:	2120      	movs	r1, #32
 8003a1a:	7019      	strb	r1, [r3, #0]
 8003a1c:	0713      	lsls	r3, r2, #28
 8003a1e:	d504      	bpl.n	8003a2a <_svfiprintf_r+0xc6>
 8003a20:	2353      	movs	r3, #83	; 0x53
 8003a22:	a904      	add	r1, sp, #16
 8003a24:	185b      	adds	r3, r3, r1
 8003a26:	212b      	movs	r1, #43	; 0x2b
 8003a28:	7019      	strb	r1, [r3, #0]
 8003a2a:	7833      	ldrb	r3, [r6, #0]
 8003a2c:	2b2a      	cmp	r3, #42	; 0x2a
 8003a2e:	d016      	beq.n	8003a5e <_svfiprintf_r+0xfa>
 8003a30:	0035      	movs	r5, r6
 8003a32:	2100      	movs	r1, #0
 8003a34:	200a      	movs	r0, #10
 8003a36:	68e3      	ldr	r3, [r4, #12]
 8003a38:	782a      	ldrb	r2, [r5, #0]
 8003a3a:	1c6e      	adds	r6, r5, #1
 8003a3c:	3a30      	subs	r2, #48	; 0x30
 8003a3e:	2a09      	cmp	r2, #9
 8003a40:	d94e      	bls.n	8003ae0 <_svfiprintf_r+0x17c>
 8003a42:	2900      	cmp	r1, #0
 8003a44:	d111      	bne.n	8003a6a <_svfiprintf_r+0x106>
 8003a46:	e017      	b.n	8003a78 <_svfiprintf_r+0x114>
 8003a48:	3501      	adds	r5, #1
 8003a4a:	e7af      	b.n	80039ac <_svfiprintf_r+0x48>
 8003a4c:	9b05      	ldr	r3, [sp, #20]
 8003a4e:	6822      	ldr	r2, [r4, #0]
 8003a50:	1ac0      	subs	r0, r0, r3
 8003a52:	2301      	movs	r3, #1
 8003a54:	4083      	lsls	r3, r0
 8003a56:	4313      	orrs	r3, r2
 8003a58:	002e      	movs	r6, r5
 8003a5a:	6023      	str	r3, [r4, #0]
 8003a5c:	e7cc      	b.n	80039f8 <_svfiprintf_r+0x94>
 8003a5e:	9b07      	ldr	r3, [sp, #28]
 8003a60:	1d19      	adds	r1, r3, #4
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	9107      	str	r1, [sp, #28]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	db01      	blt.n	8003a6e <_svfiprintf_r+0x10a>
 8003a6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8003a6c:	e004      	b.n	8003a78 <_svfiprintf_r+0x114>
 8003a6e:	425b      	negs	r3, r3
 8003a70:	60e3      	str	r3, [r4, #12]
 8003a72:	2302      	movs	r3, #2
 8003a74:	4313      	orrs	r3, r2
 8003a76:	6023      	str	r3, [r4, #0]
 8003a78:	782b      	ldrb	r3, [r5, #0]
 8003a7a:	2b2e      	cmp	r3, #46	; 0x2e
 8003a7c:	d10a      	bne.n	8003a94 <_svfiprintf_r+0x130>
 8003a7e:	786b      	ldrb	r3, [r5, #1]
 8003a80:	2b2a      	cmp	r3, #42	; 0x2a
 8003a82:	d135      	bne.n	8003af0 <_svfiprintf_r+0x18c>
 8003a84:	9b07      	ldr	r3, [sp, #28]
 8003a86:	3502      	adds	r5, #2
 8003a88:	1d1a      	adds	r2, r3, #4
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	9207      	str	r2, [sp, #28]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	db2b      	blt.n	8003aea <_svfiprintf_r+0x186>
 8003a92:	9309      	str	r3, [sp, #36]	; 0x24
 8003a94:	4e2f      	ldr	r6, [pc, #188]	; (8003b54 <_svfiprintf_r+0x1f0>)
 8003a96:	2203      	movs	r2, #3
 8003a98:	0030      	movs	r0, r6
 8003a9a:	7829      	ldrb	r1, [r5, #0]
 8003a9c:	f000 fa08 	bl	8003eb0 <memchr>
 8003aa0:	2800      	cmp	r0, #0
 8003aa2:	d006      	beq.n	8003ab2 <_svfiprintf_r+0x14e>
 8003aa4:	2340      	movs	r3, #64	; 0x40
 8003aa6:	1b80      	subs	r0, r0, r6
 8003aa8:	4083      	lsls	r3, r0
 8003aaa:	6822      	ldr	r2, [r4, #0]
 8003aac:	3501      	adds	r5, #1
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	6023      	str	r3, [r4, #0]
 8003ab2:	7829      	ldrb	r1, [r5, #0]
 8003ab4:	2206      	movs	r2, #6
 8003ab6:	4828      	ldr	r0, [pc, #160]	; (8003b58 <_svfiprintf_r+0x1f4>)
 8003ab8:	1c6e      	adds	r6, r5, #1
 8003aba:	7621      	strb	r1, [r4, #24]
 8003abc:	f000 f9f8 	bl	8003eb0 <memchr>
 8003ac0:	2800      	cmp	r0, #0
 8003ac2:	d03c      	beq.n	8003b3e <_svfiprintf_r+0x1da>
 8003ac4:	4b25      	ldr	r3, [pc, #148]	; (8003b5c <_svfiprintf_r+0x1f8>)
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d125      	bne.n	8003b16 <_svfiprintf_r+0x1b2>
 8003aca:	2207      	movs	r2, #7
 8003acc:	9b07      	ldr	r3, [sp, #28]
 8003ace:	3307      	adds	r3, #7
 8003ad0:	4393      	bics	r3, r2
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	9307      	str	r3, [sp, #28]
 8003ad6:	6963      	ldr	r3, [r4, #20]
 8003ad8:	9a04      	ldr	r2, [sp, #16]
 8003ada:	189b      	adds	r3, r3, r2
 8003adc:	6163      	str	r3, [r4, #20]
 8003ade:	e764      	b.n	80039aa <_svfiprintf_r+0x46>
 8003ae0:	4343      	muls	r3, r0
 8003ae2:	0035      	movs	r5, r6
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	189b      	adds	r3, r3, r2
 8003ae8:	e7a6      	b.n	8003a38 <_svfiprintf_r+0xd4>
 8003aea:	2301      	movs	r3, #1
 8003aec:	425b      	negs	r3, r3
 8003aee:	e7d0      	b.n	8003a92 <_svfiprintf_r+0x12e>
 8003af0:	2300      	movs	r3, #0
 8003af2:	200a      	movs	r0, #10
 8003af4:	001a      	movs	r2, r3
 8003af6:	3501      	adds	r5, #1
 8003af8:	6063      	str	r3, [r4, #4]
 8003afa:	7829      	ldrb	r1, [r5, #0]
 8003afc:	1c6e      	adds	r6, r5, #1
 8003afe:	3930      	subs	r1, #48	; 0x30
 8003b00:	2909      	cmp	r1, #9
 8003b02:	d903      	bls.n	8003b0c <_svfiprintf_r+0x1a8>
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0c5      	beq.n	8003a94 <_svfiprintf_r+0x130>
 8003b08:	9209      	str	r2, [sp, #36]	; 0x24
 8003b0a:	e7c3      	b.n	8003a94 <_svfiprintf_r+0x130>
 8003b0c:	4342      	muls	r2, r0
 8003b0e:	0035      	movs	r5, r6
 8003b10:	2301      	movs	r3, #1
 8003b12:	1852      	adds	r2, r2, r1
 8003b14:	e7f1      	b.n	8003afa <_svfiprintf_r+0x196>
 8003b16:	aa07      	add	r2, sp, #28
 8003b18:	9200      	str	r2, [sp, #0]
 8003b1a:	0021      	movs	r1, r4
 8003b1c:	003a      	movs	r2, r7
 8003b1e:	4b10      	ldr	r3, [pc, #64]	; (8003b60 <_svfiprintf_r+0x1fc>)
 8003b20:	9803      	ldr	r0, [sp, #12]
 8003b22:	e000      	b.n	8003b26 <_svfiprintf_r+0x1c2>
 8003b24:	bf00      	nop
 8003b26:	9004      	str	r0, [sp, #16]
 8003b28:	9b04      	ldr	r3, [sp, #16]
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	d1d3      	bne.n	8003ad6 <_svfiprintf_r+0x172>
 8003b2e:	89bb      	ldrh	r3, [r7, #12]
 8003b30:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003b32:	065b      	lsls	r3, r3, #25
 8003b34:	d400      	bmi.n	8003b38 <_svfiprintf_r+0x1d4>
 8003b36:	e72c      	b.n	8003992 <_svfiprintf_r+0x2e>
 8003b38:	2001      	movs	r0, #1
 8003b3a:	4240      	negs	r0, r0
 8003b3c:	e729      	b.n	8003992 <_svfiprintf_r+0x2e>
 8003b3e:	aa07      	add	r2, sp, #28
 8003b40:	9200      	str	r2, [sp, #0]
 8003b42:	0021      	movs	r1, r4
 8003b44:	003a      	movs	r2, r7
 8003b46:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <_svfiprintf_r+0x1fc>)
 8003b48:	9803      	ldr	r0, [sp, #12]
 8003b4a:	f000 f87b 	bl	8003c44 <_printf_i>
 8003b4e:	e7ea      	b.n	8003b26 <_svfiprintf_r+0x1c2>
 8003b50:	08004040 	.word	0x08004040
 8003b54:	08004046 	.word	0x08004046
 8003b58:	0800404a 	.word	0x0800404a
 8003b5c:	00000000 	.word	0x00000000
 8003b60:	080038a1 	.word	0x080038a1

08003b64 <_printf_common>:
 8003b64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b66:	0016      	movs	r6, r2
 8003b68:	9301      	str	r3, [sp, #4]
 8003b6a:	688a      	ldr	r2, [r1, #8]
 8003b6c:	690b      	ldr	r3, [r1, #16]
 8003b6e:	000c      	movs	r4, r1
 8003b70:	9000      	str	r0, [sp, #0]
 8003b72:	4293      	cmp	r3, r2
 8003b74:	da00      	bge.n	8003b78 <_printf_common+0x14>
 8003b76:	0013      	movs	r3, r2
 8003b78:	0022      	movs	r2, r4
 8003b7a:	6033      	str	r3, [r6, #0]
 8003b7c:	3243      	adds	r2, #67	; 0x43
 8003b7e:	7812      	ldrb	r2, [r2, #0]
 8003b80:	2a00      	cmp	r2, #0
 8003b82:	d001      	beq.n	8003b88 <_printf_common+0x24>
 8003b84:	3301      	adds	r3, #1
 8003b86:	6033      	str	r3, [r6, #0]
 8003b88:	6823      	ldr	r3, [r4, #0]
 8003b8a:	069b      	lsls	r3, r3, #26
 8003b8c:	d502      	bpl.n	8003b94 <_printf_common+0x30>
 8003b8e:	6833      	ldr	r3, [r6, #0]
 8003b90:	3302      	adds	r3, #2
 8003b92:	6033      	str	r3, [r6, #0]
 8003b94:	6822      	ldr	r2, [r4, #0]
 8003b96:	2306      	movs	r3, #6
 8003b98:	0015      	movs	r5, r2
 8003b9a:	401d      	ands	r5, r3
 8003b9c:	421a      	tst	r2, r3
 8003b9e:	d027      	beq.n	8003bf0 <_printf_common+0x8c>
 8003ba0:	0023      	movs	r3, r4
 8003ba2:	3343      	adds	r3, #67	; 0x43
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	1e5a      	subs	r2, r3, #1
 8003ba8:	4193      	sbcs	r3, r2
 8003baa:	6822      	ldr	r2, [r4, #0]
 8003bac:	0692      	lsls	r2, r2, #26
 8003bae:	d430      	bmi.n	8003c12 <_printf_common+0xae>
 8003bb0:	0022      	movs	r2, r4
 8003bb2:	9901      	ldr	r1, [sp, #4]
 8003bb4:	9800      	ldr	r0, [sp, #0]
 8003bb6:	9d08      	ldr	r5, [sp, #32]
 8003bb8:	3243      	adds	r2, #67	; 0x43
 8003bba:	47a8      	blx	r5
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	d025      	beq.n	8003c0c <_printf_common+0xa8>
 8003bc0:	2206      	movs	r2, #6
 8003bc2:	6823      	ldr	r3, [r4, #0]
 8003bc4:	2500      	movs	r5, #0
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b04      	cmp	r3, #4
 8003bca:	d105      	bne.n	8003bd8 <_printf_common+0x74>
 8003bcc:	6833      	ldr	r3, [r6, #0]
 8003bce:	68e5      	ldr	r5, [r4, #12]
 8003bd0:	1aed      	subs	r5, r5, r3
 8003bd2:	43eb      	mvns	r3, r5
 8003bd4:	17db      	asrs	r3, r3, #31
 8003bd6:	401d      	ands	r5, r3
 8003bd8:	68a3      	ldr	r3, [r4, #8]
 8003bda:	6922      	ldr	r2, [r4, #16]
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	dd01      	ble.n	8003be4 <_printf_common+0x80>
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	18ed      	adds	r5, r5, r3
 8003be4:	2600      	movs	r6, #0
 8003be6:	42b5      	cmp	r5, r6
 8003be8:	d120      	bne.n	8003c2c <_printf_common+0xc8>
 8003bea:	2000      	movs	r0, #0
 8003bec:	e010      	b.n	8003c10 <_printf_common+0xac>
 8003bee:	3501      	adds	r5, #1
 8003bf0:	68e3      	ldr	r3, [r4, #12]
 8003bf2:	6832      	ldr	r2, [r6, #0]
 8003bf4:	1a9b      	subs	r3, r3, r2
 8003bf6:	42ab      	cmp	r3, r5
 8003bf8:	ddd2      	ble.n	8003ba0 <_printf_common+0x3c>
 8003bfa:	0022      	movs	r2, r4
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	9901      	ldr	r1, [sp, #4]
 8003c00:	9800      	ldr	r0, [sp, #0]
 8003c02:	9f08      	ldr	r7, [sp, #32]
 8003c04:	3219      	adds	r2, #25
 8003c06:	47b8      	blx	r7
 8003c08:	3001      	adds	r0, #1
 8003c0a:	d1f0      	bne.n	8003bee <_printf_common+0x8a>
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	4240      	negs	r0, r0
 8003c10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c12:	2030      	movs	r0, #48	; 0x30
 8003c14:	18e1      	adds	r1, r4, r3
 8003c16:	3143      	adds	r1, #67	; 0x43
 8003c18:	7008      	strb	r0, [r1, #0]
 8003c1a:	0021      	movs	r1, r4
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	3145      	adds	r1, #69	; 0x45
 8003c20:	7809      	ldrb	r1, [r1, #0]
 8003c22:	18a2      	adds	r2, r4, r2
 8003c24:	3243      	adds	r2, #67	; 0x43
 8003c26:	3302      	adds	r3, #2
 8003c28:	7011      	strb	r1, [r2, #0]
 8003c2a:	e7c1      	b.n	8003bb0 <_printf_common+0x4c>
 8003c2c:	0022      	movs	r2, r4
 8003c2e:	2301      	movs	r3, #1
 8003c30:	9901      	ldr	r1, [sp, #4]
 8003c32:	9800      	ldr	r0, [sp, #0]
 8003c34:	9f08      	ldr	r7, [sp, #32]
 8003c36:	321a      	adds	r2, #26
 8003c38:	47b8      	blx	r7
 8003c3a:	3001      	adds	r0, #1
 8003c3c:	d0e6      	beq.n	8003c0c <_printf_common+0xa8>
 8003c3e:	3601      	adds	r6, #1
 8003c40:	e7d1      	b.n	8003be6 <_printf_common+0x82>
	...

08003c44 <_printf_i>:
 8003c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c46:	b08b      	sub	sp, #44	; 0x2c
 8003c48:	9206      	str	r2, [sp, #24]
 8003c4a:	000a      	movs	r2, r1
 8003c4c:	3243      	adds	r2, #67	; 0x43
 8003c4e:	9307      	str	r3, [sp, #28]
 8003c50:	9005      	str	r0, [sp, #20]
 8003c52:	9204      	str	r2, [sp, #16]
 8003c54:	7e0a      	ldrb	r2, [r1, #24]
 8003c56:	000c      	movs	r4, r1
 8003c58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003c5a:	2a78      	cmp	r2, #120	; 0x78
 8003c5c:	d809      	bhi.n	8003c72 <_printf_i+0x2e>
 8003c5e:	2a62      	cmp	r2, #98	; 0x62
 8003c60:	d80b      	bhi.n	8003c7a <_printf_i+0x36>
 8003c62:	2a00      	cmp	r2, #0
 8003c64:	d100      	bne.n	8003c68 <_printf_i+0x24>
 8003c66:	e0be      	b.n	8003de6 <_printf_i+0x1a2>
 8003c68:	497c      	ldr	r1, [pc, #496]	; (8003e5c <_printf_i+0x218>)
 8003c6a:	9103      	str	r1, [sp, #12]
 8003c6c:	2a58      	cmp	r2, #88	; 0x58
 8003c6e:	d100      	bne.n	8003c72 <_printf_i+0x2e>
 8003c70:	e093      	b.n	8003d9a <_printf_i+0x156>
 8003c72:	0026      	movs	r6, r4
 8003c74:	3642      	adds	r6, #66	; 0x42
 8003c76:	7032      	strb	r2, [r6, #0]
 8003c78:	e022      	b.n	8003cc0 <_printf_i+0x7c>
 8003c7a:	0010      	movs	r0, r2
 8003c7c:	3863      	subs	r0, #99	; 0x63
 8003c7e:	2815      	cmp	r0, #21
 8003c80:	d8f7      	bhi.n	8003c72 <_printf_i+0x2e>
 8003c82:	f7fc fa49 	bl	8000118 <__gnu_thumb1_case_shi>
 8003c86:	0016      	.short	0x0016
 8003c88:	fff6001f 	.word	0xfff6001f
 8003c8c:	fff6fff6 	.word	0xfff6fff6
 8003c90:	001ffff6 	.word	0x001ffff6
 8003c94:	fff6fff6 	.word	0xfff6fff6
 8003c98:	fff6fff6 	.word	0xfff6fff6
 8003c9c:	003600a3 	.word	0x003600a3
 8003ca0:	fff60083 	.word	0xfff60083
 8003ca4:	00b4fff6 	.word	0x00b4fff6
 8003ca8:	0036fff6 	.word	0x0036fff6
 8003cac:	fff6fff6 	.word	0xfff6fff6
 8003cb0:	0087      	.short	0x0087
 8003cb2:	0026      	movs	r6, r4
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	3642      	adds	r6, #66	; 0x42
 8003cb8:	1d11      	adds	r1, r2, #4
 8003cba:	6019      	str	r1, [r3, #0]
 8003cbc:	6813      	ldr	r3, [r2, #0]
 8003cbe:	7033      	strb	r3, [r6, #0]
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e0a2      	b.n	8003e0a <_printf_i+0x1c6>
 8003cc4:	6818      	ldr	r0, [r3, #0]
 8003cc6:	6809      	ldr	r1, [r1, #0]
 8003cc8:	1d02      	adds	r2, r0, #4
 8003cca:	060d      	lsls	r5, r1, #24
 8003ccc:	d50b      	bpl.n	8003ce6 <_printf_i+0xa2>
 8003cce:	6805      	ldr	r5, [r0, #0]
 8003cd0:	601a      	str	r2, [r3, #0]
 8003cd2:	2d00      	cmp	r5, #0
 8003cd4:	da03      	bge.n	8003cde <_printf_i+0x9a>
 8003cd6:	232d      	movs	r3, #45	; 0x2d
 8003cd8:	9a04      	ldr	r2, [sp, #16]
 8003cda:	426d      	negs	r5, r5
 8003cdc:	7013      	strb	r3, [r2, #0]
 8003cde:	4b5f      	ldr	r3, [pc, #380]	; (8003e5c <_printf_i+0x218>)
 8003ce0:	270a      	movs	r7, #10
 8003ce2:	9303      	str	r3, [sp, #12]
 8003ce4:	e01b      	b.n	8003d1e <_printf_i+0xda>
 8003ce6:	6805      	ldr	r5, [r0, #0]
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	0649      	lsls	r1, r1, #25
 8003cec:	d5f1      	bpl.n	8003cd2 <_printf_i+0x8e>
 8003cee:	b22d      	sxth	r5, r5
 8003cf0:	e7ef      	b.n	8003cd2 <_printf_i+0x8e>
 8003cf2:	680d      	ldr	r5, [r1, #0]
 8003cf4:	6819      	ldr	r1, [r3, #0]
 8003cf6:	1d08      	adds	r0, r1, #4
 8003cf8:	6018      	str	r0, [r3, #0]
 8003cfa:	062e      	lsls	r6, r5, #24
 8003cfc:	d501      	bpl.n	8003d02 <_printf_i+0xbe>
 8003cfe:	680d      	ldr	r5, [r1, #0]
 8003d00:	e003      	b.n	8003d0a <_printf_i+0xc6>
 8003d02:	066d      	lsls	r5, r5, #25
 8003d04:	d5fb      	bpl.n	8003cfe <_printf_i+0xba>
 8003d06:	680d      	ldr	r5, [r1, #0]
 8003d08:	b2ad      	uxth	r5, r5
 8003d0a:	4b54      	ldr	r3, [pc, #336]	; (8003e5c <_printf_i+0x218>)
 8003d0c:	2708      	movs	r7, #8
 8003d0e:	9303      	str	r3, [sp, #12]
 8003d10:	2a6f      	cmp	r2, #111	; 0x6f
 8003d12:	d000      	beq.n	8003d16 <_printf_i+0xd2>
 8003d14:	3702      	adds	r7, #2
 8003d16:	0023      	movs	r3, r4
 8003d18:	2200      	movs	r2, #0
 8003d1a:	3343      	adds	r3, #67	; 0x43
 8003d1c:	701a      	strb	r2, [r3, #0]
 8003d1e:	6863      	ldr	r3, [r4, #4]
 8003d20:	60a3      	str	r3, [r4, #8]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	db03      	blt.n	8003d2e <_printf_i+0xea>
 8003d26:	2104      	movs	r1, #4
 8003d28:	6822      	ldr	r2, [r4, #0]
 8003d2a:	438a      	bics	r2, r1
 8003d2c:	6022      	str	r2, [r4, #0]
 8003d2e:	2d00      	cmp	r5, #0
 8003d30:	d102      	bne.n	8003d38 <_printf_i+0xf4>
 8003d32:	9e04      	ldr	r6, [sp, #16]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00c      	beq.n	8003d52 <_printf_i+0x10e>
 8003d38:	9e04      	ldr	r6, [sp, #16]
 8003d3a:	0028      	movs	r0, r5
 8003d3c:	0039      	movs	r1, r7
 8003d3e:	f7fc fa7b 	bl	8000238 <__aeabi_uidivmod>
 8003d42:	9b03      	ldr	r3, [sp, #12]
 8003d44:	3e01      	subs	r6, #1
 8003d46:	5c5b      	ldrb	r3, [r3, r1]
 8003d48:	7033      	strb	r3, [r6, #0]
 8003d4a:	002b      	movs	r3, r5
 8003d4c:	0005      	movs	r5, r0
 8003d4e:	429f      	cmp	r7, r3
 8003d50:	d9f3      	bls.n	8003d3a <_printf_i+0xf6>
 8003d52:	2f08      	cmp	r7, #8
 8003d54:	d109      	bne.n	8003d6a <_printf_i+0x126>
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	07db      	lsls	r3, r3, #31
 8003d5a:	d506      	bpl.n	8003d6a <_printf_i+0x126>
 8003d5c:	6862      	ldr	r2, [r4, #4]
 8003d5e:	6923      	ldr	r3, [r4, #16]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	dc02      	bgt.n	8003d6a <_printf_i+0x126>
 8003d64:	2330      	movs	r3, #48	; 0x30
 8003d66:	3e01      	subs	r6, #1
 8003d68:	7033      	strb	r3, [r6, #0]
 8003d6a:	9b04      	ldr	r3, [sp, #16]
 8003d6c:	1b9b      	subs	r3, r3, r6
 8003d6e:	6123      	str	r3, [r4, #16]
 8003d70:	9b07      	ldr	r3, [sp, #28]
 8003d72:	0021      	movs	r1, r4
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	9805      	ldr	r0, [sp, #20]
 8003d78:	9b06      	ldr	r3, [sp, #24]
 8003d7a:	aa09      	add	r2, sp, #36	; 0x24
 8003d7c:	f7ff fef2 	bl	8003b64 <_printf_common>
 8003d80:	3001      	adds	r0, #1
 8003d82:	d147      	bne.n	8003e14 <_printf_i+0x1d0>
 8003d84:	2001      	movs	r0, #1
 8003d86:	4240      	negs	r0, r0
 8003d88:	b00b      	add	sp, #44	; 0x2c
 8003d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	6809      	ldr	r1, [r1, #0]
 8003d90:	430a      	orrs	r2, r1
 8003d92:	6022      	str	r2, [r4, #0]
 8003d94:	2278      	movs	r2, #120	; 0x78
 8003d96:	4932      	ldr	r1, [pc, #200]	; (8003e60 <_printf_i+0x21c>)
 8003d98:	9103      	str	r1, [sp, #12]
 8003d9a:	0021      	movs	r1, r4
 8003d9c:	3145      	adds	r1, #69	; 0x45
 8003d9e:	700a      	strb	r2, [r1, #0]
 8003da0:	6819      	ldr	r1, [r3, #0]
 8003da2:	6822      	ldr	r2, [r4, #0]
 8003da4:	c920      	ldmia	r1!, {r5}
 8003da6:	0610      	lsls	r0, r2, #24
 8003da8:	d402      	bmi.n	8003db0 <_printf_i+0x16c>
 8003daa:	0650      	lsls	r0, r2, #25
 8003dac:	d500      	bpl.n	8003db0 <_printf_i+0x16c>
 8003dae:	b2ad      	uxth	r5, r5
 8003db0:	6019      	str	r1, [r3, #0]
 8003db2:	07d3      	lsls	r3, r2, #31
 8003db4:	d502      	bpl.n	8003dbc <_printf_i+0x178>
 8003db6:	2320      	movs	r3, #32
 8003db8:	4313      	orrs	r3, r2
 8003dba:	6023      	str	r3, [r4, #0]
 8003dbc:	2710      	movs	r7, #16
 8003dbe:	2d00      	cmp	r5, #0
 8003dc0:	d1a9      	bne.n	8003d16 <_printf_i+0xd2>
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	6823      	ldr	r3, [r4, #0]
 8003dc6:	4393      	bics	r3, r2
 8003dc8:	6023      	str	r3, [r4, #0]
 8003dca:	e7a4      	b.n	8003d16 <_printf_i+0xd2>
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	680d      	ldr	r5, [r1, #0]
 8003dd0:	1d10      	adds	r0, r2, #4
 8003dd2:	6949      	ldr	r1, [r1, #20]
 8003dd4:	6018      	str	r0, [r3, #0]
 8003dd6:	6813      	ldr	r3, [r2, #0]
 8003dd8:	062e      	lsls	r6, r5, #24
 8003dda:	d501      	bpl.n	8003de0 <_printf_i+0x19c>
 8003ddc:	6019      	str	r1, [r3, #0]
 8003dde:	e002      	b.n	8003de6 <_printf_i+0x1a2>
 8003de0:	066d      	lsls	r5, r5, #25
 8003de2:	d5fb      	bpl.n	8003ddc <_printf_i+0x198>
 8003de4:	8019      	strh	r1, [r3, #0]
 8003de6:	2300      	movs	r3, #0
 8003de8:	9e04      	ldr	r6, [sp, #16]
 8003dea:	6123      	str	r3, [r4, #16]
 8003dec:	e7c0      	b.n	8003d70 <_printf_i+0x12c>
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	1d11      	adds	r1, r2, #4
 8003df2:	6019      	str	r1, [r3, #0]
 8003df4:	6816      	ldr	r6, [r2, #0]
 8003df6:	2100      	movs	r1, #0
 8003df8:	0030      	movs	r0, r6
 8003dfa:	6862      	ldr	r2, [r4, #4]
 8003dfc:	f000 f858 	bl	8003eb0 <memchr>
 8003e00:	2800      	cmp	r0, #0
 8003e02:	d001      	beq.n	8003e08 <_printf_i+0x1c4>
 8003e04:	1b80      	subs	r0, r0, r6
 8003e06:	6060      	str	r0, [r4, #4]
 8003e08:	6863      	ldr	r3, [r4, #4]
 8003e0a:	6123      	str	r3, [r4, #16]
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	9a04      	ldr	r2, [sp, #16]
 8003e10:	7013      	strb	r3, [r2, #0]
 8003e12:	e7ad      	b.n	8003d70 <_printf_i+0x12c>
 8003e14:	0032      	movs	r2, r6
 8003e16:	6923      	ldr	r3, [r4, #16]
 8003e18:	9906      	ldr	r1, [sp, #24]
 8003e1a:	9805      	ldr	r0, [sp, #20]
 8003e1c:	9d07      	ldr	r5, [sp, #28]
 8003e1e:	47a8      	blx	r5
 8003e20:	3001      	adds	r0, #1
 8003e22:	d0af      	beq.n	8003d84 <_printf_i+0x140>
 8003e24:	6823      	ldr	r3, [r4, #0]
 8003e26:	079b      	lsls	r3, r3, #30
 8003e28:	d415      	bmi.n	8003e56 <_printf_i+0x212>
 8003e2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e2c:	68e0      	ldr	r0, [r4, #12]
 8003e2e:	4298      	cmp	r0, r3
 8003e30:	daaa      	bge.n	8003d88 <_printf_i+0x144>
 8003e32:	0018      	movs	r0, r3
 8003e34:	e7a8      	b.n	8003d88 <_printf_i+0x144>
 8003e36:	0022      	movs	r2, r4
 8003e38:	2301      	movs	r3, #1
 8003e3a:	9906      	ldr	r1, [sp, #24]
 8003e3c:	9805      	ldr	r0, [sp, #20]
 8003e3e:	9e07      	ldr	r6, [sp, #28]
 8003e40:	3219      	adds	r2, #25
 8003e42:	47b0      	blx	r6
 8003e44:	3001      	adds	r0, #1
 8003e46:	d09d      	beq.n	8003d84 <_printf_i+0x140>
 8003e48:	3501      	adds	r5, #1
 8003e4a:	68e3      	ldr	r3, [r4, #12]
 8003e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	42ab      	cmp	r3, r5
 8003e52:	dcf0      	bgt.n	8003e36 <_printf_i+0x1f2>
 8003e54:	e7e9      	b.n	8003e2a <_printf_i+0x1e6>
 8003e56:	2500      	movs	r5, #0
 8003e58:	e7f7      	b.n	8003e4a <_printf_i+0x206>
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	08004051 	.word	0x08004051
 8003e60:	08004062 	.word	0x08004062

08003e64 <memmove>:
 8003e64:	b510      	push	{r4, lr}
 8003e66:	4288      	cmp	r0, r1
 8003e68:	d902      	bls.n	8003e70 <memmove+0xc>
 8003e6a:	188b      	adds	r3, r1, r2
 8003e6c:	4298      	cmp	r0, r3
 8003e6e:	d303      	bcc.n	8003e78 <memmove+0x14>
 8003e70:	2300      	movs	r3, #0
 8003e72:	e007      	b.n	8003e84 <memmove+0x20>
 8003e74:	5c8b      	ldrb	r3, [r1, r2]
 8003e76:	5483      	strb	r3, [r0, r2]
 8003e78:	3a01      	subs	r2, #1
 8003e7a:	d2fb      	bcs.n	8003e74 <memmove+0x10>
 8003e7c:	bd10      	pop	{r4, pc}
 8003e7e:	5ccc      	ldrb	r4, [r1, r3]
 8003e80:	54c4      	strb	r4, [r0, r3]
 8003e82:	3301      	adds	r3, #1
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d1fa      	bne.n	8003e7e <memmove+0x1a>
 8003e88:	e7f8      	b.n	8003e7c <memmove+0x18>
	...

08003e8c <_sbrk_r>:
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	b570      	push	{r4, r5, r6, lr}
 8003e90:	4d06      	ldr	r5, [pc, #24]	; (8003eac <_sbrk_r+0x20>)
 8003e92:	0004      	movs	r4, r0
 8003e94:	0008      	movs	r0, r1
 8003e96:	602b      	str	r3, [r5, #0]
 8003e98:	f7fd fb96 	bl	80015c8 <_sbrk>
 8003e9c:	1c43      	adds	r3, r0, #1
 8003e9e:	d103      	bne.n	8003ea8 <_sbrk_r+0x1c>
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d000      	beq.n	8003ea8 <_sbrk_r+0x1c>
 8003ea6:	6023      	str	r3, [r4, #0]
 8003ea8:	bd70      	pop	{r4, r5, r6, pc}
 8003eaa:	46c0      	nop			; (mov r8, r8)
 8003eac:	200002a0 	.word	0x200002a0

08003eb0 <memchr>:
 8003eb0:	b2c9      	uxtb	r1, r1
 8003eb2:	1882      	adds	r2, r0, r2
 8003eb4:	4290      	cmp	r0, r2
 8003eb6:	d101      	bne.n	8003ebc <memchr+0xc>
 8003eb8:	2000      	movs	r0, #0
 8003eba:	4770      	bx	lr
 8003ebc:	7803      	ldrb	r3, [r0, #0]
 8003ebe:	428b      	cmp	r3, r1
 8003ec0:	d0fb      	beq.n	8003eba <memchr+0xa>
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	e7f6      	b.n	8003eb4 <memchr+0x4>

08003ec6 <memcpy>:
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	b510      	push	{r4, lr}
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d100      	bne.n	8003ed0 <memcpy+0xa>
 8003ece:	bd10      	pop	{r4, pc}
 8003ed0:	5ccc      	ldrb	r4, [r1, r3]
 8003ed2:	54c4      	strb	r4, [r0, r3]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	e7f8      	b.n	8003eca <memcpy+0x4>

08003ed8 <_realloc_r>:
 8003ed8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003eda:	0007      	movs	r7, r0
 8003edc:	000e      	movs	r6, r1
 8003ede:	0014      	movs	r4, r2
 8003ee0:	2900      	cmp	r1, #0
 8003ee2:	d105      	bne.n	8003ef0 <_realloc_r+0x18>
 8003ee4:	0011      	movs	r1, r2
 8003ee6:	f7ff fc49 	bl	800377c <_malloc_r>
 8003eea:	0005      	movs	r5, r0
 8003eec:	0028      	movs	r0, r5
 8003eee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ef0:	2a00      	cmp	r2, #0
 8003ef2:	d103      	bne.n	8003efc <_realloc_r+0x24>
 8003ef4:	f7ff fbd6 	bl	80036a4 <_free_r>
 8003ef8:	0025      	movs	r5, r4
 8003efa:	e7f7      	b.n	8003eec <_realloc_r+0x14>
 8003efc:	f000 f81b 	bl	8003f36 <_malloc_usable_size_r>
 8003f00:	9001      	str	r0, [sp, #4]
 8003f02:	4284      	cmp	r4, r0
 8003f04:	d803      	bhi.n	8003f0e <_realloc_r+0x36>
 8003f06:	0035      	movs	r5, r6
 8003f08:	0843      	lsrs	r3, r0, #1
 8003f0a:	42a3      	cmp	r3, r4
 8003f0c:	d3ee      	bcc.n	8003eec <_realloc_r+0x14>
 8003f0e:	0021      	movs	r1, r4
 8003f10:	0038      	movs	r0, r7
 8003f12:	f7ff fc33 	bl	800377c <_malloc_r>
 8003f16:	1e05      	subs	r5, r0, #0
 8003f18:	d0e8      	beq.n	8003eec <_realloc_r+0x14>
 8003f1a:	9b01      	ldr	r3, [sp, #4]
 8003f1c:	0022      	movs	r2, r4
 8003f1e:	429c      	cmp	r4, r3
 8003f20:	d900      	bls.n	8003f24 <_realloc_r+0x4c>
 8003f22:	001a      	movs	r2, r3
 8003f24:	0031      	movs	r1, r6
 8003f26:	0028      	movs	r0, r5
 8003f28:	f7ff ffcd 	bl	8003ec6 <memcpy>
 8003f2c:	0031      	movs	r1, r6
 8003f2e:	0038      	movs	r0, r7
 8003f30:	f7ff fbb8 	bl	80036a4 <_free_r>
 8003f34:	e7da      	b.n	8003eec <_realloc_r+0x14>

08003f36 <_malloc_usable_size_r>:
 8003f36:	1f0b      	subs	r3, r1, #4
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	1f18      	subs	r0, r3, #4
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	da01      	bge.n	8003f44 <_malloc_usable_size_r+0xe>
 8003f40:	580b      	ldr	r3, [r1, r0]
 8003f42:	18c0      	adds	r0, r0, r3
 8003f44:	4770      	bx	lr
	...

08003f48 <_init>:
 8003f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f4a:	46c0      	nop			; (mov r8, r8)
 8003f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f4e:	bc08      	pop	{r3}
 8003f50:	469e      	mov	lr, r3
 8003f52:	4770      	bx	lr

08003f54 <_fini>:
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f5a:	bc08      	pop	{r3}
 8003f5c:	469e      	mov	lr, r3
 8003f5e:	4770      	bx	lr
