This repository Implements a Merge Sort Hardware Accelerator in System Verilog and C++ using Xilinx Vivado and Vitis-HLS .
