 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 03:49:40 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.12
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3172
  Leaf Cell Count:              32422
  Buf/Inv Cell Count:            2340
  Buf Cell Count:                 432
  Inv Cell Count:                1908
  CT Buf/Inv Cell Count:          252
  Combinational Cell Count:     25235
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250404.249304
  Noncombinational Area:
                        171727.257738
  Buf/Inv Area:          17256.038643
  Total Buffer Area:          6429.08
  Total Inverter Area:       10826.96
  Macro/Black Box Area:      0.000000
  Net Area:              88164.606752
  Net XLength        :      850569.88
  Net YLength        :      826579.88
  -----------------------------------
  Cell Area:            422131.507042
  Design Area:          510296.113794
  Net Length        :      1677149.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34306
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              149.09
  -----------------------------------------
  Overall Compile Time:              367.58
  Overall Compile Wall Clock Time:   378.91

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
