/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  reg [7:0] _01_;
  wire [11:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_37z;
  wire [8:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [4:0] celloutsig_0_85z;
  wire celloutsig_0_89z;
  wire [7:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [27:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_48z = celloutsig_0_33z[1] | ~(celloutsig_0_44z);
  assign celloutsig_0_5z = in_data[59] | ~(in_data[47]);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_5z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[28]);
  assign celloutsig_0_35z = celloutsig_0_22z[3] ^ celloutsig_0_26z;
  assign celloutsig_0_43z = celloutsig_0_11z ^ celloutsig_0_42z;
  assign celloutsig_0_50z = celloutsig_0_35z ^ celloutsig_0_47z;
  assign celloutsig_0_83z = celloutsig_0_11z ^ celloutsig_0_15z[3];
  assign celloutsig_0_89z = celloutsig_0_54z[0] ^ celloutsig_0_48z;
  assign celloutsig_1_6z = celloutsig_1_4z[0] ^ celloutsig_1_4z[1];
  assign celloutsig_1_9z = celloutsig_1_2z[12] ^ celloutsig_1_1z;
  assign celloutsig_0_17z = celloutsig_0_0z ^ celloutsig_0_8z[7];
  assign celloutsig_0_20z = celloutsig_0_2z[8] ^ celloutsig_0_8z[1];
  assign celloutsig_0_21z = celloutsig_0_12z ^ celloutsig_0_7z[0];
  assign celloutsig_0_26z = celloutsig_0_1z ^ celloutsig_0_7z[0];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 8'h00;
    else _01_ <= { _00_[7:1], celloutsig_0_43z };
  reg [11:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 12'h000;
    else _20_ <= { celloutsig_0_2z[13:8], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _02_[11:10], _00_[7:1], _02_[2:0] } = _20_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_8z[4:1];
  assign celloutsig_0_0z = in_data[87:84] == in_data[75:72];
  assign celloutsig_0_34z = { celloutsig_0_24z[2:0], celloutsig_0_30z, celloutsig_0_4z } == { celloutsig_0_17z, celloutsig_0_24z };
  assign celloutsig_0_42z = { celloutsig_0_31z[0], celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_37z } == { celloutsig_0_39z[8:3], celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_4z = in_data[86:83] == { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_17z } == { celloutsig_0_7z[0], celloutsig_0_31z };
  assign celloutsig_0_46z = celloutsig_0_27z[8:0] == { _01_[5:1], celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_47z = celloutsig_0_14z[5:0] == { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_46z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_56z = { celloutsig_0_15z[1:0], celloutsig_0_50z, celloutsig_0_30z, celloutsig_0_30z } == { celloutsig_0_22z[6], _03_ };
  assign celloutsig_1_10z = celloutsig_1_2z[10:2] == { in_data[136:133], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_11z = { celloutsig_1_2z[12:8], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z } == { in_data[169:162], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_18z = { celloutsig_0_0z, _02_[11:10], _00_[7:1], _02_[2:0], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_17z } == { _03_, _03_, _02_[11:10], _00_[7:1], _02_[2:0], _03_ };
  assign celloutsig_0_25z = { in_data[50:47], celloutsig_0_15z } == { _00_[3], celloutsig_0_12z, celloutsig_0_21z, _03_, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_29z = celloutsig_0_8z[5:1] == { celloutsig_0_7z[1], celloutsig_0_24z };
  assign celloutsig_0_37z = celloutsig_0_22z[3] ? { celloutsig_0_10z[13:10], celloutsig_0_30z } : celloutsig_0_15z;
  assign celloutsig_0_7z = celloutsig_0_0z ? _00_[4:1] : { _02_[10], _00_[7], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_82z = celloutsig_0_19z ? { in_data[31:29], celloutsig_0_34z } : celloutsig_0_2z[11:8];
  assign celloutsig_0_85z = celloutsig_0_56z ? { celloutsig_0_58z, celloutsig_0_82z } : { in_data[70:68], celloutsig_0_9z, celloutsig_0_83z };
  assign celloutsig_0_8z = celloutsig_0_7z[1] ? { _00_[3:1], _02_[2:0], celloutsig_0_0z, celloutsig_0_4z } : { _00_[6:1], _02_[2:1] };
  assign celloutsig_1_4z = celloutsig_1_3z ? { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } : in_data[117:114];
  assign celloutsig_1_18z = celloutsig_1_12z[2] ? { celloutsig_1_2z[5:1], celloutsig_1_9z } : { celloutsig_1_8z, 1'h0, celloutsig_1_12z[1:0], celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_0_3z = celloutsig_0_0z ? { in_data[31:30], 2'h3 } : { celloutsig_0_2z[4:2], celloutsig_0_1z };
  assign celloutsig_0_39z = - { celloutsig_0_10z[16:9], celloutsig_0_18z };
  assign celloutsig_0_96z = - { celloutsig_0_89z, _03_ };
  assign celloutsig_1_2z = - { in_data[123:108], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = - { in_data[141:140], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_10z = - { celloutsig_0_7z[3:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_15z = - celloutsig_1_2z[16:12];
  assign celloutsig_0_15z = - { celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_2z = - in_data[62:48];
  assign celloutsig_0_22z = - { celloutsig_0_20z, _03_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_24z = - celloutsig_0_22z[8:5];
  assign celloutsig_0_27z = - { celloutsig_0_3z[1], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_12z, _03_, celloutsig_0_25z };
  assign celloutsig_0_31z = - { _00_[1], _02_[2:0], celloutsig_0_20z };
  assign celloutsig_0_40z = | celloutsig_0_3z[3:1];
  assign celloutsig_0_58z = | { celloutsig_0_24z[3:2], celloutsig_0_2z[10:6] };
  assign celloutsig_0_97z = | celloutsig_0_85z[2:0];
  assign celloutsig_1_0z = | in_data[163:153];
  assign celloutsig_0_9z = | celloutsig_0_8z[6:1];
  assign celloutsig_1_3z = | in_data[137:123];
  assign celloutsig_1_8z = | celloutsig_1_2z[15:6];
  assign celloutsig_0_12z = | celloutsig_0_2z[10:6];
  assign celloutsig_0_30z = | celloutsig_0_2z[12:4];
  assign celloutsig_0_54z = { _02_[11:10], _00_[7] } ~^ celloutsig_0_31z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z } ~^ { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_7z } ~^ { celloutsig_1_12z[2:1], celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_1z, _03_ } ~^ celloutsig_0_10z[8:2];
  assign celloutsig_0_33z = celloutsig_0_15z ~^ { celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_30z };
  assign celloutsig_1_1z = ~((in_data[175] & in_data[108]) | (in_data[142] & in_data[143]));
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_1z) | (celloutsig_1_12z[2] & celloutsig_1_12z[2]));
  assign celloutsig_1_17z = ~((celloutsig_1_10z & celloutsig_1_15z[0]) | (celloutsig_1_14z & celloutsig_1_15z[0]));
  assign celloutsig_0_19z = ~((in_data[64] & celloutsig_0_11z) | (celloutsig_0_15z[3] & celloutsig_0_3z[0]));
  assign _00_[0] = celloutsig_0_43z;
  assign _02_[9:3] = _00_[7:1];
  assign { out_data[133:128], out_data[123:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
