Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  5 11:14:48 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   666 |
|    Minimum number of control sets                        |   666 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3578 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   666 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   166 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |   484 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              78 |           38 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            5440 |         2390 |
| Yes          | No                    | Yes                    |             260 |          158 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |                          Enable Signal                         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[99][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[82][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[83][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[72][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[108][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[113][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[104][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_SCCB_final_L/U_SCCB/bit_cnt_next                             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[142][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[80][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[92][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[136][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[100][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[81][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_SCCB_final_R/U_SCCB/bit_cnt_next                             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 |                                                                | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[69][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[0][5]_i_1_n_0                   |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[73][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[87][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[93][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  read_en_next            |                                                                |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[115][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[101][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[11][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[114][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[124][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[107][5]_i_1_n_0                 |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[120][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[126][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[127][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[134][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[121][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[135][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[130][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[123][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[122][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[137][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[119][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[111][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[10][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[102][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[109][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[116][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[103][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[105][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[106][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[117][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[125][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[110][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[128][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[112][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[118][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[129][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[12][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[131][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[132][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[133][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[24][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[17][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[151][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[15][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[159][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[146][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[148][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[23][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[158][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[139][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[13][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[149][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[16][5]_i_1_n_0                  |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[1][5]_i_1_n_0                   |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[20][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[140][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[144][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[150][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[156][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[25][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[155][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[143][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[147][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[14][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[152][5]_i_1_n_0                 |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[153][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[154][5]_i_1_n_0                 |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[157][5]_i_1_n_0                 |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[145][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[18][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[19][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[21][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[138][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[141][5]_i_1_n_0                 |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[22][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[4][5]_i_1_n_0                   |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[58][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[57][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[2][5]_i_1_n_0                   |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[40][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[5][5]_i_1_n_0                   |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[38][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[60][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[34][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[61][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[42][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[29][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[47][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[37][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[59][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[63][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[26][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[50][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[65][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[66][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[35][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[46][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[62][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[64][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[33][5]_i_1_n_0                  |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[45][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[28][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[55][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[27][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[30][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[31][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[51][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[52][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[36][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[44][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[48][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[49][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[53][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[32][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[43][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[56][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[39][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[54][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[3][5]_i_1_n_0                   |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[41][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[86][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[89][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[67][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[8][5]_i_1_n_0                   |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[91][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[68][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[76][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[7][5]_i_1_n_0                   |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[6][5]_i_1_n_0                   |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[97][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[79][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[95][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[71][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[90][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[74][5]_i_1_n_0                  |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[77][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[78][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[98][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[84][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[75][5]_i_1_n_0                  |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[88][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[96][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[9][5]_i_1_n_0                   |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[70][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[94][5]_i_1_n_0                  |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_200 | U_disparity_generator/temp_mem[85][5]_i_1_n_0                  |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0          | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG           | U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/v_counter_reg0                           | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_next[4]                             | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_next[15]                            | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG           | U_SCCB_final_L/U_SCCB/shift_reg_next                           | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG           | U_SCCB_final_R/U_SCCB/shift_reg_next                           | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/v_counter_reg0                            | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[15]                             | reset_IBUF       |                7 |              8 |         1.14 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[4]                              | reset_IBUF       |                7 |              8 |         1.14 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_92[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_95[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_108[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_0[0]      |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_109[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_74[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_83[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_11[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_110[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_111[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_84[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_1[0]      |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_72[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_71[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_73[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_75[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_80[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_90[0]         |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_82[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_86[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_94[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_115[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_112[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_116[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_123[0]    |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_131[0]    |                  |                9 |             10 |         1.11 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_134[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_121[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_142[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_113[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_119[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_126[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_129[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_144[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_148[0]    |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_152[0]    |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_155[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_128[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_114[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_135[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_138[0]    |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_147[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_157[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_16[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_120[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_18[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_140[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_19[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_12[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_130[0]    |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_2[0]      |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_21[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_149[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_117[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_158[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_22[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_127[0]    |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_13[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_137[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_139[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_146[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_156[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_23[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_24[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_125[0]    |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_133[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_136[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_141[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_132[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_151[0]    |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_14[0]     |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_20[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_145[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_25[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_27[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_122[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_26[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_15[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_150[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_154[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_118[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_124[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_143[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_153[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_17[0]     |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_80[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_7[0]      |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_78[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_45[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_34[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_32[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_43[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_56[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_76[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_36[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_41[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_28[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_71[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_53[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_68[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_79[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_81[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_83[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_33[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_38[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_42[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_46[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_3[0]      |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_44[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_49[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_55[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_57[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_30[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_37[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_59[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_52[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_58[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_62[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_40[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_50[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_64[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_66[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_69[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_47[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_60[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_70[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_84[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_82[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_85[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_5[0]      |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_51[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_39[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_31[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_35[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_54[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_75[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_77[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_61[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_29[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_65[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_6[0]      |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_67[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_8[0]      |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_63[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_72[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_4[0]      |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_73[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_48[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_74[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_0[0]   |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_109[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_99[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_105[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_1[0]   |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_118[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_102[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_119[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_128[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_87[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_96[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_103[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_129[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_13[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_130[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_132[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_122[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_136[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_137[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_98[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_138[0] |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_14[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_140[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_112[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_127[0] |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_116[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_133[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_97[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_134[0] |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_110[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_135[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_124[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_89[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_94[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_108[0] |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_121[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_126[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_113[0] |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_111[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_114[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_12[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_139[0] |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_131[0] |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_86[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_88[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_100[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_99[0]     |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_10[0]  |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_117[0] |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_115[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_92[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_106[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_123[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_125[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_104[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_107[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_11[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_120[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_91[0]     |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_95[0]     |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_9[0]      |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_90[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_93[0]     |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_147[0] |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_151[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_18[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_143[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_25[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_34[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_145[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_16[0]  |                  |                9 |             10 |         1.11 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_37[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_153[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_4[0]   |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_141[0] |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_19[0]  |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_26[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_15[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_31[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_30[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_39[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_40[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_24[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_43[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_45[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_29[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_144[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_47[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_48[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_5[0]   |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_44[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_33[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_22[0]  |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_27[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_49[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_152[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_38[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_41[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_150[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_3[0]   |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_32[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_50[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_142[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_51[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_53[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_54[0]  |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_36[0]  |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_52[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_55[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_46[0]  |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_35[0]  |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_157[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_56[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_57[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_17[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_20[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_21[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_146[0] |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_2[0]   |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_149[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_28[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_154[0] |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_23[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_155[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_42[0]  |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_148[0] |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_156[0] |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_65[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_68[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_74[0]  |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_75[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_69[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_78[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_63[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_87[0]  |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_59[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_70[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_73[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_79[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_88[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_91[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_99[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_96[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_85[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_84[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_98[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_93[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_66[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_86[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_58[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_90[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_7[0]   |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_94[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_82[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_71[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_97[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_72[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_62[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_76[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_89[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_64[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_77[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_80[0]  |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_8[0]   |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_81[0]  |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_67[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_83[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_9[0]   |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_60[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_92[0]  |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_61[0]  |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_95[0]  |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]          |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_SCCB_final_L/U_SCCB/clk_cnt_next                             | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_SCCB_final_R/U_SCCB/clk_cnt_next                             | reset_IBUF       |                6 |             10 |         1.67 |
|  U_clk_gene/inst/vga_clk |                                                                | reset_IBUF       |                4 |             10 |         2.50 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/v_counter_1                   | reset_IBUF       |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/E[0]                          |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_117[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_119[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_105[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_120[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_123[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_102[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_116[0]        |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_103[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_106[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_109[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_122[0]        |                  |                9 |             10 |         1.11 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_124[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_125[0]        |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]            |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_107[0]        |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_100[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_127[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_128[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]          |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_121[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_129[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_130[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_110[0]        |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_131[0]        |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_132[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_118[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_108[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_111[0]        |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_133[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_134[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_135[0]        |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_136[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_137[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_112[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_138[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_126[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_139[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]         |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_140[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]          |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_101[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_104[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_115[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_113[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_114[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]         |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]         |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_152[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_155[0]        |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]          |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_148[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_101[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_142[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_145[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_147[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_151[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_158[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]          |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_156[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_150[0]        |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_143[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_149[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_154[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_146[0]        |                  |               10 |             10 |         1.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_153[0]        |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_157[0]        |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]         |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_141[0]        |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]         |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]         |                  |                8 |             10 |         1.25 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]          |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_144[0]        |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_81[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]          |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_79[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_88[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_96[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_97[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_100[0]    |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_101[0]    |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_102[0]    |                  |                7 |             10 |         1.43 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_103[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_70[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]          |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_89[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_93[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_10[0]     |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_87[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_104[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_105[0]    |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]          |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_91[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_77[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_76[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_98[0]         |                  |                2 |             10 |         5.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_106[0]    |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]         |                  |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]         |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_78[0]         |                  |                6 |             10 |         1.67 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_85[0]         |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]          |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_107[0]    |                  |                5 |             10 |         2.00 |
|  U_clk_gene/inst/clk_200 | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_6[0]   |                  |                4 |             10 |         2.50 |
|  ov7670_pclk1_IBUF_BUFG  |                                                                | reset_IBUF       |                5 |             13 |         2.60 |
|  ov7670_pclk2_IBUF_BUFG  |                                                                | reset_IBUF       |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG           | U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg0                 | reset_IBUF       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG           | U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg0                 | reset_IBUF       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG           | U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg[7]_i_1__0_n_0   | reset_IBUF       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG           | U_SCCB_final_L/U_SCCB_CONTROLUNIT/reg_addr_reg[7]_i_1_n_0      | reset_IBUF       |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG           |                                                                | reset_IBUF       |               18 |             38 |         2.11 |
|  U_clk_gene/inst/clk_200 | read_en_next                                                   | reset_IBUF       |               74 |             88 |         1.19 |
+--------------------------+----------------------------------------------------------------+------------------+------------------+----------------+--------------+


