# EVHA-RV: Open-source RISC-V

## Included open-source

|OS Name |Version |License (SPDX) |URL 
|------- |------- |-------------- |---
|Apache Commons Configuration           |0.3.0          |Apache-2.0         |https://github.com/apache/rocketmq-clients/blob/master/nodejs  
|QtRvSim                                |v0.9.4         |GPL-3.0-only       |https://github.com/cvut/qtrvsim
|jqPlot                                 |1.0.8          |MIT                |http://www.jqplot.com/ 
|lowRISC/opentitan                      |riscv-summit   |Apache-2.0         |https://github.com/lowRISC/opentitan 
|maikmerten/spu32                       |8015fd64       |MIT                |https://github.com/maikmerten/spu32
|marlls1989/arv                         |v1.0           |GPL-2.0-or-later   |https://github.com/marlls1989/arv
|pulp-platform/ara                      |v1.0.0         |SHL-0.5            |https://github.com/pulp-platform/ara
|py3-litex-hub-modules                  |2023.12        |BSD-2-clause       |https://github.com/litex-hub
|py3-litex-hub-pythondata-cpu-cv32e40p  |2024.04        |Apache-2.0         |https://github.com/litex-hub/pythondata-cpu-cv32e40p                          
|python3-license-expression             |30.4.1         |Apache-2.0         |https://github.com/nexB/license-expression 
|riscof                                 |1.19.0         |BSD-3-clause       |https://gitlab.com/incoresemi/riscof 
|syntacore/scr1                         |2023.09        |BSD-3-clause       |https://github.com/syntacore/scr1 
|ucb-bar/riscv-tests                    |51de0088       |BSD-3-clause       |https://github.com/ucb-bar/riscv-tests
