program test.aleo;

function fibonacci:
    input r0 as u8.public;
    lte r0 64u8 into r1;
    assert.eq r1 true;
    gt r0 0u8 into r2;
    and r0 1u8 into r3;
    is.eq r3 1u8 into r4;
    ternary r4 1u8 0u8 into r5;
    shr r0 1u8 into r6;
    ternary r2 r5 0u8 into r7;
    ternary r2 r6 r0 into r8;
    gt r8 0u8 into r9;
    shl r7 1u8 into r10;
    and r8 1u8 into r11;
    is.eq r11 1u8 into r12;
    xor r10 1u8 into r13;
    ternary r12 r13 r10 into r14;
    shr r8 1u8 into r15;
    ternary r9 r14 r7 into r16;
    ternary r9 r15 r8 into r17;
    gt r17 0u8 into r18;
    shl r16 1u8 into r19;
    and r17 1u8 into r20;
    is.eq r20 1u8 into r21;
    xor r19 1u8 into r22;
    ternary r21 r22 r19 into r23;
    shr r17 1u8 into r24;
    ternary r18 r23 r16 into r25;
    ternary r18 r24 r17 into r26;
    gt r26 0u8 into r27;
    shl r25 1u8 into r28;
    and r26 1u8 into r29;
    is.eq r29 1u8 into r30;
    xor r28 1u8 into r31;
    ternary r30 r31 r28 into r32;
    shr r26 1u8 into r33;
    ternary r27 r32 r25 into r34;
    ternary r27 r33 r26 into r35;
    gt r35 0u8 into r36;
    shl r34 1u8 into r37;
    and r35 1u8 into r38;
    is.eq r38 1u8 into r39;
    xor r37 1u8 into r40;
    ternary r39 r40 r37 into r41;
    shr r35 1u8 into r42;
    ternary r36 r41 r34 into r43;
    ternary r36 r42 r35 into r44;
    gt r44 0u8 into r45;
    shl r43 1u8 into r46;
    and r44 1u8 into r47;
    is.eq r47 1u8 into r48;
    xor r46 1u8 into r49;
    ternary r48 r49 r46 into r50;
    shr r44 1u8 into r51;
    ternary r45 r50 r43 into r52;
    ternary r45 r51 r44 into r53;
    gt r53 0u8 into r54;
    shl r52 1u8 into r55;
    and r53 1u8 into r56;
    is.eq r56 1u8 into r57;
    xor r55 1u8 into r58;
    ternary r57 r58 r55 into r59;
    shr r53 1u8 into r60;
    ternary r54 r59 r52 into r61;
    ternary r54 r60 r53 into r62;
    gt r62 0u8 into r63;
    shl r61 1u8 into r64;
    and r62 1u8 into r65;
    is.eq r65 1u8 into r66;
    xor r64 1u8 into r67;
    ternary r66 r67 r64 into r68;
    shr r62 1u8 into r69;
    ternary r63 r68 r61 into r70;
    and r70 1u8 into r71;
    is.eq r71 0u8 into r72;
    ternary r72 0u128 1u128 into r73;
    ternary r72 1u128 1u128 into r74;
    ternary r2 r73 0u128 into r75;
    ternary r2 r74 1u128 into r76;
    ternary r2 1u8 0u8 into r77;
    ternary r2 r6 r0 into r78;
    gt r78 0u8 into r79;
    mul r76 r76 into r80;
    mul r75 r75 into r81;
    add r80 r81 into r82;
    mul 2u128 r76 into r83;
    sub r83 r75 into r84;
    mul r75 r84 into r85;
    shl 1u8 r77 into r86;
    and r70 r86 into r87;
    is.eq r87 0u8 into r88;
    add r85 r82 into r89;
    ternary r88 r85 r82 into r90;
    ternary r88 r82 r89 into r91;
    add r77 1u8 into r92;
    shr r78 1u8 into r93;
    ternary r79 r90 r75 into r94;
    ternary r79 r91 r76 into r95;
    ternary r79 r92 r77 into r96;
    ternary r79 r93 r78 into r97;
    gt r97 0u8 into r98;
    mul r95 r95 into r99;
    mul r94 r94 into r100;
    add r99 r100 into r101;
    mul 2u128 r95 into r102;
    sub r102 r94 into r103;
    mul r94 r103 into r104;
    shl 1u8 r96 into r105;
    and r70 r105 into r106;
    is.eq r106 0u8 into r107;
    add r104 r101 into r108;
    ternary r107 r104 r101 into r109;
    ternary r107 r101 r108 into r110;
    add r96 1u8 into r111;
    shr r97 1u8 into r112;
    ternary r98 r109 r94 into r113;
    ternary r98 r110 r95 into r114;
    ternary r98 r111 r96 into r115;
    ternary r98 r112 r97 into r116;
    gt r116 0u8 into r117;
    mul r114 r114 into r118;
    mul r113 r113 into r119;
    add r118 r119 into r120;
    mul 2u128 r114 into r121;
    sub r121 r113 into r122;
    mul r113 r122 into r123;
    shl 1u8 r115 into r124;
    and r70 r124 into r125;
    is.eq r125 0u8 into r126;
    add r123 r120 into r127;
    ternary r126 r123 r120 into r128;
    ternary r126 r120 r127 into r129;
    add r115 1u8 into r130;
    shr r116 1u8 into r131;
    ternary r117 r128 r113 into r132;
    ternary r117 r129 r114 into r133;
    ternary r117 r130 r115 into r134;
    ternary r117 r131 r116 into r135;
    gt r135 0u8 into r136;
    mul r133 r133 into r137;
    mul r132 r132 into r138;
    add r137 r138 into r139;
    mul 2u128 r133 into r140;
    sub r140 r132 into r141;
    mul r132 r141 into r142;
    shl 1u8 r134 into r143;
    and r70 r143 into r144;
    is.eq r144 0u8 into r145;
    add r142 r139 into r146;
    ternary r145 r142 r139 into r147;
    ternary r145 r139 r146 into r148;
    add r134 1u8 into r149;
    shr r135 1u8 into r150;
    ternary r136 r147 r132 into r151;
    ternary r136 r148 r133 into r152;
    ternary r136 r149 r134 into r153;
    ternary r136 r150 r135 into r154;
    gt r154 0u8 into r155;
    mul r152 r152 into r156;
    mul r151 r151 into r157;
    add r156 r157 into r158;
    mul 2u128 r152 into r159;
    sub r159 r151 into r160;
    mul r151 r160 into r161;
    shl 1u8 r153 into r162;
    and r70 r162 into r163;
    is.eq r163 0u8 into r164;
    add r161 r158 into r165;
    ternary r164 r161 r158 into r166;
    ternary r164 r158 r165 into r167;
    add r153 1u8 into r168;
    shr r154 1u8 into r169;
    ternary r155 r166 r151 into r170;
    ternary r155 r167 r152 into r171;
    ternary r155 r168 r153 into r172;
    ternary r155 r169 r154 into r173;
    gt r173 0u8 into r174;
    mul r171 r171 into r175;
    mul r170 r170 into r176;
    add r175 r176 into r177;
    mul 2u128 r171 into r178;
    sub r178 r170 into r179;
    mul r170 r179 into r180;
    shl 1u8 r172 into r181;
    and r70 r181 into r182;
    is.eq r182 0u8 into r183;
    add r180 r177 into r184;
    ternary r183 r180 r177 into r185;
    ternary r183 r177 r184 into r186;
    add r172 1u8 into r187;
    shr r173 1u8 into r188;
    ternary r174 r185 r170 into r189;
    ternary r174 r186 r171 into r190;
    ternary r174 r187 r172 into r191;
    ternary r174 r188 r173 into r192;
    gt r192 0u8 into r193;
    mul r190 r190 into r194;
    mul r189 r189 into r195;
    add r194 r195 into r196;
    mul 2u128 r190 into r197;
    sub r197 r189 into r198;
    mul r189 r198 into r199;
    shl 1u8 r191 into r200;
    and r70 r200 into r201;
    is.eq r201 0u8 into r202;
    add r199 r196 into r203;
    ternary r202 r199 r196 into r204;
    add r191 1u8 into r205;
    shr r192 1u8 into r206;
    ternary r193 r204 r189 into r207;
    output r207 as u128.private;
