{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634657451411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634657451419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 17:30:51 2021 " "Processing started: Tue Oct 19 17:30:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634657451419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657451419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657451420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634657451690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634657451690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GECKO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GECKO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657465816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657465816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657465816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657465816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657465817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657465817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466259 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466260 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466260 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466261 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466261 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466262 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/IR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466262 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466263 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466264 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466264 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466266 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466266 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466267 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466267 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466269 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/lab/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/lab/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466269 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657466269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634657466349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branch_op controller.vhd(12) " "VHDL Signal Declaration warning at controller.vhd(12): used implicit default value for signal \"branch_op\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_add_imm controller.vhd(18) " "VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"pc_add_imm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_sel_a controller.vhd(20) " "VHDL Signal Declaration warning at controller.vhd(20): used implicit default value for signal \"pc_sel_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_sel_imm controller.vhd(21) " "VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal \"pc_sel_imm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_pc controller.vhd(28) " "VHDL Signal Declaration warning at controller.vhd(28): used implicit default value for signal \"sel_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_ra controller.vhd(29) " "VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"sel_ra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n controller.vhd(49) " "VHDL Process Statement warning at controller.vhd(49): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_lwd controller.vhd(159) " "VHDL Process Statement warning at controller.vhd(159): signal \"tmp_lwd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/controller.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/controller.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634657466362 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable IR.vhd(17) " "VHDL Process Statement warning at IR.vhd(17): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634657466364 "|GECKO|CPU:inst|IR:IR_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466366 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_addr PC.vhd(23) " "VHDL Process Statement warning at PC.vhd(23): inferring latch(es) for signal or variable \"tmp_addr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[0\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[0\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[1\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[1\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[2\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[2\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[3\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[3\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[4\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[4\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[5\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[5\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[6\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[6\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[7\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[7\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[8\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[8\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[9\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[9\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[10\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[10\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[11\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[11\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[12\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[12\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[13\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[13\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[14\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[14\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[15\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[15\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[16\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[16\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466367 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[17\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[17\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[18\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[18\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[19\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[19\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[20\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[20\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[21\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[21\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[22\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[22\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[23\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[23\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[24\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[24\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[25\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[25\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[26\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[26\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[27\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[27\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[28\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[28\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[29\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[29\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[30\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[30\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_addr\[31\] PC.vhd(23) " "Inferred latch for \"tmp_addr\[31\]\" at PC.vhd(23)" {  } { { "../vhdl/PC.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "/home/student/Desktop/lab/template/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:inst\|ALU:alu_0\|add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:inst\|ALU:alu_0\|add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "/home/student/Desktop/lab/template/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:inst\|ALU:alu_0\|comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"CPU:inst\|ALU:alu_0\|comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "/home/student/Desktop/lab/template/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "/home/student/Desktop/lab/template/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "/home/student/Desktop/lab/template/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:inst\|mux2x5:mux_aw " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:inst\|mux2x5:mux_aw\"" {  } { { "CPU.bdf" "mux_aw" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 152 440 496 248 "mux_aw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:inst\|mux2x32:mux_data " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:inst\|mux2x32:mux_data\"" {  } { { "CPU.bdf" "mux_data" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 144 1136 1192 240 "mux_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:extend_0 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:extend_0\"" {  } { { "CPU.bdf" "extend_0" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 24 568 752 104 "extend_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "GECKO.bdf" "ROM_0" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:ROM_0\|ROM_Block:ROM_BLOCK_0 " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\"" {  } { { "../vhdl/ROM.vhd" "ROM_BLOCK_0" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657466449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657467900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657467919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.hex " "Parameter \"init_file\" = \"ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657467919 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634657467919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1r3 " "Found entity 1: altsyncram_a1r3" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657468052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657468052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1r3 ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated " "Elaborating entity \"altsyncram_a1r3\" for hierarchy \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657468052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657468216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:buttons_0 " "Elaborating entity \"buttons\" for hierarchy \"buttons:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 160 1248 1384 336 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657477975 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634657482288 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1634657482288 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1634657489962 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1634657489965 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RAM:RAM_0\|ram_rtl_0 " "Inferred RAM node \"RAM:RAM_0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1634657489966 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490091 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634657490091 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634657490091 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:RAM_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634657490139 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1634657490139 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634657490139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:RAM_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657490182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:RAM_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490182 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634657490182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5g1 " "Found entity 1: altsyncram_s5g1" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657490241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657490241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657490299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/GECKO.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634657490299 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634657490299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28i1 " "Found entity 1: altsyncram_28i1" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634657490371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657490371 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a0 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a1 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a2 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a3 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a4 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a5 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a6 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a7 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a8 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a9 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a10 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a11 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a12 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a13 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a14 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a15 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a16 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a17 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a18 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a19 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a20 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a21 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a22 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a23 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a24 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a25 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a26 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a27 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a28 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a29 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a30 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a31 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_28i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 92 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_s5g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_s5g1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_s5g1.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490592 "|GECKO|RAM:RAM_0|altsyncram:ram_rtl_0|altsyncram_s5g1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634657490592 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634657490592 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 678 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:ROM_BLOCK_0\|altsyncram:altsyncram_component\|altsyncram_a1r3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_a1r3.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_a1r3.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM_Block.vhd" 59 0 0 } } { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/lab/template/vhdl/ROM.vhd" 30 0 0 } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|ROM:ROM_0|ROM_Block:ROM_BLOCK_0|altsyncram:altsyncram_component|altsyncram_a1r3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a0 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a1 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a2 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a3 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a4 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a5 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a6 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a7 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a8 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a9 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a10 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a11 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a12 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a13 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a14 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a15 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a16 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a17 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a18 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a19 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a20 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a21 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a22 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a23 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a24 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a25 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a26 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a27 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a28 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a29 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a30 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a31 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/home/student/Desktop/lab/template/quartus/db/altsyncram_28i1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657490598 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_28i1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634657490598 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634657490598 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[11\] GND " "Pin \"row1\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[10\] GND " "Pin \"row1\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[9\] GND " "Pin \"row1\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[8\] GND " "Pin \"row1\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[7\] GND " "Pin \"row1\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[6\] GND " "Pin \"row1\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[5\] GND " "Pin \"row1\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[4\] GND " "Pin \"row1\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[3\] GND " "Pin \"row1\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[2\] GND " "Pin \"row1\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[1\] GND " "Pin \"row1\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[0\] GND " "Pin \"row1\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[11\] GND " "Pin \"row2\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[10\] GND " "Pin \"row2\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[9\] GND " "Pin \"row2\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[8\] GND " "Pin \"row2\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[7\] GND " "Pin \"row2\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[6\] GND " "Pin \"row2\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[5\] GND " "Pin \"row2\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[4\] GND " "Pin \"row2\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[3\] GND " "Pin \"row2\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[2\] GND " "Pin \"row2\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[1\] GND " "Pin \"row2\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[0\] GND " "Pin \"row2\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[11\] GND " "Pin \"row3\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[10\] GND " "Pin \"row3\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[9\] GND " "Pin \"row3\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[8\] GND " "Pin \"row3\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[7\] GND " "Pin \"row3\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[6\] GND " "Pin \"row3\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[5\] GND " "Pin \"row3\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[4\] GND " "Pin \"row3\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[3\] GND " "Pin \"row3\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[2\] GND " "Pin \"row3\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[1\] GND " "Pin \"row3\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[0\] GND " "Pin \"row3\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[11\] GND " "Pin \"row4\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[10\] GND " "Pin \"row4\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[9\] GND " "Pin \"row4\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[8\] GND " "Pin \"row4\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[7\] GND " "Pin \"row4\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[6\] GND " "Pin \"row4\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[5\] GND " "Pin \"row4\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[4\] GND " "Pin \"row4\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[3\] GND " "Pin \"row4\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[2\] GND " "Pin \"row4\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[1\] GND " "Pin \"row4\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[0\] GND " "Pin \"row4\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[11\] GND " "Pin \"row5\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[10\] GND " "Pin \"row5\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[9\] GND " "Pin \"row5\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[8\] GND " "Pin \"row5\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[7\] GND " "Pin \"row5\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[6\] GND " "Pin \"row5\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[5\] GND " "Pin \"row5\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[4\] GND " "Pin \"row5\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[3\] GND " "Pin \"row5\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[2\] GND " "Pin \"row5\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[1\] GND " "Pin \"row5\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[0\] GND " "Pin \"row5\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[11\] GND " "Pin \"row6\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[10\] GND " "Pin \"row6\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[9\] GND " "Pin \"row6\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[8\] GND " "Pin \"row6\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[7\] GND " "Pin \"row6\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[6\] GND " "Pin \"row6\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[5\] GND " "Pin \"row6\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[4\] GND " "Pin \"row6\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[3\] GND " "Pin \"row6\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[2\] GND " "Pin \"row6\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[1\] GND " "Pin \"row6\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[0\] GND " "Pin \"row6\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[11\] GND " "Pin \"row7\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[10\] GND " "Pin \"row7\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[9\] GND " "Pin \"row7\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[8\] GND " "Pin \"row7\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[7\] GND " "Pin \"row7\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[6\] GND " "Pin \"row7\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[5\] GND " "Pin \"row7\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[4\] GND " "Pin \"row7\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[3\] GND " "Pin \"row7\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[2\] GND " "Pin \"row7\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[1\] GND " "Pin \"row7\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[0\] GND " "Pin \"row7\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[11\] GND " "Pin \"row8\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[10\] GND " "Pin \"row8\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[9\] GND " "Pin \"row8\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[8\] GND " "Pin \"row8\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[7\] GND " "Pin \"row8\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[6\] GND " "Pin \"row8\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[5\] GND " "Pin \"row8\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[4\] GND " "Pin \"row8\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[3\] GND " "Pin \"row8\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[2\] GND " "Pin \"row8\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[1\] GND " "Pin \"row8\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[0\] GND " "Pin \"row8\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634657490856 "|GECKO|row8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634657490856 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "206 " "206 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634657491021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634657491335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634657491335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 368 -24 144 384 "reset_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657492282 "|GECKO|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[0\] " "No output dependent on input pin \"in_buttons\[0\]\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657492282 "|GECKO|in_buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[1\] " "No output dependent on input pin \"in_buttons\[1\]\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657492282 "|GECKO|in_buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[2\] " "No output dependent on input pin \"in_buttons\[2\]\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657492282 "|GECKO|in_buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[3\] " "No output dependent on input pin \"in_buttons\[3\]\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657492282 "|GECKO|in_buttons[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/lab/template/quartus/GECKO.bdf" { { 352 -24 144 368 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634657492282 "|GECKO|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634657492282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634657492282 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634657492282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634657492282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 285 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 285 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1340 " "Peak virtual memory: 1340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634657492309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 17:31:32 2021 " "Processing ended: Tue Oct 19 17:31:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634657492309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634657492309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634657492309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634657492309 ""}
