[0m[[0m[0minfo[0m] [0m[0mPackaging /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/accel_2.11-0.1.0-SNAPSHOT-tests.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/TestAccel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/TestAccel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/Elaborate.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/Elaborate.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/TestAccel$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/TestAccel$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/Elaborate$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/Elaborate$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/VTASimShell$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/VTASimShell$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/VTASimShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/VTASimShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/VTASimShell$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/VTASimShell$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/VTASimShell$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/VTASimShell$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/Elaborate$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/Elaborate$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/Elaborate$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/Elaborate$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test/TestAccel$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/amirali/git/dandelion-sim/hardware/chisel/target/scala-2.11/test-classes/test/TestAccel$$anonfun$4.class[0m
[0m[[0m[0minfo[0m] [0m[0mDone packaging.[0m
