$comment
	File created using the following command:
		vcd file partecbien.msim.vcd -direction
$end
$date
	Thu Oct 30 15:12:47 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module multi2consigno_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # b0 $end
$var reg 1 $ b1 $end
$var reg 1 % Cin $end
$var reg 1 & CLK $end
$var reg 1 ' CLRN $end
$var reg 1 ( PRN $end
$var wire 1 ) Out0 $end
$var wire 1 * Out1 $end
$var wire 1 + Out2 $end
$var wire 1 , Out3 $end
$var wire 1 - prueba $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 CLK~input_o $end
$var wire 1 6 Cin~input_o $end
$var wire 1 7 CLK~inputclkctrl_outclk $end
$var wire 1 8 Out0~output_o $end
$var wire 1 9 Out1~output_o $end
$var wire 1 : Out3~output_o $end
$var wire 1 ; Out2~output_o $end
$var wire 1 < prueba~output_o $end
$var wire 1 = CLRN~input_o $end
$var wire 1 > Out0~1_combout $end
$var wire 1 ? b0~input_o $end
$var wire 1 @ SYNTHESIZED_WIRE_26~1_combout $end
$var wire 1 A PRN~input_o $end
$var wire 1 B Out0~7_combout $end
$var wire 1 C Out0~0_combout $end
$var wire 1 D Out0~0clkctrl_outclk $end
$var wire 1 E SYNTHESIZED_WIRE_26~_emulated_q $end
$var wire 1 F SYNTHESIZED_WIRE_26~0_combout $end
$var wire 1 G a0~input_o $end
$var wire 1 H SYNTHESIZED_WIRE_21~1_combout $end
$var wire 1 I SYNTHESIZED_WIRE_21~_emulated_q $end
$var wire 1 J SYNTHESIZED_WIRE_21~0_combout $end
$var wire 1 K Out0~3_combout $end
$var wire 1 L Out0~reg0_emulated_q $end
$var wire 1 M Out0~2_combout $end
$var wire 1 N a1~input_o $end
$var wire 1 O SYNTHESIZED_WIRE_22~1_combout $end
$var wire 1 P SYNTHESIZED_WIRE_22~_emulated_q $end
$var wire 1 Q SYNTHESIZED_WIRE_22~0_combout $end
$var wire 1 R SYNTHESIZED_WIRE_25~combout $end
$var wire 1 S b1~input_o $end
$var wire 1 T SYNTHESIZED_WIRE_24~1_combout $end
$var wire 1 U SYNTHESIZED_WIRE_24~_emulated_q $end
$var wire 1 V SYNTHESIZED_WIRE_24~0_combout $end
$var wire 1 W SYNTHESIZED_WIRE_8~combout $end
$var wire 1 X Out1~1_combout $end
$var wire 1 Y Out1~reg0_emulated_q $end
$var wire 1 Z Out1~0_combout $end
$var wire 1 [ b2v_inst22|Sum~2_combout $end
$var wire 1 \ b2v_inst22|Sum~3_combout $end
$var wire 1 ] Out3~1_combout $end
$var wire 1 ^ Out3~reg0_emulated_q $end
$var wire 1 _ Out3~0_combout $end
$var wire 1 ` SYNTHESIZED_WIRE_15~combout $end
$var wire 1 a b2v_inst2|Cout~0_combout $end
$var wire 1 b Out2~1_combout $end
$var wire 1 c Out2~reg0_emulated_q $end
$var wire 1 d Out2~0_combout $end
$var wire 1 e SYNTHESIZED_WIRE_18~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
1$
0%
0&
1'
0(
1)
1*
1+
1,
1-
x.
0/
10
x1
12
13
14
05
06
07
18
19
1:
1;
1<
1=
1>
1?
0@
0A
1B
1C
1D
0E
1F
1G
0H
0I
1J
0K
0L
1M
0N
1O
0P
1Q
1R
1S
0T
0U
1V
1W
1X
0Y
1Z
0[
0\
1]
0^
1_
0`
1a
1b
0c
1d
1e
$end
#26000
1&
15
17
0.
#50000
1"
0!
0$
1(
1N
0G
0S
1A
1.
0O
1H
1T
0B
0C
0D
#52000
0&
05
07
0.
#78000
1&
15
17
1.
1c
1^
1Y
1U
1I
0V
0J
0d
0_
0Z
0a
1\
0W
1K
0;
0:
09
0+
0,
0*
0b
0]
0X
#100000
0#
1!
1$
0?
1G
1S
0.
1@
0H
0T
#104000
0&
05
07
1.
#130000
1&
15
17
0.
0c
0^
0Y
0U
1L
0I
1E
1V
1J
0F
1d
1_
1Z
0M
1a
1W
1[
0R
1;
1:
19
08
1+
1,
1*
0)
0\
0a
1]
1b
#150000
0"
0!
0N
0G
1.
1O
1H
#156000
0&
05
07
0.
#182000
1&
15
17
1.
1c
1^
1P
1I
0Q
0J
0d
0_
0[
0W
0;
0:
0+
0,
0e
1\
1X
0<
0-
#200000
1#
1!
1?
1G
0.
0@
0H
#208000
0&
05
07
1.
#234000
1&
15
17
0.
1Y
0I
0E
1J
1F
0Z
1`
0]
1W
0K
09
0*
1e
0b
0X
1<
1-
#250000
0!
0G
1.
1H
#260000
0&
05
07
0.
#286000
1&
15
17
1.
0c
0^
0Y
0L
1I
0J
1d
1_
1Z
1M
0`
1]
0W
1K
1;
1:
19
18
1+
1,
1*
1)
0e
1b
1X
0<
0-
#300000
0$
1"
0S
1N
0.
1T
0O
#312000
0&
05
07
1.
#338000
1&
15
17
0.
1c
1^
1Y
1U
0P
1L
0V
1Q
0d
0_
0Z
0M
0]
1R
0;
0:
09
08
0+
0,
0*
0)
1e
0b
0X
1<
1-
#350000
1!
0"
1G
0N
1.
0H
1O
#364000
0&
05
07
0.
#390000
1&
15
17
1.
0c
0^
0Y
1P
0I
0Q
1J
1d
1_
1Z
0\
0R
0K
1;
1:
19
1+
1,
1*
1]
1b
1X
#400000
1$
0!
1S
0G
0.
0T
1H
#416000
0&
05
07
1.
#442000
1&
15
17
0.
1c
1^
1Y
0U
0L
1I
1V
0J
0d
0_
0Z
1M
1\
1K
0;
0:
09
18
0+
0,
0*
1)
0e
0<
0-
#468000
0&
05
07
1.
#494000
1&
15
17
0.
1L
0M
08
0)
#520000
0&
05
07
1.
#546000
1&
15
17
0.
#550000
0#
1"
1!
0?
1N
1G
1.
1@
0O
0H
#572000
0&
05
07
0.
#598000
1&
15
17
1.
0P
0I
1E
1Q
1J
0F
0]
1[
1W
1e
0\
0X
1<
1-
1]
#600000
0$
0!
0S
0G
0.
1T
1H
#624000
0&
05
07
1.
#650000
1#
1$
1!
1&
1?
1S
1G
15
17
0.
0@
0T
0H
0Y
1U
1I
0V
0J
1Z
0W
19
1*
1X
#676000
0&
05
07
1.
#700000
0"
0N
0.
1O
#702000
1&
15
17
1.
1Y
0U
1P
0I
0E
1V
0Q
1J
1F
0Z
1`
1\
1W
0[
0K
09
0*
0b
0]
0X
#728000
0&
05
07
0.
#750000
0$
0S
1.
1T
#754000
1&
15
17
0.
0c
0^
0Y
1U
0L
0V
1d
1_
1Z
1M
0`
0\
0W
1;
1:
19
18
1+
1,
1*
1)
1b
1]
1X
#780000
0&
05
07
1.
#800000
0#
1"
1$
0?
1N
1S
0.
1@
0O
0T
#806000
1&
15
17
1.
1c
1^
1Y
0U
0P
1E
1V
1Q
0F
0d
0_
0Z
1\
1W
1[
1K
0;
0:
09
0+
0,
0*
0]
0X
0\
1]
#832000
0&
05
07
0.
#850000
1#
0$
1?
0S
1.
0@
1T
#858000
1&
15
17
0.
0Y
1U
1L
0E
0V
1F
1Z
0M
0W
0[
1R
0K
19
08
1*
0)
1\
0b
0]
#884000
0&
05
07
1.
#900000
0"
0#
0N
0?
0.
1O
1@
#910000
1&
15
17
1.
0c
0^
1P
0L
1E
0Q
0F
1d
1_
1M
0\
0R
1K
1;
1:
18
1+
1,
1)
1]
1b
1X
#936000
0&
05
07
0.
#950000
0!
1"
0G
1N
1.
1H
0O
#962000
1&
15
17
0.
1c
1^
1Y
0P
1L
1I
1Q
0J
0d
0_
0Z
0M
1[
0;
0:
09
08
0+
0,
0*
0)
#988000
0&
05
07
1.
#1000000
