INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 16:21:07 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.017ns  (required time - arrival time)
  Source:                 c_LSQ_E/storeQ/addrQ_15_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_E/counter1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.249ns (33.240%)  route 4.517ns (66.760%))
  Logic Levels:           19  (CARRY4=11 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10125, unset)        0.672     0.672    c_LSQ_E/storeQ/clk
                         FDRE                                         r  c_LSQ_E/storeQ/addrQ_15_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_E/storeQ/addrQ_15_reg[3]/Q
                         net (fo=17, unplaced)        0.714     1.595    c_LSQ_E/storeQ/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.748 f  c_LSQ_E/storeQ/E_address0[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.521     2.269    c_LSQ_E/storeQ/E_address0[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.322 r  c_LSQ_E/storeQ/E_address0[3]_INST_0_i_1/O
                         net (fo=17, unplaced)        0.577     2.899    c_LSQ_E/storeQ/E_address0[3]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.952 r  c_LSQ_E/storeQ/E_we0_INST_0_i_210/O
                         net (fo=1, unplaced)         0.000     2.952    c_LSQ_E/storeQ/E_we0_INST_0_i_210_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.262 r  c_LSQ_E/storeQ/E_we0_INST_0_i_180/CO[3]
                         net (fo=1, unplaced)         0.008     3.270    c_LSQ_E/storeQ/E_we0_INST_0_i_180_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.330 r  c_LSQ_E/storeQ/E_we0_INST_0_i_136/CO[3]
                         net (fo=1, unplaced)         0.000     3.330    c_LSQ_E/storeQ/E_we0_INST_0_i_136_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     3.479 r  c_LSQ_E/storeQ/E_we0_INST_0_i_92/CO[2]
                         net (fo=1, unplaced)         0.339     3.818    c_LSQ_E/loadQ/E_we0_INST_0_i_7_0[0]
                         LUT6 (Prop_lut6_I4_O)        0.160     3.978 r  c_LSQ_E/loadQ/E_we0_INST_0_i_38/O
                         net (fo=1, unplaced)         0.340     4.318    c_LSQ_E/loadQ/E_we0_INST_0_i_38_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     4.371 f  c_LSQ_E/loadQ/E_we0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.665     5.036    c_LSQ_E/loadQ/E_we0_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.089 r  c_LSQ_E/loadQ/E_we0_INST_0_i_1/O
                         net (fo=17, unplaced)        0.517     5.606    c_LSQ_E/loadQ/E_we0_INST_0_i_12
                         LUT6 (Prop_lut6_I0_O)        0.053     5.659 r  c_LSQ_E/loadQ/E_we0_INST_0/O
                         net (fo=63, unplaced)        0.428     6.087    MC_E/counter1_reg[3]_0
                         LUT4 (Prop_lut4_I1_O)        0.053     6.140 r  MC_E/minusOp_carry_i_6__0/O
                         net (fo=1, unplaced)         0.000     6.140    MC_E/minusOp_carry_i_6__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.450 r  MC_E/minusOp_carry/CO[3]
                         net (fo=1, unplaced)         0.008     6.458    MC_E/minusOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.518 r  MC_E/minusOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     6.518    MC_E/minusOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.578 r  MC_E/minusOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.578    MC_E/minusOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.638 r  MC_E/minusOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.638    MC_E/minusOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.698 r  MC_E/minusOp_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     6.698    MC_E/minusOp_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.758 r  MC_E/minusOp_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.758    MC_E/minusOp_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.818 r  MC_E/minusOp_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.818    MC_E/minusOp_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     7.038 r  MC_E/minusOp_carry__6/O[1]
                         net (fo=2, unplaced)         0.400     7.438    MC_E/counter[29]
                         FDRE                                         r  MC_E/counter1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=10125, unset)        0.638     4.638    MC_E/clk
                         FDRE                                         r  MC_E/counter1_reg[29]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)       -0.182     4.421    MC_E/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                          4.421    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                 -3.017    




report_timing: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2538.977 ; gain = 0.000
