@W: CD326 :"/home/seb/ecam/robot/rtl/top/top.vhd":88:37:88:59|Port in_level of entity work.olo_base_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/seb/ecam/robot/rtl/top/top.vhd":88:37:88:59|Port out_level of entity work.olo_base_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/seb/ecam/robot/rtl/top/top.vhd":88:37:88:59|Port full of entity work.olo_base_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/seb/ecam/robot/rtl/top/top.vhd":88:37:88:59|Port almfull of entity work.olo_base_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/seb/ecam/robot/rtl/top/top.vhd":88:37:88:59|Port empty of entity work.olo_base_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/seb/ecam/robot/rtl/top/top.vhd":88:37:88:59|Port almempty of entity work.olo_base_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_fifo_sync.vhd":88:43:88:45|Signal rst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD246 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_ram_sdp.vhd":125:45:125:71|Range has negative width!
@W: CD454 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_ram_sdp.vhd":125:16:125:40|Storing to null range (2 to 1) of variable rdpipe 
@W: CD638 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_reset_gen.vhd":61:11:61:18|Signal pulsecnt is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_reset_gen.vhd":62:11:62:18|Signal rstpulse is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL240 :"/home/seb/ecam/robot/rtl/top/top.vhd":27:8:27:15|Signal pwm_mot2 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/seb/ecam/robot/rtl/top/top.vhd":26:8:26:15|Signal pwm_mot1 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/seb/ecam/robot/rtl/top/top.vhd":20:8:20:14|Signal us_trig is floating; a simulation mismatch is possible.
@W: CL260 :"/home/seb/ecam/robot/open-logic-main/src/intf/vhdl/olo_intf_uart.vhd":321:8:321:9|Pruning register bit 9 of r.TxShiftReg(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

