#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001029af0 .scope module, "Testbench" "Testbench" 2 7;
 .timescale -9 -10;
L_000000000104ae00 .functor NOT 1, v00000000010ac2b0_0, C4<0>, C4<0>, C4<0>;
L_000000000104b0a0 .functor NOT 1, v00000000010ac2b0_0, C4<0>, C4<0>, C4<0>;
L_0000000002880478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010ab450_0 .net/2s *"_s18", 0 0, L_0000000002880478;  1 drivers
L_00000000028804c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010ac350_0 .net/2s *"_s23", 0 0, L_00000000028804c0;  1 drivers
v00000000010ab770_0 .net "addr0", 4 0, v00000000010a9e40_0;  1 drivers
v00000000010aca30_0 .net "addr1", 4 0, L_000000000104a930;  1 drivers
v00000000010ac2b0_0 .var "clk", 0 0;
v00000000010accb0_0 .net "ctrlword", 4 0, v00000000010455c0_0;  1 drivers
v00000000010acd50_0 .net "data0", 15 0, L_000000000104a9a0;  1 drivers
v00000000010ac710_0 .net "data1", 15 0, L_000000000104aa80;  1 drivers
v00000000010acad0_0 .net "operand0", 15 0, v00000000010a9940_0;  1 drivers
v00000000010ab1d0_0 .net "operand1", 15 0, v00000000010a9260_0;  1 drivers
v00000000010ab3b0_0 .var "preset", 0 0;
v00000000010ac0d0_0 .net "processor_status", 5 0, L_00000000010ab950;  1 drivers
v00000000010ab630_0 .net "ready", 0 0, L_00000000010ac170;  1 drivers
L_00000000010ac3f0 .part v00000000010455c0_0, 1, 4;
L_00000000010ac990 .part v00000000010455c0_0, 0, 1;
LS_00000000010ab950_0_0 .concat8 [ 1 1 1 1], L_000000000104aaf0, L_000000000104b5e0, L_00000000028804c0, L_0000000002880478;
LS_00000000010ab950_0_4 .concat8 [ 1 1 0 0], L_00000000010ac530, L_00000000010ac7b0;
L_00000000010ab950 .concat8 [ 4 2 0 0], LS_00000000010ab950_0_0, LS_00000000010ab950_0_4;
S_0000000001029c70 .scope module, "ctrl_unit" "DataControlUnit" 2 17, 3 7 0, S_0000000001029af0;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "status"
    .port_info 1 /OUTPUT 5 "ctrlword"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "clk"
L_000000000104abd0 .functor OR 1, L_00000000010ab810, L_00000000010abc70, C4<0>, C4<0>;
L_000000000104b490 .functor OR 1, L_000000000104abd0, L_00000000010abd10, C4<0>, C4<0>;
L_000000000104b420 .functor OR 1, L_000000000104b490, L_00000000010ac8f0, C4<0>, C4<0>;
L_000000000104b340 .functor NOT 1, L_000000000104b420, C4<0>, C4<0>, C4<0>;
L_000000000104b2d0 .functor OR 1, L_00000000010ac850, L_00000000010ab090, C4<0>, C4<0>;
L_000000000104ad90 .functor OR 1, L_000000000104b2d0, L_00000000010abef0, C4<0>, C4<0>;
L_000000000104a700 .functor OR 1, L_000000000104ad90, L_00000000010ab8b0, C4<0>, C4<0>;
v0000000001046880_0 .net *"_s10", 0 0, L_000000000104b490;  1 drivers
v0000000001045980_0 .net *"_s13", 0 0, L_00000000010ac8f0;  1 drivers
v00000000010461a0_0 .net *"_s14", 0 0, L_000000000104b420;  1 drivers
v0000000001045de0_0 .net *"_s16", 0 0, L_000000000104b340;  1 drivers
v00000000010466a0_0 .net *"_s22", 0 0, L_00000000010ac850;  1 drivers
v0000000001046740_0 .net *"_s24", 0 0, L_00000000010ab090;  1 drivers
v0000000001045ca0_0 .net *"_s25", 0 0, L_000000000104b2d0;  1 drivers
v0000000001046920_0 .net *"_s28", 0 0, L_00000000010abef0;  1 drivers
v0000000001046240_0 .net *"_s29", 0 0, L_000000000104ad90;  1 drivers
v00000000010462e0_0 .net *"_s3", 0 0, L_00000000010ab810;  1 drivers
v0000000001046380_0 .net *"_s32", 0 0, L_00000000010ab8b0;  1 drivers
v0000000001045200_0 .net *"_s33", 0 0, L_000000000104a700;  1 drivers
v0000000001046420_0 .net *"_s5", 0 0, L_00000000010abc70;  1 drivers
v00000000010469c0_0 .net *"_s6", 0 0, L_000000000104abd0;  1 drivers
v0000000001046a60_0 .net *"_s9", 0 0, L_00000000010abd10;  1 drivers
v0000000001046b00_0 .net "clk", 0 0, v00000000010ac2b0_0;  1 drivers
v00000000010455c0_0 .var "ctrlword", 4 0;
v0000000001044c60_0 .net "nextstate", 1 0, L_00000000010aba90;  1 drivers
v0000000001044e40_0 .net "preset", 0 0, v00000000010ab3b0_0;  1 drivers
v0000000001044ee0_0 .var "state", 1 0;
v0000000001045020_0 .net "status", 5 0, L_00000000010ab950;  alias, 1 drivers
E_0000000001050cf0 .event edge, v0000000001045020_0, v0000000001044ee0_0;
E_0000000001050d70 .event posedge, v0000000001046b00_0;
L_00000000010ab810 .part L_00000000010ab950, 5, 1;
L_00000000010abc70 .part L_00000000010ab950, 4, 1;
L_00000000010abd10 .part L_00000000010ab950, 3, 1;
L_00000000010ac8f0 .part L_00000000010ab950, 2, 1;
L_00000000010aba90 .concat8 [ 1 1 0 0], L_000000000104b340, L_000000000104a700;
L_00000000010ac850 .part L_00000000010ab950, 5, 1;
L_00000000010ab090 .part L_00000000010ab950, 4, 1;
L_00000000010abef0 .part L_00000000010ab950, 3, 1;
L_00000000010ab8b0 .part L_00000000010ab950, 2, 1;
S_0000000001023310 .scope module, "dispatch_unit" "Dispatcher" 2 40, 4 9 0, S_0000000001029af0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "data0"
    .port_info 1 /INPUT 16 "data1"
    .port_info 2 /OUTPUT 16 "operand0"
    .port_info 3 /OUTPUT 16 "operand1"
    .port_info 4 /INPUT 1 "selpath"
    .port_info 5 /OUTPUT 1 "zer1"
    .port_info 6 /OUTPUT 1 "zer0"
    .port_info 7 /OUTPUT 1 "path1"
    .port_info 8 /OUTPUT 1 "path0"
    .port_info 9 /INPUT 1 "preset"
    .port_info 10 /INPUT 1 "clk"
P_0000000001051930 .param/l "width" 0 4 23, +C4<00000000000000000000000000010000>;
L_000000000104aaf0 .functor BUFZ 1, v00000000010a9300_0, C4<0>, C4<0>, C4<0>;
L_000000000104b5e0 .functor NOT 1, v00000000010a9300_0, C4<0>, C4<0>, C4<0>;
v00000000010a9800_0 .net *"_s0", 31 0, L_00000000010ace90;  1 drivers
L_0000000002880310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010a9c60_0 .net/2s *"_s10", 1 0, L_0000000002880310;  1 drivers
v00000000010a9120_0 .net *"_s12", 1 0, L_00000000010ac490;  1 drivers
v00000000010aa0c0_0 .net *"_s16", 31 0, L_00000000010ac5d0;  1 drivers
L_0000000002880358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010aa7a0_0 .net *"_s19", 15 0, L_0000000002880358;  1 drivers
L_00000000028803a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010aa020_0 .net/2u *"_s20", 31 0, L_00000000028803a0;  1 drivers
v00000000010a91c0_0 .net *"_s22", 0 0, L_00000000010acc10;  1 drivers
L_00000000028803e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000010aa8e0_0 .net/2s *"_s24", 1 0, L_00000000028803e8;  1 drivers
L_0000000002880430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010aa340_0 .net/2s *"_s26", 1 0, L_0000000002880430;  1 drivers
v00000000010aa840_0 .net *"_s28", 1 0, L_00000000010ac670;  1 drivers
L_0000000002880238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010aa2a0_0 .net *"_s3", 15 0, L_0000000002880238;  1 drivers
L_0000000002880280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010a98a0_0 .net/2u *"_s4", 31 0, L_0000000002880280;  1 drivers
v00000000010aab60_0 .net *"_s6", 0 0, L_00000000010abb30;  1 drivers
L_00000000028802c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000010aaac0_0 .net/2s *"_s8", 1 0, L_00000000028802c8;  1 drivers
v00000000010aa980_0 .net "clk", 0 0, L_000000000104b0a0;  1 drivers
v00000000010a9580_0 .net "data0", 15 0, L_000000000104a9a0;  alias, 1 drivers
v00000000010aaa20_0 .net "data1", 15 0, L_000000000104aa80;  alias, 1 drivers
v00000000010a9940_0 .var "operand0", 15 0;
v00000000010a9260_0 .var "operand1", 15 0;
v00000000010a9300_0 .var "path", 0 0;
v00000000010a9b20_0 .net "path0", 0 0, L_000000000104aaf0;  1 drivers
v00000000010a99e0_0 .net "path1", 0 0, L_000000000104b5e0;  1 drivers
v00000000010aa200_0 .net "preset", 0 0, v00000000010ab3b0_0;  alias, 1 drivers
v00000000010aade0_0 .net "selpath", 0 0, L_00000000010ac990;  1 drivers
v00000000010a93a0_0 .net "zer0", 0 0, L_00000000010ac530;  1 drivers
v00000000010aa160_0 .net "zer1", 0 0, L_00000000010ac7b0;  1 drivers
E_0000000001051830 .event posedge, v00000000010aa980_0;
E_00000000010514b0 .event edge, v00000000010aade0_0, v00000000010aaa20_0, v00000000010a9580_0;
L_00000000010ace90 .concat [ 16 16 0 0], L_000000000104a9a0, L_0000000002880238;
L_00000000010abb30 .cmp/eq 32, L_00000000010ace90, L_0000000002880280;
L_00000000010ac490 .functor MUXZ 2, L_0000000002880310, L_00000000028802c8, L_00000000010abb30, C4<>;
L_00000000010ac530 .part L_00000000010ac490, 0, 1;
L_00000000010ac5d0 .concat [ 16 16 0 0], L_000000000104aa80, L_0000000002880358;
L_00000000010acc10 .cmp/eq 32, L_00000000010ac5d0, L_00000000028803a0;
L_00000000010ac670 .functor MUXZ 2, L_0000000002880430, L_00000000028803e8, L_00000000010acc10, C4<>;
L_00000000010ac7b0 .part L_00000000010ac670, 0, 1;
S_0000000000fe2970 .scope module, "fetch_unit" "FetchUnit" 2 24, 5 9 0, S_0000000001029af0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "ctrlword"
    .port_info 1 /OUTPUT 5 "addr0"
    .port_info 2 /OUTPUT 5 "addr1"
    .port_info 3 /OUTPUT 1 "ready"
    .port_info 4 /INPUT 1 "preset"
    .port_info 5 /INPUT 1 "clk"
P_0000000001050df0 .param/l "addrsize" 0 5 18, +C4<00000000000000000000000000000101>;
L_000000000104a930 .functor BUFZ 5, v00000000010a9bc0_0, C4<00000>, C4<00000>, C4<00000>;
v00000000010a96c0_0 .net *"_s10", 0 0, L_00000000010acf30;  1 drivers
L_0000000002880118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000010aae80_0 .net/2s *"_s12", 1 0, L_0000000002880118;  1 drivers
L_0000000002880160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010a9440_0 .net/2s *"_s14", 1 0, L_0000000002880160;  1 drivers
v00000000010a94e0_0 .net *"_s16", 1 0, L_00000000010ab590;  1 drivers
v00000000010aa700_0 .net *"_s4", 31 0, L_00000000010acdf0;  1 drivers
L_0000000002880088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010a9620_0 .net *"_s7", 26 0, L_0000000002880088;  1 drivers
L_00000000028800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010aac00_0 .net/2u *"_s8", 31 0, L_00000000028800d0;  1 drivers
v00000000010a9d00_0 .net "addr0", 4 0, v00000000010a9e40_0;  alias, 1 drivers
v00000000010aaca0_0 .net "addr1", 4 0, L_000000000104a930;  alias, 1 drivers
v00000000010a9da0_0 .var "bp", 4 0;
v00000000010a9760_0 .net "clk", 0 0, L_000000000104ae00;  1 drivers
v00000000010a9a80_0 .net "ctrlword", 3 0, L_00000000010ac3f0;  1 drivers
v00000000010a9e40_0 .var "dp0", 4 0;
v00000000010a9bc0_0 .var "dp1", 4 0;
v00000000010aad40_0 .net "preset", 0 0, v00000000010ab3b0_0;  alias, 1 drivers
v00000000010a9ee0_0 .net "ready", 0 0, L_00000000010ac170;  alias, 1 drivers
v00000000010aa3e0_0 .var "selmuxbp", 0 0;
E_0000000001051330 .event edge, v00000000010a9bc0_0, v00000000010a9e40_0;
E_0000000001051530 .event negedge, v00000000010a9760_0;
E_0000000001050db0 .event posedge, v00000000010a9760_0;
L_00000000010acdf0 .concat [ 5 27 0 0], v00000000010a9bc0_0, L_0000000002880088;
L_00000000010acf30 .cmp/gt 32, L_00000000010acdf0, L_00000000028800d0;
L_00000000010ab590 .functor MUXZ 2, L_0000000002880160, L_0000000002880118, L_00000000010acf30, C4<>;
L_00000000010ac170 .part L_00000000010ab590, 0, 1;
S_0000000000fe2af0 .scope module, "mem" "DataMemory" 2 33, 6 10 0, S_0000000001029af0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "addr1"
    .port_info 1 /INPUT 5 "addr0"
    .port_info 2 /OUTPUT 16 "data1"
    .port_info 3 /OUTPUT 16 "data0"
P_00000000010204c0 .param/l "addrsize" 0 6 18, +C4<00000000000000000000000000000101>;
P_00000000010204f8 .param/real "memdepth" 1 6 19, Cr<m4000000000000000gfc7>; value=32.0000
P_0000000001020530 .param/l "wordsize" 0 6 17, +C4<00000000000000000000000000010000>;
L_000000000104aa80 .functor BUFZ 16, L_00000000010acb70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000000000104a9a0 .functor BUFZ 16, L_00000000010ab9f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000010a9f80_0 .net *"_s0", 15 0, L_00000000010acb70;  1 drivers
v00000000010aaf20_0 .net *"_s10", 6 0, L_00000000010ac210;  1 drivers
L_00000000028801f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010aa480_0 .net *"_s13", 1 0, L_00000000028801f0;  1 drivers
v00000000010aa520_0 .net *"_s2", 6 0, L_00000000010ac030;  1 drivers
L_00000000028801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010aa5c0_0 .net *"_s5", 1 0, L_00000000028801a8;  1 drivers
v00000000010aa660_0 .net *"_s8", 15 0, L_00000000010ab9f0;  1 drivers
v00000000010a9080_0 .net "addr0", 4 0, v00000000010a9e40_0;  alias, 1 drivers
v00000000010abbd0_0 .net "addr1", 4 0, L_000000000104a930;  alias, 1 drivers
v00000000010abdb0_0 .net "data0", 15 0, L_000000000104a9a0;  alias, 1 drivers
v00000000010abf90_0 .net "data1", 15 0, L_000000000104aa80;  alias, 1 drivers
v00000000010abe50 .array "memory", 0 32, 15 0;
L_00000000010acb70 .array/port v00000000010abe50, L_00000000010ac030;
L_00000000010ac030 .concat [ 5 2 0 0], L_000000000104a930, L_00000000028801a8;
L_00000000010ab9f0 .array/port v00000000010abe50, L_00000000010ac210;
L_00000000010ac210 .concat [ 5 2 0 0], v00000000010a9e40_0, L_00000000028801f0;
    .scope S_0000000001029c70;
T_0 ;
    %wait E_0000000001050d70;
    %load/vec4 v0000000001044e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001044ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001044c60_0;
    %assign/vec4 v0000000001044ee0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001029c70;
T_1 ;
    %wait E_0000000001050cf0;
    %load/vec4 v0000000001044ee0_0;
    %load/vec4 v0000000001045020_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 130, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 133, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 137, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 138, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 141, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 142, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 146, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 149, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 150, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 153, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 154, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 157, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 158, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 161, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 166, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 169, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 173, 0, 8;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 174, 0, 8;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 177, 0, 8;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 178, 0, 8;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 181, 0, 8;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 182, 0, 8;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 185, 0, 8;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 186, 0, 8;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 189, 0, 8;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 190, 0, 8;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.2 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.3 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.5 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.6 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.7 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.8 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.9 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.10 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.11 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.12 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.13 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.14 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.15 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.16 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.17 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.18 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.19 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.20 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.21 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.22 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.23 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.24 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.25 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.26 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.27 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.28 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.29 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.30 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.31 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.32 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010455c0_0, 0, 5;
    %jmp T_1.34;
T_1.34 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000fe2970;
T_2 ;
    %wait E_0000000001050db0;
    %load/vec4 v00000000010aad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000010a9e40_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000010a9bc0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000010a9da0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010a9a80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000010a9a80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v00000000010a9da0_0;
    %addi 2, 0, 5;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v00000000010a9da0_0;
    %addi 1, 0, 5;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v00000000010a9bc0_0, 0;
T_2.2 ;
    %load/vec4 v00000000010a9a80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v00000000010a9da0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000010a9e40_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fe2970;
T_3 ;
    %wait E_0000000001051530;
    %load/vec4 v00000000010a9a80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000010aa3e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v00000000010a9e40_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v00000000010a9bc0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v00000000010a9da0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000fe2970;
T_4 ;
    %wait E_0000000001051330;
    %load/vec4 v00000000010a9bc0_0;
    %load/vec4 v00000000010a9e40_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010aa3e0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010aa3e0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000fe2af0;
T_5 ;
    %vpi_call 6 33 "$readmemh", "data.list", v00000000010abe50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000001023310;
T_6 ;
    %wait E_00000000010514b0;
    %load/vec4 v00000000010aade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000010aaa20_0;
    %store/vec4 v00000000010a9940_0, 0, 16;
    %load/vec4 v00000000010a9580_0;
    %store/vec4 v00000000010a9260_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010a9580_0;
    %store/vec4 v00000000010a9940_0, 0, 16;
    %load/vec4 v00000000010aaa20_0;
    %store/vec4 v00000000010a9260_0, 0, 16;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001023310;
T_7 ;
    %wait E_0000000001051830;
    %load/vec4 v00000000010aa200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a9300_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010aade0_0;
    %assign/vec4 v00000000010a9300_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001029af0;
T_8 ;
    %delay 10, 0;
    %load/vec4 v00000000010ac2b0_0;
    %inv;
    %store/vec4 v00000000010ac2b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001029af0;
T_9 ;
    %vpi_call 2 60 "$dumpfile", "fetch.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001029af0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ac2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ab3b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ab3b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ab3b0_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\Testbench.v";
    "./DataControlUnit.v";
    "./Dispatcher.v";
    "./DataFetch.v";
    "./DataMemory.v";
