//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	resultPixel
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;
.const .align 4 .u32 CountOfTrns = 512;
.const .align 4 .b8 trPoint1[6144];
.const .align 4 .b8 trPoint2[6144];
.const .align 4 .b8 trPoint3[6144];
.const .align 4 .b8 normals[6144];
.const .align 4 .b8 dRatios[2048];
.const .align 4 .b8 colors[6144];

.visible .entry resultPixel(
	.param .u64 resultPixel_param_0,
	.param .align 4 .b8 resultPixel_param_1[12],
	.param .u32 resultPixel_param_2,
	.param .u64 resultPixel_param_3
)
{
	.reg .pred 	%p<94>;
	.reg .f32 	%f<102>;
	.reg .b32 	%r<83>;
	.reg .f64 	%fd<62>;
	.reg .b64 	%rd<76>;


	ld.param.u64 	%rd34, [resultPixel_param_0];
	ld.param.u32 	%r13, [resultPixel_param_2];
	ld.param.u64 	%rd35, [resultPixel_param_3];
	ld.param.f32 	%f38, [resultPixel_param_1+8];
	ld.param.f32 	%f37, [resultPixel_param_1+4];
	ld.param.f32 	%f36, [resultPixel_param_1];
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r15, %r14, %r16;
	setp.ge.s32 	%p4, %r1, %r13;
	@%p4 bra 	$L__BB0_53;

	cvt.s64.s32 	%rd1, %r1;
	cvta.to.global.u64 	%rd36, %rd34;
	mul.wide.s32 	%rd37, %r1, 12;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.f32 	%f1, [%rd38];
	ld.global.f32 	%f2, [%rd38+4];
	ld.global.f32 	%f3, [%rd38+8];
	ld.const.u32 	%r2, [CountOfTrns];
	setp.lt.s32 	%p5, %r2, 1;
	@%p5 bra 	$L__BB0_52;

	mov.f32 	%f92, 0f4DF42400;
	mov.u32 	%r82, 0;
	mov.u64 	%rd69, trPoint3;
	mov.u64 	%rd68, trPoint2;
	mov.u64 	%rd67, trPoint1;
	mov.u64 	%rd66, dRatios;
	mov.u64 	%rd65, normals;

$L__BB0_3:
	cvt.s64.s32 	%rd7, %r82;
	ld.const.f32 	%f11, [%rd65];
	ld.const.f32 	%f52, [%rd66];
	fma.rn.f32 	%f53, %f36, %f11, %f52;
	ld.const.f32 	%f12, [%rd65+4];
	fma.rn.f32 	%f54, %f37, %f12, %f53;
	ld.const.f32 	%f55, [%rd65+8];
	fma.rn.f32 	%f13, %f38, %f55, %f54;
	mul.f32 	%f56, %f2, %f12;
	fma.rn.f32 	%f57, %f1, %f11, %f56;
	fma.rn.f32 	%f14, %f3, %f55, %f57;
	setp.eq.f32 	%p6, %f14, 0f00000000;
	setp.ge.f32 	%p7, %f13, 0f00000000;
	and.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_51;

	div.rn.f32 	%f15, %f13, %f14;
	setp.gt.f32 	%p9, %f15, 0f80000000;
	@%p9 bra 	$L__BB0_51;

	neg.f32 	%f58, %f15;
	mul.f32 	%f16, %f1, %f58;
	mul.f32 	%f17, %f2, %f58;
	mul.f32 	%f18, %f3, %f58;
	cvt.f64.f32 	%fd1, %f16;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd1;
	}
	mov.f64 	%fd35, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd35;
	}
	and.b32  	%r6, %r5, 2146435072;
	setp.eq.s32 	%p10, %r6, 1062207488;
	abs.f64 	%fd2, %fd1;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd54, [retval0+0];
	} // callseq 0
	setp.lt.s32 	%p11, %r4, 0;
	and.pred  	%p1, %p11, %p10;
	not.pred 	%p12, %p1;
	@%p12 bra 	$L__BB0_7;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd54;
	}
	xor.b32  	%r19, %r18, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd54;
	}
	mov.b64 	%fd54, {%r20, %r19};

$L__BB0_7:
	setp.eq.f32 	%p13, %f16, 0f00000000;
	@%p13 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_8;

$L__BB0_11:
	selp.b32 	%r21, %r4, 0, %p10;
	mov.u32 	%r22, 0;
	or.b32  	%r23, %r21, 2146435072;
	setp.lt.s32 	%p17, %r5, 0;
	selp.b32 	%r24, %r23, %r21, %p17;
	mov.b64 	%fd54, {%r22, %r24};
	bra.uni 	$L__BB0_12;

$L__BB0_8:
	setp.gt.s32 	%p14, %r4, -1;
	@%p14 bra 	$L__BB0_12;

	mov.f64 	%fd36, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd37, %fd36;
	setp.eq.f64 	%p15, %fd37, 0d4000000000000000;
	@%p15 bra 	$L__BB0_12;

	mov.f64 	%fd54, 0dFFF8000000000000;

$L__BB0_12:
	add.f64 	%fd8, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd8;
	}
	and.b32  	%r26, %r25, 2146435072;
	setp.ne.s32 	%p18, %r26, 2146435072;
	mov.f64 	%fd55, %fd54;
	@%p18 bra 	$L__BB0_18;

	setp.gtu.f64 	%p19, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd55, %fd8;
	@%p19 bra 	$L__BB0_18;

	mov.f64 	%fd39, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd39;
	}
	and.b32  	%r7, %r5, 2147483647;
	setp.eq.s32 	%p20, %r7, 2146435072;
	setp.eq.s32 	%p21, %r27, 0;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_15;

$L__BB0_17:
	setp.gt.f64 	%p29, %fd2, 0d3FF0000000000000;
	selp.b32 	%r34, 2146435072, 0, %p29;
	mov.u32 	%r35, 0;
	xor.b32  	%r36, %r34, 2146435072;
	setp.lt.s32 	%p30, %r5, 0;
	selp.b32 	%r37, %r36, %r34, %p30;
	setp.eq.f32 	%p31, %f16, 0fBF800000;
	selp.b32 	%r38, 1072693248, %r37, %p31;
	mov.b64 	%fd55, {%r35, %r38};
	bra.uni 	$L__BB0_18;

$L__BB0_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r28, %temp}, %fd1;
	}
	and.b32  	%r29, %r4, 2147483647;
	setp.ne.s32 	%p23, %r29, 2146435072;
	setp.ne.s32 	%p24, %r28, 0;
	or.pred  	%p25, %p23, %p24;
	mov.f64 	%fd55, %fd54;
	@%p25 bra 	$L__BB0_18;

	setp.gt.s32 	%p26, %r5, -1;
	selp.b32 	%r30, 2146435072, 0, %p26;
	mov.u32 	%r31, 0;
	setp.ne.s32 	%p27, %r7, 1071644672;
	and.pred  	%p28, %p27, %p1;
	or.b32  	%r32, %r30, -2147483648;
	selp.b32 	%r33, %r32, %r30, %p28;
	mov.b64 	%fd55, {%r31, %r33};

$L__BB0_18:
	cvt.f64.f32 	%fd12, %f17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd12;
	}
	abs.f64 	%fd13, %fd12;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd57, [retval0+0];
	} // callseq 1
	setp.lt.s32 	%p32, %r8, 0;
	and.pred  	%p2, %p32, %p10;
	not.pred 	%p34, %p2;
	@%p34 bra 	$L__BB0_20;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd57;
	}
	xor.b32  	%r40, %r39, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd57;
	}
	mov.b64 	%fd57, {%r41, %r40};

$L__BB0_20:
	setp.eq.f32 	%p35, %f17, 0f00000000;
	@%p35 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_21;

$L__BB0_24:
	selp.b32 	%r42, %r8, 0, %p10;
	mov.u32 	%r43, 0;
	or.b32  	%r44, %r42, 2146435072;
	setp.lt.s32 	%p39, %r5, 0;
	selp.b32 	%r45, %r44, %r42, %p39;
	mov.b64 	%fd57, {%r43, %r45};
	bra.uni 	$L__BB0_25;

$L__BB0_21:
	setp.gt.s32 	%p36, %r8, -1;
	@%p36 bra 	$L__BB0_25;

	mov.f64 	%fd40, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd41, %fd40;
	setp.eq.f64 	%p37, %fd41, 0d4000000000000000;
	@%p37 bra 	$L__BB0_25;

	mov.f64 	%fd57, 0dFFF8000000000000;

$L__BB0_25:
	add.f64 	%fd19, %fd12, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd19;
	}
	and.b32  	%r47, %r46, 2146435072;
	setp.ne.s32 	%p40, %r47, 2146435072;
	mov.f64 	%fd58, %fd57;
	@%p40 bra 	$L__BB0_31;

	setp.gtu.f64 	%p41, %fd13, 0d7FF0000000000000;
	mov.f64 	%fd58, %fd19;
	@%p41 bra 	$L__BB0_31;

	mov.f64 	%fd43, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd43;
	}
	and.b32  	%r9, %r5, 2147483647;
	setp.eq.s32 	%p42, %r9, 2146435072;
	setp.eq.s32 	%p43, %r48, 0;
	and.pred  	%p44, %p42, %p43;
	@%p44 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_28;

$L__BB0_30:
	setp.gt.f64 	%p51, %fd13, 0d3FF0000000000000;
	selp.b32 	%r55, 2146435072, 0, %p51;
	mov.u32 	%r56, 0;
	xor.b32  	%r57, %r55, 2146435072;
	setp.lt.s32 	%p52, %r5, 0;
	selp.b32 	%r58, %r57, %r55, %p52;
	setp.eq.f32 	%p53, %f17, 0fBF800000;
	selp.b32 	%r59, 1072693248, %r58, %p53;
	mov.b64 	%fd58, {%r56, %r59};
	bra.uni 	$L__BB0_31;

$L__BB0_28:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	and.b32  	%r50, %r8, 2147483647;
	setp.ne.s32 	%p45, %r50, 2146435072;
	setp.ne.s32 	%p46, %r49, 0;
	or.pred  	%p47, %p45, %p46;
	mov.f64 	%fd58, %fd57;
	@%p47 bra 	$L__BB0_31;

	setp.gt.s32 	%p48, %r5, -1;
	selp.b32 	%r51, 2146435072, 0, %p48;
	mov.u32 	%r52, 0;
	setp.ne.s32 	%p49, %r9, 1071644672;
	and.pred  	%p50, %p49, %p2;
	or.b32  	%r53, %r51, -2147483648;
	selp.b32 	%r54, %r53, %r51, %p50;
	mov.b64 	%fd58, {%r52, %r54};

$L__BB0_31:
	setp.eq.f32 	%p54, %f17, 0f3F800000;
	selp.f64 	%fd44, 0d3FF0000000000000, %fd58, %p54;
	setp.eq.f32 	%p55, %f16, 0f3F800000;
	selp.f64 	%fd45, 0d3FF0000000000000, %fd55, %p55;
	add.f64 	%fd23, %fd45, %fd44;
	cvt.f64.f32 	%fd24, %f18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd24;
	}
	abs.f64 	%fd25, %fd24;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd25;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd60, [retval0+0];
	} // callseq 2
	setp.lt.s32 	%p56, %r10, 0;
	and.pred  	%p3, %p56, %p10;
	not.pred 	%p58, %p3;
	@%p58 bra 	$L__BB0_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd60;
	}
	xor.b32  	%r61, %r60, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd60;
	}
	mov.b64 	%fd60, {%r62, %r61};

$L__BB0_33:
	setp.eq.f32 	%p59, %f18, 0f00000000;
	@%p59 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_34;

$L__BB0_37:
	selp.b32 	%r63, %r10, 0, %p10;
	mov.u32 	%r64, 0;
	or.b32  	%r65, %r63, 2146435072;
	setp.lt.s32 	%p63, %r5, 0;
	selp.b32 	%r66, %r65, %r63, %p63;
	mov.b64 	%fd60, {%r64, %r66};
	bra.uni 	$L__BB0_38;

$L__BB0_34:
	setp.gt.s32 	%p60, %r10, -1;
	@%p60 bra 	$L__BB0_38;

	mov.f64 	%fd46, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd47, %fd46;
	setp.eq.f64 	%p61, %fd47, 0d4000000000000000;
	@%p61 bra 	$L__BB0_38;

	mov.f64 	%fd60, 0dFFF8000000000000;

$L__BB0_38:
	add.f64 	%fd31, %fd24, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd31;
	}
	and.b32  	%r68, %r67, 2146435072;
	setp.ne.s32 	%p64, %r68, 2146435072;
	mov.f64 	%fd61, %fd60;
	@%p64 bra 	$L__BB0_44;

	setp.gtu.f64 	%p65, %fd25, 0d7FF0000000000000;
	mov.f64 	%fd61, %fd31;
	@%p65 bra 	$L__BB0_44;

	mov.f64 	%fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd49;
	}
	and.b32  	%r11, %r5, 2147483647;
	setp.eq.s32 	%p66, %r11, 2146435072;
	setp.eq.s32 	%p67, %r69, 0;
	and.pred  	%p68, %p66, %p67;
	@%p68 bra 	$L__BB0_43;
	bra.uni 	$L__BB0_41;

$L__BB0_43:
	setp.gt.f64 	%p75, %fd25, 0d3FF0000000000000;
	selp.b32 	%r76, 2146435072, 0, %p75;
	mov.u32 	%r77, 0;
	xor.b32  	%r78, %r76, 2146435072;
	setp.lt.s32 	%p76, %r5, 0;
	selp.b32 	%r79, %r78, %r76, %p76;
	setp.eq.f32 	%p77, %f18, 0fBF800000;
	selp.b32 	%r80, 1072693248, %r79, %p77;
	mov.b64 	%fd61, {%r77, %r80};
	bra.uni 	$L__BB0_44;

$L__BB0_41:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd24;
	}
	and.b32  	%r71, %r10, 2147483647;
	setp.ne.s32 	%p69, %r71, 2146435072;
	setp.ne.s32 	%p70, %r70, 0;
	or.pred  	%p71, %p69, %p70;
	mov.f64 	%fd61, %fd60;
	@%p71 bra 	$L__BB0_44;

	setp.gt.s32 	%p72, %r5, -1;
	selp.b32 	%r72, 2146435072, 0, %p72;
	mov.u32 	%r73, 0;
	setp.ne.s32 	%p73, %r11, 1071644672;
	and.pred  	%p74, %p73, %p3;
	or.b32  	%r74, %r72, -2147483648;
	selp.b32 	%r75, %r74, %r72, %p74;
	mov.b64 	%fd61, {%r73, %r75};

$L__BB0_44:
	setp.eq.f32 	%p78, %f18, 0f3F800000;
	selp.f64 	%fd50, 0d3FF0000000000000, %fd61, %p78;
	add.f64 	%fd51, %fd23, %fd50;
	sqrt.rn.f64 	%fd52, %fd51;
	cvt.rn.f32.f64 	%f19, %fd52;
	setp.leu.f32 	%p79, %f92, %f19;
	@%p79 bra 	$L__BB0_51;

	add.f32 	%f94, %f36, %f16;
	add.f32 	%f21, %f37, %f17;
	add.f32 	%f93, %f38, %f18;
	setp.neu.f32 	%p80, %f11, 0f00000000;
	@%p80 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_46;

$L__BB0_49:
	add.s64 	%rd75, %rd67, 4;
	add.s64 	%rd74, %rd67, 8;
	add.s64 	%rd73, %rd68, 4;
	add.s64 	%rd72, %rd68, 8;
	add.s64 	%rd71, %rd69, 4;
	add.s64 	%rd70, %rd69, 8;
	mov.f32 	%f94, %f21;
	bra.uni 	$L__BB0_50;

$L__BB0_46:
	setp.neu.f32 	%p81, %f12, 0f00000000;
	mul.lo.s64 	%rd44, %rd7, 12;
	mov.u64 	%rd45, trPoint1;
	add.s64 	%rd75, %rd45, %rd44;
	mov.u64 	%rd46, trPoint2;
	add.s64 	%rd73, %rd46, %rd44;
	mov.u64 	%rd47, trPoint3;
	add.s64 	%rd71, %rd47, %rd44;
	@%p81 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_47;

$L__BB0_48:
	add.s64 	%rd57, %rd45, %rd44;
	add.s64 	%rd74, %rd57, 8;
	add.s64 	%rd59, %rd46, %rd44;
	add.s64 	%rd72, %rd59, 8;
	add.s64 	%rd61, %rd47, %rd44;
	add.s64 	%rd70, %rd61, 8;
	bra.uni 	$L__BB0_50;

$L__BB0_47:
	add.s64 	%rd50, %rd45, %rd44;
	add.s64 	%rd74, %rd50, 4;
	add.s64 	%rd52, %rd46, %rd44;
	add.s64 	%rd72, %rd52, 4;
	add.s64 	%rd54, %rd47, %rd44;
	add.s64 	%rd70, %rd54, 4;
	mov.f32 	%f93, %f21;

$L__BB0_50:
	ld.const.f32 	%f59, [%rd75];
	sub.f32 	%f60, %f59, %f94;
	ld.const.f32 	%f61, [%rd72];
	ld.const.f32 	%f62, [%rd74];
	sub.f32 	%f63, %f61, %f62;
	mul.f32 	%f64, %f60, %f63;
	ld.const.f32 	%f65, [%rd73];
	sub.f32 	%f66, %f65, %f59;
	sub.f32 	%f67, %f62, %f93;
	mul.f32 	%f68, %f67, %f66;
	sub.f32 	%f69, %f64, %f68;
	sub.f32 	%f70, %f65, %f94;
	ld.const.f32 	%f71, [%rd70];
	sub.f32 	%f72, %f71, %f61;
	mul.f32 	%f73, %f70, %f72;
	ld.const.f32 	%f74, [%rd71];
	sub.f32 	%f75, %f74, %f65;
	sub.f32 	%f76, %f61, %f93;
	mul.f32 	%f77, %f76, %f75;
	sub.f32 	%f78, %f73, %f77;
	sub.f32 	%f79, %f74, %f94;
	sub.f32 	%f80, %f62, %f71;
	mul.f32 	%f81, %f79, %f80;
	sub.f32 	%f82, %f59, %f74;
	sub.f32 	%f83, %f71, %f93;
	mul.f32 	%f84, %f82, %f83;
	sub.f32 	%f85, %f81, %f84;
	setp.ge.f32 	%p82, %f69, 0f00000000;
	setp.ge.f32 	%p83, %f78, 0f00000000;
	and.pred  	%p84, %p82, %p83;
	setp.ge.f32 	%p85, %f85, 0f00000000;
	and.pred  	%p86, %p85, %p84;
	setp.le.f32 	%p87, %f69, 0f00000000;
	setp.le.f32 	%p88, %f78, 0f00000000;
	and.pred  	%p89, %p87, %p88;
	setp.le.f32 	%p90, %f85, 0f00000000;
	and.pred  	%p91, %p90, %p89;
	or.pred  	%p92, %p86, %p91;
	selp.f32 	%f92, %f19, %f92, %p92;
	selp.f32 	%f90, %f86, 0f437F0000, %p92;
	selp.f32 	%f89, 0f437F0000, %f87, %p92;

$L__BB0_51:
	cvt.u32.u64 	%r81, %rd7;
	add.s32 	%r82, %r81, 1;
	add.s64 	%rd69, %rd69, 12;
	add.s64 	%rd68, %rd68, 12;
	add.s64 	%rd67, %rd67, 12;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 12;
	setp.lt.s32 	%p93, %r82, %r2;
	@%p93 bra 	$L__BB0_3;

$L__BB0_52:
	cvta.to.global.u64 	%rd62, %rd35;
	mul.lo.s64 	%rd63, %rd1, 12;
	add.s64 	%rd64, %rd62, %rd63;
	st.global.f32 	[%rd64], %f89;
	st.global.f32 	[%rd64+4], %f90;
	st.global.f32 	[%rd64+8], %f91;

$L__BB0_53:
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB1_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB1_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB1_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB1_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd15, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd14;
	neg.f64 	%fd17, %fd14;
	fma.rn.f64 	%fd18, %fd17, %fd16, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd16, %fd16;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	mov.f64 	%fd40, 0d4000000000000000;
	neg.f64 	%fd41, %fd23;
	fma.rn.f64 	%fd42, %fd41, %fd21, %fd39;
	mul.f64 	%fd43, %fd20, %fd42;
	fma.rn.f64 	%fd44, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd24, %fd37, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd23, %fd23;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd23, %fd23, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd23, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd23;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd23, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd23, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd23, %fd68;
	sub.f64 	%fd72, %fd23, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd40;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd40;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd15;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB1_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB1_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB1_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB1_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB1_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

