[1] The Machine: A new kind of computer. https://www.labs.hpe.com/the-machine.
[2] Inc. Advanced Micro Devices. AMD SDK. http://developer.amd.com/tools-andsdks.
[3] Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, and Niraj K Jha. 2009. GARNET:
A detailed on-chip network model inside a full-system simulator. In Performance
Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on. IEEE, 33–42.
[4] Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi.
2015. A scalable processing-in-memory accelerator for parallel graph processing.
In 2015 Intl. Symp. on Computer Architecture. ACM, 105–117.
[5] Itir Akgun, Jia Zhan, Yuangang Wang, and Yuan Xie. 2016. Scalable Memory
Fabric for Silicon Interposer-Based Multi-Core Systems. In 2016 Intl. Conf. on
Computer Design.
[6] AMD Advanced Micro Devices, Inc. 2012. AMD Graphics Core Next
(GCN) Architecture. (June 2012).
https://www.amd.com/Documents/
GCN_Architecture_whitepaper.pdf.
[7] Arstechnica. HBM3: Cheaper, up to 64GB on-package, and terabytes-persecond bandwidth. http://arstechnica.com/gadgets/2016/08/hbm3-details-pricebandwidth/.
[8] Erfan Azarkhish, Davide Rossi, Igor Loi, and Luca Benini. 2014. A Logic-base
Interconnect for Supporting Near Memory Computation in the Hybrid Memory
Cube. In 2nd Workshop on Near-Data Processing. Cambridge, UK.
[9] James Balfour and William J. Dally. 2006. Design Tradeoffs for Tiled CMP
On-chip Networks. In 2006 Intl. Conf. on Supercomputing (ICS ’06). ACM, New
York, NY, USA, 187–198. https://doi.org/10.1145/1183401.1183430
[10] Paul Benson. 2009. DellTM PowerEdgeTM Servers 2009 - Memory. Dell Technical
Whitepaper (February 2009).
[11] S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron.
2009. Rodinia: A Benchmark Suite for Heterogeneous Computing. In IEEE
Intl. Symp. on Workload Characterization.
[12] S. Che, J. W. Sheaffer, M. Boyer, L. G. Szafaryn, L. Wang, and K. Skadron. 2010.
A Characterization of the Rodinia Benchmark Suite with Comparison to Contemporary CMP Workloads. In IEEE Intl. Symp. on Workload Characterization.
[13] Elliott Cooper-Balis, Paul Rosenfeld, and Bruce Jacob. 2012. Buffer-on-board
Memory Systems. In 39th Intl. Symp. on Computer Architecture. Portland, OR,
392–403.
[14] W. J. Dally. 1991. Express cubes: improving the performance of k-ary n -cube
interconnection networks. IEEE Trans. Comput. 40, 9 (Sep 1991), 1016–1023.
https://doi.org/10.1109/12.83652
[15] Dell Corporation. 2016. Memory Speeds and Population. Technical Report. http://www.dell.com/learn/us/en/2684/campaigns/ memory-speeds-andpopulation.
[16] Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P. Jouppi. 2010.
Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support. In SC.
[17] Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P. Jouppi. 2010.
Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support. In 2010 ACM/IEEE Int’l Conf. for High Performance Computing,
Networking, Storage and Analysis (SC ’10). IEEE Computer Society, Washington,
DC, USA, 1–11. https://doi.org/10.1109/SC.2010.50
[18] Brinda Ganesh, Aamer Jaleel, David Wang, and Bruce Jacob. 2007. Fully-Buffered
DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling. In Proceedings of the 2007 IEEE 13th International Symposium on High
Performance Computer Architecture (HPCA ’07). IEEE Computer Society, Washington, DC, USA, 109–120. https://doi.org/10.1109/HPCA.2007.346190
[19] M. Gao, G. Ayers, and C. Kozyrakis. 2015. Practical Near-Data Processing for
In-Memory Analytics Frameworks. In 2015 Intl. Conf. on Parallel Architectures
and Compilation Techniques. 113–124.
[20] HMCC.
Hybrid
Memory
Cube
Specification
1.0.
http://hybridmemorycube.org/specification-download/.
[21] HMCC. 2014.
Hybrid Memory Cube Specification 2.1.
http://www.hybridmemorycube.org/specification-v2-download-form/. Online.
[22] Supreet Jeloka, Reetuparna Das, Ronald G. Dreslinski, Trevor Mudge, and David
Blaauw. 2014. Hi-Rise: A High-Radix Switch for 3D Integration with SingleCycle Arbitration. In 47th Intl. Symp. on Microarchitecture. Cambridge, UK,
471–483.
[23] Xiaowei Jiang, Niti Madan, Li Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell,
Y. Solihin, and R. Balasubramonian. 2010. CHOP: Adaptive Filter-Based DRAM
Caching for CMP Server Platforms. In HPCA-16.
[24] G. Kim, J. Kim, J-H. Ahn, and J. Kim. 2013. Memory-centric system interconnect
design with hybrid memory cubes. In Intl. Conf. on Parallel Architectures and
Compilation Techniques.
[25] Gwangsun Kim, John Kim, Jung Ho Ahn, and Yongkee Kwon. 2014. Memory Network: Enabling Technology for Scalable Near-Data Computing. In 2nd
Workshop on Near-Data Processing. Cambridge, UK.
[26] Gwangsun Kim, Minseok Lee, Jiyun Jeong, and John Kim. 2014. Multi-GPU
System Design with Memory Networks. In 47th Intl. Symp. on Microarchitecture.
Cambridge, UK, 484–495.
[27] Emre Kultursay, Mahmut Kandemir, Anand Sivasubramaniam, and Onur Mutlu.
2013. Evaluating STT-RAM as an Energy-efficient Main Memory Alternative.
In 2013 Intl. Symp. on Performance Analysis of Systems and Software. IEEE,
256–267.
[28] Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting
Phase Change Memory As a Scalable Dram Alternative. In 2009 Intl. Symp. on
Computer Architecture (ISCA ’09). ACM, New York, NY, USA, 2–13. https:
//doi.org/10.1145/1555754.1555758
[29] José F. Martínez, Josep Torrellas, and José Duato. 1999. Improving the Performance of Bristled CC-NUMA Systems Using Virtual Channels and Adaptivity.
In 1999 Intl. Conf. on Supercomputing (ICS ’99). ACM, New York, NY, USA,
202–209. https://doi.org/10.1145/305138.305194
[30] Mitesh Meswani, Sergey Balgodurov, David Roberts, John Slice, Mike Ignatowski,
and Gabriel Loh. 2015. Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-stacked and Off-package Memories. In 21st Intl. Symp. on
High Performance Computer Architecture. San Francisco, CA, 126–136.
[31] Justin Meza, Jichuan Chang, HanBin Yoon, Onur Mutlu, and Parthasarathy Ranganathan. 2012. Enabling Efficient and Scalable Hybrid Memories Using Finegranularity DRAM Cache Management. Computer Architecture Letters 11, 2
(2012), 61–64.
[32] R. Nair, S.F. Antao, C. Bertolli, P. Bose, J.R. Brunheroto, T. Chen, C. Cher, C.H.A.
Costa, J. Doi, C. Evangelinos, B.M. Fleischer, T.W. Fox, D.S. Gallo, L. Grinberg,
J.A. Gunnels, A.C. Jacob, P. Jacob, H.M. Jacobson, T. Karkhanis, C. Kim, J.H.
Moreno, J.K. O’Brien, M. Ohmacht, Y. Park, D.A. Prener, B.S. Rosenburg, K.D.
Ryu, O. Sallenave, M.J. Serrano, P.D.M. Siegl, K. Sugavanam, and Z. Sura. 2015.
Active Memory Cube: A processing-in-memory architecture for exascale systems.
IBM Journal of Research and Development 59, 2/3 (2015), 17–1.
[33] J. Thomas Pawlowski. 2011. Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem. In Hot Chips
23.
[34] W. Pugh. 1990. Skip lists: A probabilistic alternative to balanced trees. Communications of the Association for Computing Machinery 33, 6 (June 1990),
668–0676.
[35] S.H. Pugsley, J. Jestes, Huihui Zhang, R. Balasubramonian, V. Srinivasan, A.
Buyuktosunoglu, A. Davis, and Feifei Li. 2014. NDC: Analyzing the impact of 3Dstacked memory+logic devices on MapReduce workloads. In 2014 Intl. Symp. on
Performance Analysis of Systems and Software. IEEE, 190–200.
[36] David R. Resnick and Mike Ignatowski. 2014. Proposing an Abstracted Interface and Protocol for Computer Systems. SAND2014 15795. Sandia National
Laboratories.
[37] David Roberts, Amin Farmahini-Farahani, Kevin Cheng, Nathan Hu,
David Mayhew, and Michael Ignatowski. 2015.
NMI: A New Memory Interface to Enable Innovation. In Hot Chips. Aspen, Colorado.
http://www.hotchips.org/wp-content/uploads/hc_archives/hc27/HC27.
26-Posters/HC27.26.p40-NMI-Memory_Interface-Roberts-AMD.pdf
[38] Paul Rosenfeld. 2014. Performance Exploration of the Hybrid Memory Cube.
Ph.D. Dissertation. University of Maryland, College Park.
[39] Samsung Electronics Corp. 2016. Samsung Begins Mass Producing World’s
Fastest DRAM - Based on Newest High Bandwidth Memory (HBM) Interface.
(Jan. 19, 2016). http://news.samsung.com.
[40] W. Song, H. J. Jung, J. Ahn, J. Lee, and J. Kim. 2016. Evaluation of Performance
Unfairness in NUMA System Architecture. IEEE Computer Architecture Letters
PP, 99 (2016), 1–1. https://doi.org/10.1109/LCA.2016.2602876
[41] ChunYi Sun, Edgar A. Leon, Gabriel H. Loh, David Roberts, Kirk Cameron,
Dimitrios S. Nikolopoulos, and Bronis S. de Supinkski. 2015. HpMC: An
Energy-aware Management System of Multi-level Memory Architectures. In
2015 Intl. Symp. on Memory Systems. Washington DC.
[42] Jia Zhan, Itir Akgun, Jishen Zhao, Al Davis, Paolo Faraboschi, Yuangang Wang,
and Yuan Xie. 2016. A Unified Memory Network Architecture for In-Memory
Computing in Commodity Servers. In 2016 Intl. Symp. on Microarchitecture.
IEEE.