// SPDX-License-Identifier: GPL-2.0

//! FSP (Firmware System Processor) interface for Hopper/Blackwell GPUs.
//!
//! Hopper/Blackwell use a simplified firmware boot sequence: FMC --> FSP --> GSP.
//! Unlike Turing/Ampere/Ada, there is NO SEC2 (Security Engine 2) usage.
//! FSP handles secure boot directly using FMC firmware + Chain of Trust.

use kernel::{
    device,
    dma::{
        Coherent,
        CoherentBox, //
    },
    io::poll::read_poll_timeout,
    prelude::*,
    ptr::{
        Alignable,
        Alignment, //
    },
    sizes::{
        SZ_1M,
        SZ_2M, //
    },
    time::Delta,
    transmute::{
        AsBytes,
        FromBytes, //
    },
};

use crate::{
    driver::Bar0,
    falcon::{
        fsp::Fsp as FspEngine,
        Falcon, //
    },
    mctp, regs,
};

/// FSP Chain of Trust protocol version.
///
/// Hopper (GH100) uses version 1, Blackwell uses version 2.
#[derive(Debug, Clone, Copy)]
pub(crate) struct FspCotVersion(u16);

impl FspCotVersion {
    /// Create a new FSP COT version.
    pub(crate) const fn new(version: u16) -> Self {
        Self(version)
    }

    /// Return the raw protocol version number for the wire format.
    pub(crate) const fn raw(self) -> u16 {
        self.0
    }
}

/// FSP message timeout in milliseconds.
const FSP_MSG_TIMEOUT_MS: i64 = 10000;

/// FSP secure boot completion timeout in milliseconds.
///
/// GB20x requires a longer timeout than Hopper/GB10x.
const fn fsp_secure_boot_timeout_ms(arch: crate::gpu::Architecture) -> i64 {
    match arch {
        crate::gpu::Architecture::BlackwellGB20x => 5000,
        _ => 4000,
    }
}

/// PRC (Product Reconfiguration Control) protocol constants.
///
/// PRC is an API system exposed through FSP's Management Partition that allows
/// querying and modifying device configuration "knobs" without firmware updates.
/// Each knob is identified by a unique object ID and controls a specific device
/// behavior (e.g., vGPU mode, ECC, confidential computing).
mod prc {
    /// Sub-command to read a PRC knob value.
    pub(super) const SUBCMD_READ: u8 = 0x0c;

    /// PRC object ID for vGPU mode configuration (knob ID 41).
    pub(super) const OBJECT_VGPU_MODE: u8 = 0x29;

    /// Request the persistent knob value (saved in InfoROM, effective on next boot).
    #[allow(dead_code)]
    pub(super) const FLAG_PERSISTENT: u8 = 1 << 0;
    /// Request the active knob value (currently effective this boot).
    pub(super) const FLAG_ACTIVE: u8 = 1 << 1;
}

/// GSP FMC initialization parameters.
#[repr(C)]
#[derive(Debug, Clone, Copy, Default)]
struct GspFmcInitParams {
    /// CC initialization "registry keys".
    regkeys: u32,
}

// SAFETY: GspFmcInitParams is a simple C struct with only primitive types.
unsafe impl AsBytes for GspFmcInitParams {}
// SAFETY: All bit patterns are valid for the primitive fields.
unsafe impl FromBytes for GspFmcInitParams {}

/// GSP ACR (Authenticated Code RAM) boot parameters.
#[repr(C)]
#[derive(Debug, Clone, Copy, Default)]
struct GspAcrBootGspRmParams {
    /// Physical memory aperture through which gspRmDescPa is accessed.
    target: u32,
    /// Size in bytes of the GSP-RM descriptor structure.
    gsp_rm_desc_size: u32,
    /// Physical offset in the target aperture of the GSP-RM descriptor structure.
    gsp_rm_desc_offset: u64,
    /// Physical offset in FB to set the start of the WPR containing GSP-RM.
    wpr_carveout_offset: u64,
    /// Size in bytes of the WPR containing GSP-RM.
    wpr_carveout_size: u32,
    /// Whether to boot GSP-RM or GSP-Proxy through ACR.
    b_is_gsp_rm_boot: u32,
}

// SAFETY: GspAcrBootGspRmParams is a simple C struct with only primitive types.
unsafe impl AsBytes for GspAcrBootGspRmParams {}
// SAFETY: All bit patterns are valid for the primitive fields.
unsafe impl FromBytes for GspAcrBootGspRmParams {}

/// GSP RM boot parameters.
#[repr(C)]
#[derive(Debug, Clone, Copy, Default)]
struct GspRmParams {
    /// Physical memory aperture through which bootArgsOffset is accessed.
    target: u32,
    /// Physical offset in the memory aperture that will be passed to GSP-RM.
    boot_args_offset: u64,
}

// SAFETY: GspRmParams is a simple C struct with only primitive types.
unsafe impl AsBytes for GspRmParams {}
// SAFETY: All bit patterns are valid for the primitive fields.
unsafe impl FromBytes for GspRmParams {}

/// GSP SPDM (Security Protocol and Data Model) parameters.
#[repr(C)]
#[derive(Debug, Clone, Copy, Default)]
struct GspSpdmParams {
    /// Physical memory aperture through which all addresses are accessed.
    target: u32,
    /// Physical offset in the memory aperture where SPDM payload buffer is stored.
    payload_buffer_offset: u64,
    /// Size of the above payload buffer.
    payload_buffer_size: u32,
}

// SAFETY: GspSpdmParams is a simple C struct with only primitive types.
unsafe impl AsBytes for GspSpdmParams {}
// SAFETY: All bit patterns are valid for the primitive fields.
unsafe impl FromBytes for GspSpdmParams {}

/// Complete GSP FMC boot parameters passed to FSP.
#[repr(C)]
#[derive(Debug, Clone, Copy, Default)]
pub(crate) struct GspFmcBootParams {
    init_params: GspFmcInitParams,
    boot_gsp_rm_params: GspAcrBootGspRmParams,
    gsp_rm_params: GspRmParams,
    gsp_spdm_params: GspSpdmParams,
}

// SAFETY: GspFmcBootParams is composed of C structs with only primitive types.
unsafe impl AsBytes for GspFmcBootParams {}
// SAFETY: All bit patterns are valid for the primitive fields.
unsafe impl FromBytes for GspFmcBootParams {}

/// Size constraints for FSP security signatures (Hopper/Blackwell).
const FSP_HASH_SIZE: usize = 48; // SHA-384 hash
const FSP_PKEY_SIZE: usize = 384; // RSA-3072 public key
const FSP_SIG_SIZE: usize = 384; // RSA-3072 signature

/// Structure to hold FMC signatures.
#[derive(Debug, Clone, Copy)]
pub(crate) struct FmcSignatures {
    hash384: [u8; FSP_HASH_SIZE],
    public_key: [u8; FSP_PKEY_SIZE],
    signature: [u8; FSP_SIG_SIZE],
}

/// FSP Command Response payload structure.
/// NVDM_PAYLOAD_COMMAND_RESPONSE structure.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct NvdmPayloadCommandResponse {
    task_id: u32,
    command_nvdm_type: u32,
    error_code: u32,
}

// SAFETY: NvdmPayloadCommandResponse is a packed C struct with only integral fields.
unsafe impl FromBytes for NvdmPayloadCommandResponse {}

/// vGPU operating mode as reported by FSP via the PRC protocol.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub(crate) enum VgpuMode {
    /// vGPU support is disabled on this GPU.
    Disabled = 0,
    /// vGPU support is enabled on this GPU.
    Enabled = 1,
}

impl TryFrom<u16> for VgpuMode {
    type Error = kernel::error::Error;

    fn try_from(value: u16) -> Result<Self> {
        match value {
            0 => Ok(VgpuMode::Disabled),
            1 => Ok(VgpuMode::Enabled),
            _ => Err(EINVAL),
        }
    }
}

/// PRC message payload.
///
/// Sent to FSP to query or modify a device configuration knob.
/// The response includes the common FSP response header followed by
/// a [`NvdmPayloadPrcResponse`] with the knob's current state value.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct NvdmPayloadPrc {
    sub_message_id: u8,
    flags: u8,
    object_id: u8,
    reserved: u8,
}

// SAFETY: NvdmPayloadPrc is a packed C struct with only integral fields.
unsafe impl AsBytes for NvdmPayloadPrc {}

/// PRC response payload containing the knob state value.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct NvdmPayloadPrcResponse {
    value_low: u8,
    value_high: u8,
    reserved1: u8,
    reserved2: u8,
}

// SAFETY: NvdmPayloadPrcResponse is a packed C struct with only integral fields.
unsafe impl FromBytes for NvdmPayloadPrcResponse {}

/// NVDM (NVIDIA Device Management) COT (Chain of Trust) payload structure.
/// This is the main message payload sent to FSP for Chain of Trust.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct NvdmPayloadCot {
    version: u16,
    size: u16,
    gsp_fmc_sysmem_offset: u64,
    frts_sysmem_offset: u64,
    frts_sysmem_size: u32,
    frts_vidmem_offset: u64,
    frts_vidmem_size: u32,
    hash384: [u8; FSP_HASH_SIZE],
    public_key: [u8; FSP_PKEY_SIZE],
    signature: [u8; FSP_SIG_SIZE],
    gsp_boot_args_sysmem_offset: u64,
}

/// Common MCTP and NVDM headers shared by all FSP messages.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct FspMessageHeader {
    mctp_header: u32,
    nvdm_header: u32,
}

// SAFETY: FspMessageHeader is a packed C struct with only integral fields.
unsafe impl AsBytes for FspMessageHeader {}

// SAFETY: FspMessageHeader is a packed C struct with only integral fields.
unsafe impl FromBytes for FspMessageHeader {}

impl FspMessageHeader {
    /// Construct a standard FSP message header for the given NVDM type.
    fn new(nvdm_type: u8) -> Self {
        Self {
            mctp_header: mctp::TransportHeader::new(true, true, 0, 0, 0).into(),
            nvdm_header: mctp::NvdmHeader::new(nvdm_type).into(),
        }
    }
}

/// Complete FSP COT (Chain of Trust) message structure.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct FspCotMessage {
    header: FspMessageHeader,
    cot: NvdmPayloadCot,
}

// SAFETY: FspCotMessage is a packed C struct with only integral fields.
unsafe impl AsBytes for FspCotMessage {}

/// Complete FSP PRC message.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct FspPrcMessage {
    header: FspMessageHeader,
    prc: NvdmPayloadPrc,
}

// SAFETY: FspPrcMessage is a packed C struct with only integral fields.
unsafe impl AsBytes for FspPrcMessage {}

/// Complete FSP response structure with MCTP and NVDM headers.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct FspResponse {
    header: FspMessageHeader,
    response: NvdmPayloadCommandResponse,
}

// SAFETY: FspResponse is a packed C struct with only integral fields.
unsafe impl FromBytes for FspResponse {}

/// Complete FSP PRC response including the knob state payload.
#[repr(C, packed)]
#[derive(Clone, Copy)]
struct FspPrcResponse {
    header: FspMessageHeader,
    response: NvdmPayloadCommandResponse,
    prc_data: NvdmPayloadPrcResponse,
}

// SAFETY: FspPrcResponse is a packed C struct with only integral fields.
unsafe impl FromBytes for FspPrcResponse {}

/// Trait implemented by types representing a message to send to FSP.
///
/// This provides [`Fsp::send_sync_fsp`] with the information it needs to send
/// a given message, following the same pattern as GSP's `CommandToGsp`.
pub(crate) trait MessageToFsp: AsBytes {
    /// NVDM type identifying this message to FSP.
    const NVDM_TYPE: u8;
}

impl MessageToFsp for FspCotMessage {
    const NVDM_TYPE: u8 = mctp::nvdm_type::COT;
}

/// Bundled arguments for FMC boot via FSP Chain of Trust.
pub(crate) struct FmcBootArgs<'a> {
    chipset: crate::gpu::Chipset,
    fmc_image_fw: &'a Coherent<[u8]>,
    fmc_boot_params: Coherent<GspFmcBootParams>,
    resume: bool,
    signatures: &'a FmcSignatures,
}

impl<'a> FmcBootArgs<'a> {
    /// Build FMC boot arguments, allocating the DMA-coherent boot parameter
    /// structure that FSP will read.
    #[allow(clippy::too_many_arguments)]
    pub(crate) fn new(
        dev: &device::Device<device::Bound>,
        chipset: crate::gpu::Chipset,
        fmc_image_fw: &'a Coherent<[u8]>,
        wpr_meta_addr: u64,
        wpr_meta_size: u32,
        libos_addr: u64,
        resume: bool,
        signatures: &'a FmcSignatures,
    ) -> Result<Self> {
        // `GSP_DMA_TARGET_*` is not in the current Rust bindings yet.
        const GSP_DMA_TARGET_COHERENT_SYSTEM: u32 = 1;
        const GSP_DMA_TARGET_NONCOHERENT_SYSTEM: u32 = 2;

        let mut fmc_boot_params = CoherentBox::<GspFmcBootParams>::zeroed(dev, GFP_KERNEL)?;

        // Blackwell FSP expects wpr_carveout_offset and wpr_carveout_size to be zero;
        // it obtains WPR info from other sources.
        fmc_boot_params.boot_gsp_rm_params = GspAcrBootGspRmParams {
            target: GSP_DMA_TARGET_COHERENT_SYSTEM,
            gsp_rm_desc_size: wpr_meta_size,
            gsp_rm_desc_offset: wpr_meta_addr,
            b_is_gsp_rm_boot: 1,
            ..Default::default()
        };

        fmc_boot_params.gsp_rm_params = GspRmParams {
            target: GSP_DMA_TARGET_NONCOHERENT_SYSTEM,
            boot_args_offset: libos_addr,
        };

        let fmc_boot_params: Coherent<GspFmcBootParams> = fmc_boot_params.into();

        Ok(Self {
            chipset,
            fmc_image_fw,
            fmc_boot_params,
            resume,
            signatures,
        })
    }

    /// DMA address of the FMC boot parameters, needed after boot for lockdown
    /// release polling.
    pub(crate) fn boot_params_dma_handle(&self) -> u64 {
        self.fmc_boot_params.dma_handle()
    }
}

impl MessageToFsp for FspPrcMessage {
    const NVDM_TYPE: u8 = mctp::nvdm_type::PRC;
}

/// FSP interface for Hopper/Blackwell GPUs.
pub(crate) struct Fsp;

impl Fsp {
    /// Read vGPU mode from FSP using the PRC protocol.
    ///
    /// Queries FSP's Management Partition for the active vGPU mode knob value.
    /// Returns [`VgpuMode::Enabled`] if vGPU support is active on this GPU,
    /// [`VgpuMode::Disabled`] otherwise.
    #[allow(dead_code)]
    pub(crate) fn read_vgpu_mode(
        dev: &device::Device<device::Bound>,
        bar: &Bar0,
        fsp_falcon: &Falcon<FspEngine>,
    ) -> Result<VgpuMode> {
        let msg = KBox::new(
            FspPrcMessage {
                header: FspMessageHeader::new(mctp::nvdm_type::PRC),
                prc: NvdmPayloadPrc {
                    sub_message_id: prc::SUBCMD_READ,
                    flags: prc::FLAG_ACTIVE,
                    object_id: prc::OBJECT_VGPU_MODE,
                    reserved: 0,
                },
            },
            GFP_KERNEL,
        )?;

        let response_buf = Self::send_sync_fsp(dev, bar, fsp_falcon, &*msg)?;

        let prc_resp_size = core::mem::size_of::<FspPrcResponse>();
        if response_buf.len() < prc_resp_size {
            dev_err!(
                dev,
                "PRC response too small: {} bytes (expected {})\n",
                response_buf.len(),
                prc_resp_size
            );
            return Err(EIO);
        }

        let prc_response = FspPrcResponse::from_bytes(&response_buf[..prc_resp_size]).ok_or(EIO)?;

        let raw_value = u16::from(prc_response.prc_data.value_low)
            | (u16::from(prc_response.prc_data.value_high) << 8);

        VgpuMode::try_from(raw_value).inspect_err(|_| {
            dev_err!(dev, "unexpected vGPU mode value: {:#x}\n", raw_value);
        })
    }

    /// Wait for FSP secure boot completion.
    ///
    /// Polls the thermal scratch register until FSP signals boot completion
    /// or timeout occurs.
    pub(crate) fn wait_secure_boot(
        dev: &device::Device<device::Bound>,
        bar: &Bar0,
        arch: crate::gpu::Architecture,
    ) -> Result {
        debug_assert!(
            regs::read_fsp_boot_complete_status(bar, arch).is_some(),
            "wait_secure_boot called on non-FSP architecture"
        );

        let timeout = Delta::from_millis(fsp_secure_boot_timeout_ms(arch));

        read_poll_timeout(
            || regs::read_fsp_boot_complete_status(bar, arch).ok_or(ENOTSUPP),
            |&status| status == regs::FSP_BOOT_COMPLETE_SUCCESS,
            Delta::from_millis(10),
            timeout,
        )
        .map_err(|_| {
            dev_err!(dev, "FSP secure boot completion timeout\n");
            ETIMEDOUT
        })
        .map(|_| ())
    }

    /// Extract FMC firmware signatures for Chain of Trust verification.
    ///
    /// Copies the pre-loaded hash, public key, and signature data into a
    /// heap-allocated [`FmcSignatures`] structure to prevent stack overflow.
    pub(crate) fn extract_fmc_signatures(
        dev: &device::Device<device::Bound>,
        hash_data: &[u8],
        pkey_data: &[u8],
        sig_data: &[u8],
    ) -> Result<KBox<FmcSignatures>> {
        if hash_data.len() != FSP_HASH_SIZE {
            dev_err!(
                dev,
                "FMC hash size {} != expected {}\n",
                hash_data.len(),
                FSP_HASH_SIZE
            );
            return Err(EINVAL);
        }

        if pkey_data.len() > FSP_PKEY_SIZE {
            dev_err!(
                dev,
                "FMC publickey size {} > maximum {}\n",
                pkey_data.len(),
                FSP_PKEY_SIZE
            );
            return Err(EINVAL);
        }

        if sig_data.len() > FSP_SIG_SIZE {
            dev_err!(
                dev,
                "FMC signature size {} > maximum {}\n",
                sig_data.len(),
                FSP_SIG_SIZE
            );
            return Err(EINVAL);
        }

        let mut signatures = KBox::new(
            FmcSignatures {
                hash384: [0u8; FSP_HASH_SIZE],
                public_key: [0u8; FSP_PKEY_SIZE],
                signature: [0u8; FSP_SIG_SIZE],
            },
            GFP_KERNEL,
        )?;

        signatures.hash384.copy_from_slice(hash_data);
        signatures.public_key[..pkey_data.len()].copy_from_slice(pkey_data);
        signatures.signature[..sig_data.len()].copy_from_slice(sig_data);

        Ok(signatures)
    }

    /// Boot GSP FMC via FSP Chain of Trust.
    ///
    /// Builds the COT message from the pre-configured [`FmcBootArgs`], sends it
    /// to FSP, and waits for the response.
    pub(crate) fn boot_fmc(
        dev: &device::Device<device::Bound>,
        bar: &Bar0,
        fsp_falcon: &Falcon<FspEngine>,
        args: &FmcBootArgs<'_>,
    ) -> Result {
        dev_info!(dev, "DEBUG-FSP: boot_fmc for {}\n", args.chipset);

        let fmc_addr = args.fmc_image_fw.dma_handle();
        let fmc_boot_params_addr = args.fmc_boot_params.dma_handle();

        // frts_offset is relative to FB end: FRTS_location = FB_END - frts_offset
        let frts_offset = if !args.resume {
            let frts_reserved_size = crate::fb::calc_non_wpr_heap_size(args.chipset)
                .checked_add(u64::from(crate::fb::PMU_RESERVED_SIZE))
                .ok_or(EINVAL)?;

            frts_reserved_size
                .align_up(Alignment::new::<SZ_2M>())
                .ok_or(EINVAL)?
        } else {
            0
        };
        let frts_size: u32 = if !args.resume { SZ_1M as u32 } else { 0 };

        let cot_version = args.chipset.fsp_cot_version().ok_or(ENOTSUPP)?.raw();
        dev_info!(dev, "DEBUG-FSP: COT version={}, fmc_addr={:#x}, boot_params={:#x}, frts_offset={:#x}, frts_size={:#x}\n",
                  cot_version, fmc_addr, fmc_boot_params_addr, frts_offset, frts_size);

        let msg = KBox::new(
            FspCotMessage {
                header: FspMessageHeader::new(mctp::nvdm_type::COT),
                cot: NvdmPayloadCot {
                    version: cot_version,
                    size: u16::try_from(core::mem::size_of::<NvdmPayloadCot>())
                        .map_err(|_| EINVAL)?,
                    gsp_fmc_sysmem_offset: fmc_addr,
                    frts_sysmem_offset: 0,
                    frts_sysmem_size: 0,
                    frts_vidmem_offset: frts_offset,
                    frts_vidmem_size: frts_size,
                    hash384: args.signatures.hash384,
                    public_key: args.signatures.public_key,
                    signature: args.signatures.signature,
                    gsp_boot_args_sysmem_offset: fmc_boot_params_addr,
                },
            },
            GFP_KERNEL,
        )?;

        dev_info!(dev, "DEBUG-FSP: sending COT msg ({} bytes) to FSP\n",
                  core::mem::size_of_val(&*msg));

        // Dump first 52 bytes (header + payload header fields) and verify EMEM readback
        {
            let bytes = msg.as_bytes();
            dev_info!(dev, "DEBUG-FSP: COT msg[0..8] hdr: {:02x} {:02x} {:02x} {:02x}  {:02x} {:02x} {:02x} {:02x}\n",
                bytes[0], bytes[1], bytes[2], bytes[3], bytes[4], bytes[5], bytes[6], bytes[7]);
            dev_info!(dev, "DEBUG-FSP: COT msg[8..16] ver/sz/fmc: {:02x} {:02x} {:02x} {:02x}  {:02x} {:02x} {:02x} {:02x}\n",
                bytes[8], bytes[9], bytes[10], bytes[11], bytes[12], bytes[13], bytes[14], bytes[15]);
            dev_info!(dev, "DEBUG-FSP: COT msg[16..24] fmc_h: {:02x} {:02x} {:02x} {:02x}  {:02x} {:02x} {:02x} {:02x}\n",
                bytes[16], bytes[17], bytes[18], bytes[19], bytes[20], bytes[21], bytes[22], bytes[23]);
            dev_info!(dev, "DEBUG-FSP: NvdmPayloadCot size field = {} (sizeof={})\n",
                u16::from_le_bytes([bytes[10], bytes[11]]),
                core::mem::size_of::<NvdmPayloadCot>());
        }

        let _response_buf = Self::send_sync_fsp(dev, bar, fsp_falcon, &*msg)?;

        dev_info!(dev, "DEBUG-FSP: Chain of Trust completed successfully\n");
        Ok(())
    }

    /// Send message to FSP and wait for response.
    /// Returns the full response buffer on success.
    fn send_sync_fsp<M>(
        dev: &device::Device<device::Bound>,
        bar: &crate::driver::Bar0,
        fsp_falcon: &crate::falcon::Falcon<crate::falcon::fsp::Fsp>,
        msg: &M,
    ) -> Result<KVec<u8>>
    where
        M: MessageToFsp,
    {
        dev_info!(dev, "DEBUG-FSP: send_msg {} bytes\n", msg.as_bytes().len());
        fsp_falcon.send_msg(bar, msg.as_bytes())?;

        // Read back msgq pointers after send
        {
            let msgq_size = fsp_falcon.poll_msgq(bar);
            dev_info!(dev, "DEBUG-FSP: MSGQ poll immediately after send: {} bytes\n", msgq_size);
        }

        dev_info!(dev, "DEBUG-FSP: send_msg done, waiting for response (timeout={}ms)\n",
                  FSP_MSG_TIMEOUT_MS);

        let timeout = Delta::from_millis(FSP_MSG_TIMEOUT_MS);
        let packet_size = read_poll_timeout(
            || Ok(fsp_falcon.poll_msgq(bar)),
            |&size| size > 0,
            Delta::from_millis(10),
            timeout,
        )
        .map_err(|_| {
            dev_err!(dev, "FSP response timeout\n");
            ETIMEDOUT
        })?;

        let packet_size = packet_size as usize;
        let mut response_buf = KVec::<u8>::new();
        response_buf.resize(packet_size, 0, GFP_KERNEL)?;
        fsp_falcon.recv_msg(bar, &mut response_buf, packet_size)?;

        let min_size = core::mem::size_of::<FspResponse>();
        if response_buf.len() < min_size {
            dev_err!(dev, "FSP response too small: {}\n", response_buf.len());
            return Err(EIO);
        }

        let response = FspResponse::from_bytes(&response_buf[..min_size]).ok_or(EIO)?;

        let mctp_header = response.header.mctp_header;
        let nvdm_header = response.header.nvdm_header;
        let command_nvdm_type = response.response.command_nvdm_type;
        let error_code = response.response.error_code;

        let transport = mctp::TransportHeader::from_raw(mctp_header);
        if !transport.som() || !transport.eom() {
            dev_err!(
                dev,
                "Unexpected MCTP header in FSP reply: {:#x}\n",
                mctp_header
            );
            return Err(EIO);
        }

        let nvdm = mctp::NvdmHeader::from_raw(nvdm_header);
        if nvdm.msg_type() != mctp::MSG_TYPE_VENDOR_PCI
            || nvdm.vendor_id() != mctp::VENDOR_ID_NV
            || nvdm.nvdm_type() != u32::from(mctp::nvdm_type::FSP_RESPONSE)
        {
            dev_err!(
                dev,
                "Unexpected NVDM header in FSP reply: {:#x}\n",
                nvdm_header
            );
            return Err(EIO);
        }

        if command_nvdm_type != u32::from(M::NVDM_TYPE) {
            dev_err!(
                dev,
                "Expected NVDM type {:#x} in reply, got {:#x}\n",
                M::NVDM_TYPE,
                command_nvdm_type
            );
            return Err(EIO);
        }

        if error_code != 0 {
            dev_err!(
                dev,
                "NVDM command {:#x} failed with error {:#x}\n",
                M::NVDM_TYPE,
                error_code
            );
            return Err(EIO);
        }

        Ok(response_buf)
    }
}
