

================================================================
== Vivado HLS Report for 'conv_2d_cl_switch_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_s'
================================================================
* Date:           Sun Jan 22 20:32:20 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.794 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     2611|    26971| 10.444 us | 0.108 ms |  2611|  26971|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                               |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_mult_s_fu_679   |dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_mult_s  |       27|       27| 0.108 us | 0.108 us |   27|   27|   none   |
        |call_ret_cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_s_fu_686  |cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_s      |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2610|    26970|  3 ~ 31  |          -|          -|   870|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     351|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |       43|      0|    10694|   57866|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     534|    -|
|Register             |        -|      -|     2847|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       43|      0|    13541|   58751|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        3|      0|        1|      13|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        1|      0|    ~0   |       6|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                    Instance                                   |                               Module                              | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |call_ret_cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_s_fu_686  |cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_s      |        0|      0|  2049|   1024|    0|
    |grp_dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_mult_s_fu_679   |dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_mult_s  |       43|      0|  8645|  56842|    0|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                          |                                                                   |       43|      0| 10694|  57866|    0|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln630_fu_1260_p2     |     +    |      0|  0|  32|          32|           1|
    |add_ln632_fu_1271_p2     |     +    |      0|  0|  32|          32|           1|
    |add_ln635_fu_1214_p2     |     +    |      0|  0|  32|          32|           1|
    |add_ln637_fu_1225_p2     |     +    |      0|  0|  32|          32|           1|
    |i_fu_763_p2              |     +    |      0|  0|  10|          10|           1|
    |and_ln603_3_fu_883_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln603_4_fu_889_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln603_fu_877_p2      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_550         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_588         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln594_fu_757_p2     |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln603_4_fu_831_p2   |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln603_5_fu_851_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln603_6_fu_871_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln603_fu_821_p2     |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln622_fu_1209_p2    |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln626_fu_1255_p2    |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5          |    or    |      0|  0|   2|           1|           1|
    |select_ln632_fu_1276_p3  |  select  |      0|  0|  32|           1|           2|
    |select_ln637_fu_1230_p3  |  select  |      0|  0|  32|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 351|         348|          42|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  33|          6|    1|          6|
    |ap_done                                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_672_p4  |  15|          3|   32|         96|
    |data_0_V_V_blk_n                       |   9|          2|    1|          2|
    |data_10_V_V_blk_n                      |   9|          2|    1|          2|
    |data_11_V_V_blk_n                      |   9|          2|    1|          2|
    |data_12_V_V_blk_n                      |   9|          2|    1|          2|
    |data_13_V_V_blk_n                      |   9|          2|    1|          2|
    |data_14_V_V_blk_n                      |   9|          2|    1|          2|
    |data_15_V_V_blk_n                      |   9|          2|    1|          2|
    |data_1_V_V_blk_n                       |   9|          2|    1|          2|
    |data_2_V_V_blk_n                       |   9|          2|    1|          2|
    |data_3_V_V_blk_n                       |   9|          2|    1|          2|
    |data_4_V_V_blk_n                       |   9|          2|    1|          2|
    |data_5_V_V_blk_n                       |   9|          2|    1|          2|
    |data_6_V_V_blk_n                       |   9|          2|    1|          2|
    |data_7_V_V_blk_n                       |   9|          2|    1|          2|
    |data_8_V_V_blk_n                       |   9|          2|    1|          2|
    |data_9_V_V_blk_n                       |   9|          2|    1|          2|
    |i_0_i_reg_658                          |   9|          2|   10|         20|
    |pX_5                                   |   9|          2|   32|         64|
    |pY_5                                   |   9|          2|   32|         64|
    |real_start                             |   9|          2|    1|          2|
    |res_0_V_V_blk_n                        |   9|          2|    1|          2|
    |res_10_V_V_blk_n                       |   9|          2|    1|          2|
    |res_11_V_V_blk_n                       |   9|          2|    1|          2|
    |res_12_V_V_blk_n                       |   9|          2|    1|          2|
    |res_13_V_V_blk_n                       |   9|          2|    1|          2|
    |res_14_V_V_blk_n                       |   9|          2|    1|          2|
    |res_15_V_V_blk_n                       |   9|          2|    1|          2|
    |res_16_V_V_blk_n                       |   9|          2|    1|          2|
    |res_17_V_V_blk_n                       |   9|          2|    1|          2|
    |res_18_V_V_blk_n                       |   9|          2|    1|          2|
    |res_19_V_V_blk_n                       |   9|          2|    1|          2|
    |res_1_V_V_blk_n                        |   9|          2|    1|          2|
    |res_20_V_V_blk_n                       |   9|          2|    1|          2|
    |res_21_V_V_blk_n                       |   9|          2|    1|          2|
    |res_22_V_V_blk_n                       |   9|          2|    1|          2|
    |res_23_V_V_blk_n                       |   9|          2|    1|          2|
    |res_24_V_V_blk_n                       |   9|          2|    1|          2|
    |res_25_V_V_blk_n                       |   9|          2|    1|          2|
    |res_26_V_V_blk_n                       |   9|          2|    1|          2|
    |res_27_V_V_blk_n                       |   9|          2|    1|          2|
    |res_28_V_V_blk_n                       |   9|          2|    1|          2|
    |res_29_V_V_blk_n                       |   9|          2|    1|          2|
    |res_2_V_V_blk_n                        |   9|          2|    1|          2|
    |res_30_V_V_blk_n                       |   9|          2|    1|          2|
    |res_31_V_V_blk_n                       |   9|          2|    1|          2|
    |res_3_V_V_blk_n                        |   9|          2|    1|          2|
    |res_4_V_V_blk_n                        |   9|          2|    1|          2|
    |res_5_V_V_blk_n                        |   9|          2|    1|          2|
    |res_6_V_V_blk_n                        |   9|          2|    1|          2|
    |res_7_V_V_blk_n                        |   9|          2|    1|          2|
    |res_8_V_V_blk_n                        |   9|          2|    1|          2|
    |res_9_V_V_blk_n                        |   9|          2|    1|          2|
    |sX_5                                   |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 534|        117|  189|        414|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+
    |                                            Name                                           |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+
    |and_ln603_4_reg_1341                                                                       |     1|   0|     1|          0|
    |ap_CS_fsm                                                                                  |     5|   0|     5|          0|
    |ap_done_reg                                                                                |     1|   0|     1|          0|
    |call_ret_reg_1304                                                                          |  1152|   0|  1152|          0|
    |grp_dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config37_mult_s_fu_679_ap_start_reg  |     1|   0|     1|          0|
    |i_0_i_reg_658                                                                              |    10|   0|    10|          0|
    |i_reg_1299                                                                                 |    10|   0|    10|          0|
    |icmp_ln603_4_reg_1324                                                                      |     1|   0|     1|          0|
    |icmp_ln603_reg_1314                                                                        |     1|   0|     1|          0|
    |layer_in_V_11                                                                              |  1152|   0|  1152|          0|
    |pX_5                                                                                       |    32|   0|    32|          0|
    |pX_5_load_reg_1335                                                                         |    32|   0|    32|          0|
    |pY_5                                                                                       |    32|   0|    32|          0|
    |pY_5_load_reg_1329                                                                         |    32|   0|    32|          0|
    |sX_5                                                                                       |    32|   0|    32|          0|
    |sX_5_load_reg_1309                                                                         |    32|   0|    32|          0|
    |sY_5                                                                                       |    32|   0|    32|          0|
    |sY_5_load_reg_1319                                                                         |    32|   0|    32|          0|
    |start_once_reg                                                                             |     1|   0|     1|          0|
    |tmp_V_2548_reg_1345                                                                        |     8|   0|     8|          0|
    |tmp_V_2549_reg_1350                                                                        |     8|   0|     8|          0|
    |tmp_V_2550_reg_1355                                                                        |     8|   0|     8|          0|
    |tmp_V_2551_reg_1360                                                                        |     8|   0|     8|          0|
    |tmp_V_2552_reg_1365                                                                        |     8|   0|     8|          0|
    |tmp_V_2553_reg_1370                                                                        |     8|   0|     8|          0|
    |tmp_V_2554_reg_1375                                                                        |     8|   0|     8|          0|
    |tmp_V_2555_reg_1380                                                                        |     8|   0|     8|          0|
    |tmp_V_2556_reg_1385                                                                        |     8|   0|     8|          0|
    |tmp_V_2557_reg_1390                                                                        |     8|   0|     8|          0|
    |tmp_V_2558_reg_1395                                                                        |     8|   0|     8|          0|
    |tmp_V_2559_reg_1400                                                                        |     8|   0|     8|          0|
    |tmp_V_2560_reg_1405                                                                        |     8|   0|     8|          0|
    |tmp_V_2561_reg_1410                                                                        |     8|   0|     8|          0|
    |tmp_V_2562_reg_1415                                                                        |     8|   0|     8|          0|
    |tmp_V_2563_reg_1420                                                                        |     8|   0|     8|          0|
    |tmp_V_2564_reg_1425                                                                        |     8|   0|     8|          0|
    |tmp_V_2565_reg_1430                                                                        |     8|   0|     8|          0|
    |tmp_V_2566_reg_1435                                                                        |     8|   0|     8|          0|
    |tmp_V_2567_reg_1440                                                                        |     8|   0|     8|          0|
    |tmp_V_2568_reg_1445                                                                        |     8|   0|     8|          0|
    |tmp_V_2569_reg_1450                                                                        |     8|   0|     8|          0|
    |tmp_V_2570_reg_1455                                                                        |     8|   0|     8|          0|
    |tmp_V_2571_reg_1460                                                                        |     8|   0|     8|          0|
    |tmp_V_2572_reg_1465                                                                        |     8|   0|     8|          0|
    |tmp_V_2573_reg_1470                                                                        |     8|   0|     8|          0|
    |tmp_V_2574_reg_1475                                                                        |     8|   0|     8|          0|
    |tmp_V_2575_reg_1480                                                                        |     8|   0|     8|          0|
    |tmp_V_2576_reg_1485                                                                        |     8|   0|     8|          0|
    |tmp_V_2577_reg_1490                                                                        |     8|   0|     8|          0|
    |tmp_V_2578_reg_1495                                                                        |     8|   0|     8|          0|
    |tmp_V_2579_reg_1500                                                                        |     8|   0|     8|          0|
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                                      |  2847|   0|  2847|          0|
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|ap_done              | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|start_out            | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|start_write          | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config37> | return value |
|data_0_V_V_dout      |  in |    8|   ap_fifo  |                                   data_0_V_V                                  |    pointer   |
|data_0_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_0_V_V                                  |    pointer   |
|data_0_V_V_read      | out |    1|   ap_fifo  |                                   data_0_V_V                                  |    pointer   |
|data_1_V_V_dout      |  in |    8|   ap_fifo  |                                   data_1_V_V                                  |    pointer   |
|data_1_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_1_V_V                                  |    pointer   |
|data_1_V_V_read      | out |    1|   ap_fifo  |                                   data_1_V_V                                  |    pointer   |
|data_2_V_V_dout      |  in |    8|   ap_fifo  |                                   data_2_V_V                                  |    pointer   |
|data_2_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_2_V_V                                  |    pointer   |
|data_2_V_V_read      | out |    1|   ap_fifo  |                                   data_2_V_V                                  |    pointer   |
|data_3_V_V_dout      |  in |    8|   ap_fifo  |                                   data_3_V_V                                  |    pointer   |
|data_3_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_3_V_V                                  |    pointer   |
|data_3_V_V_read      | out |    1|   ap_fifo  |                                   data_3_V_V                                  |    pointer   |
|data_4_V_V_dout      |  in |    8|   ap_fifo  |                                   data_4_V_V                                  |    pointer   |
|data_4_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_4_V_V                                  |    pointer   |
|data_4_V_V_read      | out |    1|   ap_fifo  |                                   data_4_V_V                                  |    pointer   |
|data_5_V_V_dout      |  in |    8|   ap_fifo  |                                   data_5_V_V                                  |    pointer   |
|data_5_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_5_V_V                                  |    pointer   |
|data_5_V_V_read      | out |    1|   ap_fifo  |                                   data_5_V_V                                  |    pointer   |
|data_6_V_V_dout      |  in |    8|   ap_fifo  |                                   data_6_V_V                                  |    pointer   |
|data_6_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_6_V_V                                  |    pointer   |
|data_6_V_V_read      | out |    1|   ap_fifo  |                                   data_6_V_V                                  |    pointer   |
|data_7_V_V_dout      |  in |    8|   ap_fifo  |                                   data_7_V_V                                  |    pointer   |
|data_7_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_7_V_V                                  |    pointer   |
|data_7_V_V_read      | out |    1|   ap_fifo  |                                   data_7_V_V                                  |    pointer   |
|data_8_V_V_dout      |  in |    8|   ap_fifo  |                                   data_8_V_V                                  |    pointer   |
|data_8_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_8_V_V                                  |    pointer   |
|data_8_V_V_read      | out |    1|   ap_fifo  |                                   data_8_V_V                                  |    pointer   |
|data_9_V_V_dout      |  in |    8|   ap_fifo  |                                   data_9_V_V                                  |    pointer   |
|data_9_V_V_empty_n   |  in |    1|   ap_fifo  |                                   data_9_V_V                                  |    pointer   |
|data_9_V_V_read      | out |    1|   ap_fifo  |                                   data_9_V_V                                  |    pointer   |
|data_10_V_V_dout     |  in |    8|   ap_fifo  |                                  data_10_V_V                                  |    pointer   |
|data_10_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_10_V_V                                  |    pointer   |
|data_10_V_V_read     | out |    1|   ap_fifo  |                                  data_10_V_V                                  |    pointer   |
|data_11_V_V_dout     |  in |    8|   ap_fifo  |                                  data_11_V_V                                  |    pointer   |
|data_11_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_11_V_V                                  |    pointer   |
|data_11_V_V_read     | out |    1|   ap_fifo  |                                  data_11_V_V                                  |    pointer   |
|data_12_V_V_dout     |  in |    8|   ap_fifo  |                                  data_12_V_V                                  |    pointer   |
|data_12_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_12_V_V                                  |    pointer   |
|data_12_V_V_read     | out |    1|   ap_fifo  |                                  data_12_V_V                                  |    pointer   |
|data_13_V_V_dout     |  in |    8|   ap_fifo  |                                  data_13_V_V                                  |    pointer   |
|data_13_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_13_V_V                                  |    pointer   |
|data_13_V_V_read     | out |    1|   ap_fifo  |                                  data_13_V_V                                  |    pointer   |
|data_14_V_V_dout     |  in |    8|   ap_fifo  |                                  data_14_V_V                                  |    pointer   |
|data_14_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_14_V_V                                  |    pointer   |
|data_14_V_V_read     | out |    1|   ap_fifo  |                                  data_14_V_V                                  |    pointer   |
|data_15_V_V_dout     |  in |    8|   ap_fifo  |                                  data_15_V_V                                  |    pointer   |
|data_15_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_15_V_V                                  |    pointer   |
|data_15_V_V_read     | out |    1|   ap_fifo  |                                  data_15_V_V                                  |    pointer   |
|res_0_V_V_din        | out |    8|   ap_fifo  |                                   res_0_V_V                                   |    pointer   |
|res_0_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_0_V_V                                   |    pointer   |
|res_0_V_V_write      | out |    1|   ap_fifo  |                                   res_0_V_V                                   |    pointer   |
|res_1_V_V_din        | out |    8|   ap_fifo  |                                   res_1_V_V                                   |    pointer   |
|res_1_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_1_V_V                                   |    pointer   |
|res_1_V_V_write      | out |    1|   ap_fifo  |                                   res_1_V_V                                   |    pointer   |
|res_2_V_V_din        | out |    8|   ap_fifo  |                                   res_2_V_V                                   |    pointer   |
|res_2_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_2_V_V                                   |    pointer   |
|res_2_V_V_write      | out |    1|   ap_fifo  |                                   res_2_V_V                                   |    pointer   |
|res_3_V_V_din        | out |    8|   ap_fifo  |                                   res_3_V_V                                   |    pointer   |
|res_3_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_3_V_V                                   |    pointer   |
|res_3_V_V_write      | out |    1|   ap_fifo  |                                   res_3_V_V                                   |    pointer   |
|res_4_V_V_din        | out |    8|   ap_fifo  |                                   res_4_V_V                                   |    pointer   |
|res_4_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_4_V_V                                   |    pointer   |
|res_4_V_V_write      | out |    1|   ap_fifo  |                                   res_4_V_V                                   |    pointer   |
|res_5_V_V_din        | out |    8|   ap_fifo  |                                   res_5_V_V                                   |    pointer   |
|res_5_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_5_V_V                                   |    pointer   |
|res_5_V_V_write      | out |    1|   ap_fifo  |                                   res_5_V_V                                   |    pointer   |
|res_6_V_V_din        | out |    8|   ap_fifo  |                                   res_6_V_V                                   |    pointer   |
|res_6_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_6_V_V                                   |    pointer   |
|res_6_V_V_write      | out |    1|   ap_fifo  |                                   res_6_V_V                                   |    pointer   |
|res_7_V_V_din        | out |    8|   ap_fifo  |                                   res_7_V_V                                   |    pointer   |
|res_7_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_7_V_V                                   |    pointer   |
|res_7_V_V_write      | out |    1|   ap_fifo  |                                   res_7_V_V                                   |    pointer   |
|res_8_V_V_din        | out |    8|   ap_fifo  |                                   res_8_V_V                                   |    pointer   |
|res_8_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_8_V_V                                   |    pointer   |
|res_8_V_V_write      | out |    1|   ap_fifo  |                                   res_8_V_V                                   |    pointer   |
|res_9_V_V_din        | out |    8|   ap_fifo  |                                   res_9_V_V                                   |    pointer   |
|res_9_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_9_V_V                                   |    pointer   |
|res_9_V_V_write      | out |    1|   ap_fifo  |                                   res_9_V_V                                   |    pointer   |
|res_10_V_V_din       | out |    8|   ap_fifo  |                                   res_10_V_V                                  |    pointer   |
|res_10_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_10_V_V                                  |    pointer   |
|res_10_V_V_write     | out |    1|   ap_fifo  |                                   res_10_V_V                                  |    pointer   |
|res_11_V_V_din       | out |    8|   ap_fifo  |                                   res_11_V_V                                  |    pointer   |
|res_11_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_11_V_V                                  |    pointer   |
|res_11_V_V_write     | out |    1|   ap_fifo  |                                   res_11_V_V                                  |    pointer   |
|res_12_V_V_din       | out |    8|   ap_fifo  |                                   res_12_V_V                                  |    pointer   |
|res_12_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_12_V_V                                  |    pointer   |
|res_12_V_V_write     | out |    1|   ap_fifo  |                                   res_12_V_V                                  |    pointer   |
|res_13_V_V_din       | out |    8|   ap_fifo  |                                   res_13_V_V                                  |    pointer   |
|res_13_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_13_V_V                                  |    pointer   |
|res_13_V_V_write     | out |    1|   ap_fifo  |                                   res_13_V_V                                  |    pointer   |
|res_14_V_V_din       | out |    8|   ap_fifo  |                                   res_14_V_V                                  |    pointer   |
|res_14_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_14_V_V                                  |    pointer   |
|res_14_V_V_write     | out |    1|   ap_fifo  |                                   res_14_V_V                                  |    pointer   |
|res_15_V_V_din       | out |    8|   ap_fifo  |                                   res_15_V_V                                  |    pointer   |
|res_15_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_15_V_V                                  |    pointer   |
|res_15_V_V_write     | out |    1|   ap_fifo  |                                   res_15_V_V                                  |    pointer   |
|res_16_V_V_din       | out |    8|   ap_fifo  |                                   res_16_V_V                                  |    pointer   |
|res_16_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_16_V_V                                  |    pointer   |
|res_16_V_V_write     | out |    1|   ap_fifo  |                                   res_16_V_V                                  |    pointer   |
|res_17_V_V_din       | out |    8|   ap_fifo  |                                   res_17_V_V                                  |    pointer   |
|res_17_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_17_V_V                                  |    pointer   |
|res_17_V_V_write     | out |    1|   ap_fifo  |                                   res_17_V_V                                  |    pointer   |
|res_18_V_V_din       | out |    8|   ap_fifo  |                                   res_18_V_V                                  |    pointer   |
|res_18_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_18_V_V                                  |    pointer   |
|res_18_V_V_write     | out |    1|   ap_fifo  |                                   res_18_V_V                                  |    pointer   |
|res_19_V_V_din       | out |    8|   ap_fifo  |                                   res_19_V_V                                  |    pointer   |
|res_19_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_19_V_V                                  |    pointer   |
|res_19_V_V_write     | out |    1|   ap_fifo  |                                   res_19_V_V                                  |    pointer   |
|res_20_V_V_din       | out |    8|   ap_fifo  |                                   res_20_V_V                                  |    pointer   |
|res_20_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_20_V_V                                  |    pointer   |
|res_20_V_V_write     | out |    1|   ap_fifo  |                                   res_20_V_V                                  |    pointer   |
|res_21_V_V_din       | out |    8|   ap_fifo  |                                   res_21_V_V                                  |    pointer   |
|res_21_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_21_V_V                                  |    pointer   |
|res_21_V_V_write     | out |    1|   ap_fifo  |                                   res_21_V_V                                  |    pointer   |
|res_22_V_V_din       | out |    8|   ap_fifo  |                                   res_22_V_V                                  |    pointer   |
|res_22_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_22_V_V                                  |    pointer   |
|res_22_V_V_write     | out |    1|   ap_fifo  |                                   res_22_V_V                                  |    pointer   |
|res_23_V_V_din       | out |    8|   ap_fifo  |                                   res_23_V_V                                  |    pointer   |
|res_23_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_23_V_V                                  |    pointer   |
|res_23_V_V_write     | out |    1|   ap_fifo  |                                   res_23_V_V                                  |    pointer   |
|res_24_V_V_din       | out |    8|   ap_fifo  |                                   res_24_V_V                                  |    pointer   |
|res_24_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_24_V_V                                  |    pointer   |
|res_24_V_V_write     | out |    1|   ap_fifo  |                                   res_24_V_V                                  |    pointer   |
|res_25_V_V_din       | out |    8|   ap_fifo  |                                   res_25_V_V                                  |    pointer   |
|res_25_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_25_V_V                                  |    pointer   |
|res_25_V_V_write     | out |    1|   ap_fifo  |                                   res_25_V_V                                  |    pointer   |
|res_26_V_V_din       | out |    8|   ap_fifo  |                                   res_26_V_V                                  |    pointer   |
|res_26_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_26_V_V                                  |    pointer   |
|res_26_V_V_write     | out |    1|   ap_fifo  |                                   res_26_V_V                                  |    pointer   |
|res_27_V_V_din       | out |    8|   ap_fifo  |                                   res_27_V_V                                  |    pointer   |
|res_27_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_27_V_V                                  |    pointer   |
|res_27_V_V_write     | out |    1|   ap_fifo  |                                   res_27_V_V                                  |    pointer   |
|res_28_V_V_din       | out |    8|   ap_fifo  |                                   res_28_V_V                                  |    pointer   |
|res_28_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_28_V_V                                  |    pointer   |
|res_28_V_V_write     | out |    1|   ap_fifo  |                                   res_28_V_V                                  |    pointer   |
|res_29_V_V_din       | out |    8|   ap_fifo  |                                   res_29_V_V                                  |    pointer   |
|res_29_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_29_V_V                                  |    pointer   |
|res_29_V_V_write     | out |    1|   ap_fifo  |                                   res_29_V_V                                  |    pointer   |
|res_30_V_V_din       | out |    8|   ap_fifo  |                                   res_30_V_V                                  |    pointer   |
|res_30_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_30_V_V                                  |    pointer   |
|res_30_V_V_write     | out |    1|   ap_fifo  |                                   res_30_V_V                                  |    pointer   |
|res_31_V_V_din       | out |    8|   ap_fifo  |                                   res_31_V_V                                  |    pointer   |
|res_31_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_31_V_V                                  |    pointer   |
|res_31_V_V_write     | out |    1|   ap_fifo  |                                   res_31_V_V                                  |    pointer   |
+---------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

