Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 7F0EA125798
	for <lists+amd-gfx@lfdr.de>; Thu, 19 Dec 2019 00:16:47 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 62D9D6EA9E;
	Wed, 18 Dec 2019 23:16:45 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM04-SN1-obe.outbound.protection.outlook.com
 (mail-eopbgr700052.outbound.protection.outlook.com [40.107.70.52])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 263D76EA9E
 for <amd-gfx@lists.freedesktop.org>; Wed, 18 Dec 2019 23:16:44 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=WJKHFWcZOyg8iJBuaBMJ5c6XRez06hTlueFM5am+q9Qirdt0xdee7G5XAGENYM/hw7qI+sTk4EKZTmtX1CImuBlGSefgYu15fjObLz/eMynGvoqdTR7lu/NAh2Ty19+kX26CYRoBykD3GwrAXWIQxCU1URnxSYPFxQDVWQ5xDXm92YwYcyhxzF8IG6R9EzLQBEcVLJkYo1A4rY8DLFIhhztPWvtE6VfmBfRURMf6uQj3Z49sVGQSAM/LraJcQCzo05I1BEEt+saliNBFRjD5eVIHsJxQIHUYpBT1qkdBEnPPOGy25myXnFe523PWubEDSTlFmiZJm5dvrJGSXMtzZA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=5I80OTBZoFi7q8miKntwGS30Xk6x5Qt0daMkm2J5164=;
 b=Tqlcil+MRAk0bO8svQaTfdVnh+4iV0cz3oszdAGS5Kvp0mAB69X+TZGIVT/bh1+SNUQXaAgBqsTxGxK80O1tZNdDNypQqghMfgeSxWPl1ooiyQ7iq1fqCEAjtzO8pvaDMj0r2l9yeXe7r61GD6SjVSdH60uT9Uc6MxsRVeQKgAYSpvIES/XPOeXrz7uPALwRHqxXDV5q6Vb1DUima1cKh9Y5mUZwP4ypk0Jz8Gcb8g7zkewhzYYpCY7pHpxSA0C4X6SrJGiReMtCX0UUdHiQR8p7O00uI8nDL+R9sbbMTfOWwQhO7V8Z3avSkk8fflHzaTW/RSHwTvIoMHIjuLL4+g==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=5I80OTBZoFi7q8miKntwGS30Xk6x5Qt0daMkm2J5164=;
 b=iqci5v5M+q4AqVgQk0UnHtoJCoj1U98XRV3iCgWdMwmORojaftVC2ONXG4n5y3fc9oPU+KZwGkNRBN005LqvMcQ7/3AvULzvIETj8LBSvzhPvKKZAZRVidQC4f6acKSJbAe5akQBQqw8s9MAcafotH7D6KBs9X9SkUexc46UuXw=
Authentication-Results: spf=none (sender IP is )
 smtp.mailfrom=Luben.Tuikov@amd.com; 
Received: from DM6PR12MB3355.namprd12.prod.outlook.com (20.178.29.90) by
 DM6PR12MB3099.namprd12.prod.outlook.com (20.178.198.31) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2559.14; Wed, 18 Dec 2019 23:16:42 +0000
Received: from DM6PR12MB3355.namprd12.prod.outlook.com
 ([fe80::799b:b372:6589:c8a]) by DM6PR12MB3355.namprd12.prod.outlook.com
 ([fe80::799b:b372:6589:c8a%7]) with mapi id 15.20.2538.019; Wed, 18 Dec 2019
 23:16:42 +0000
Subject: Re: [PATCH] drm/amdgpu: simplify padding calculations (v3)
To: amd-gfx@lists.freedesktop.org
References: <20191218231217.204500-1-luben.tuikov@amd.com>
From: Luben Tuikov <luben.tuikov@amd.com>
Message-ID: <001a6842-50cb-dd1f-2adb-1cd24f03afec@amd.com>
Date: Wed, 18 Dec 2019 18:16:34 -0500
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.3.0
In-Reply-To: <20191218231217.204500-1-luben.tuikov@amd.com>
Content-Language: en-CA
X-ClientProxiedBy: YTXPR0101CA0021.CANPRD01.PROD.OUTLOOK.COM
 (2603:10b6:b00::34) To DM6PR12MB3355.namprd12.prod.outlook.com
 (2603:10b6:5:115::26)
MIME-Version: 1.0
X-Originating-IP: [165.204.55.250]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 78c10c8f-6570-408f-86b2-08d7841057b5
X-MS-TrafficTypeDiagnostic: DM6PR12MB3099:|DM6PR12MB3099:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM6PR12MB3099BF7B10374BE73393F49E99530@DM6PR12MB3099.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:6790;
X-Forefront-PRVS: 0255DF69B9
X-Forefront-Antispam-Report: SFV:NSPM;
 SFS:(10009020)(4636009)(39860400002)(136003)(376002)(396003)(366004)(346002)(189003)(199004)(6486002)(66946007)(478600001)(66556008)(66476007)(4326008)(31686004)(186003)(6666004)(316002)(4001150100001)(2906002)(36756003)(6512007)(86362001)(52116002)(26005)(54906003)(6916009)(8676002)(81166006)(53546011)(31696002)(6506007)(81156014)(2616005)(8936002)(5660300002)(44832011);
 DIR:OUT; SFP:1101; SCL:1; SRVR:DM6PR12MB3099;
 H:DM6PR12MB3355.namprd12.prod.outlook.com; FPR:; SPF:None; LANG:en;
 PTR:InfoNoRecords; MX:1; A:1; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: UfE6iaS8QNT6rkFEt4LazOyrYUf40XXEThUU4pyj6Y20X9NPKWS0m00BbFJ6GC6YGt68u7HCfhz3HweDVyk8GTmKFItg6KOMpzvtNA1YoqewCN5uzXCO/ip17IPah23Pm4cLHyWsrCRiUtNaXCjoW3I+jns4eAy+ctg+pWFBO1FNx/LtJwrVUBPvO+BuiiqRLVrlK7I4s7mpU0kVmWQYqEK4PjY7YRsuX/qEqWQpwRNIgbE/iH6CXFpIWjc8h/AmJQUj2PHuFMzZ8o/OeRNJUwQIkN9IyLw41V7OWEim3lCV7ufSYhUP5ziCc4WQccnCT0GkZV5JjRsMWkYQmsZ9piuxSTD4u96sMS9XIiOXZSigwDcTRBgfHsKfUVl6v8zEufDN7H3Dve3fA/zctmFQXhVMHQ66cjBhL3CKNdZsGeJY/wH1ZgUvPPFM/5nXtE0G
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 78c10c8f-6570-408f-86b2-08d7841057b5
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Dec 2019 23:16:42.4930 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: VFiOajkKtiqBWDmgxn4hLYDKUrJI2ZOesP0V8F3LPKpjnDW39WNK8FOvDLZeTWDz
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3099
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Alexander Deucher <Alexander.Deucher@amd.com>,
 Christian Koenig <Christian.Koenig@amd.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

This patch seems to have been dropped after posting
and reposting. I'm not sure why it keeps being dropped.

In v3, I added an explanation in the commit text
below the original commit text of the single sentence
of "Simplify padding calculations." Identical diffstat
as v2.

Regards,
Luben

On 2019-12-18 6:12 p.m., Luben Tuikov wrote:
> Simplify padding calculations.
> 
> 1. Taking the remainder of a binary value when
> the divisor is a power of two, such as,
> a % 2^n is identical to, a & (2^n - 1) in base-2
> arithmetic, and so expressions like this:
> 
> (12 - (lower_32_bits(ring->wptr) & 7)) % 8
> 
> are superflous. And can be reduced to a single
> remainder-taking operation.
> 
> 2. Subtracting the remainder modulo 8 out of 12
> and then again taking the remainder modulo 8,
> yields the same result as simply subtracting
> the value out of 4 and then taking the remainder.
> This is true because 4 belongs to the congruence
> (residue) class {4 + 8*k}, k in Z. (So using,
>  {..., -12, -4, 4, 12, 20, ...}, would yield
>  the same final result.
> 
> So the above expression, becomes,
> 
> (4 - lower_32_bits(ring->wptr)) & 7
> 
> 3. Now since 8 is part of the conguence class
> {0 + 8*k}, k in Z, and from 1) and 2) above, then,
> 
> (8 - (ib->length_dw & 0x7)) % 8
> 
> becomes, simply,
> 
> (-ib->length_dw) & 7.
> 
> This patch implements all of the above in this code.
> 
> v2: Comment update and spacing.
> v3: Add 1, 2, 3, above, in this commit message.
> 
> Signed-off-by: Luben Tuikov <luben.tuikov@amd.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/cik_sdma.c  |  4 ++--
>  drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c |  4 ++--
>  drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c |  4 ++--
>  drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c |  4 ++--
>  drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 17 ++++++++++++-----
>  5 files changed, 20 insertions(+), 13 deletions(-)
> 
> diff --git a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> index 1f22a8d0f7f3..4274ccf765de 100644
> --- a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> +++ b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> @@ -228,7 +228,7 @@ static void cik_sdma_ring_emit_ib(struct amdgpu_ring *ring,
>  	u32 extra_bits = vmid & 0xf;
>  
>  	/* IB packet must end on a 8 DW boundary */
> -	cik_sdma_ring_insert_nop(ring, (12 - (lower_32_bits(ring->wptr) & 7)) % 8);
> +	cik_sdma_ring_insert_nop(ring, (4 - lower_32_bits(ring->wptr)) & 7);
>  
>  	amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_INDIRECT_BUFFER, 0, extra_bits));
>  	amdgpu_ring_write(ring, ib->gpu_addr & 0xffffffe0); /* base must be 32 byte aligned */
> @@ -811,7 +811,7 @@ static void cik_sdma_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib)
>  	u32 pad_count;
>  	int i;
>  
> -	pad_count = (8 - (ib->length_dw & 0x7)) % 8;
> +	pad_count = (-ib->length_dw) & 7;
>  	for (i = 0; i < pad_count; i++)
>  		if (sdma && sdma->burst_nop && (i == 0))
>  			ib->ptr[ib->length_dw++] =
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> index 606b621145a1..fd7fa6082563 100644
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> @@ -255,7 +255,7 @@ static void sdma_v2_4_ring_emit_ib(struct amdgpu_ring *ring,
>  	unsigned vmid = AMDGPU_JOB_GET_VMID(job);
>  
>  	/* IB packet must end on a 8 DW boundary */
> -	sdma_v2_4_ring_insert_nop(ring, (10 - (lower_32_bits(ring->wptr) & 7)) % 8);
> +	sdma_v2_4_ring_insert_nop(ring, (2 - lower_32_bits(ring->wptr)) & 7);
>  
>  	amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_INDIRECT) |
>  			  SDMA_PKT_INDIRECT_HEADER_VMID(vmid & 0xf));
> @@ -750,7 +750,7 @@ static void sdma_v2_4_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib
>  	u32 pad_count;
>  	int i;
>  
> -	pad_count = (8 - (ib->length_dw & 0x7)) % 8;
> +	pad_count = (-ib->length_dw) & 7;
>  	for (i = 0; i < pad_count; i++)
>  		if (sdma && sdma->burst_nop && (i == 0))
>  			ib->ptr[ib->length_dw++] =
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> index a559573ec8fd..4a8a7f0f3a9c 100644
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> @@ -429,7 +429,7 @@ static void sdma_v3_0_ring_emit_ib(struct amdgpu_ring *ring,
>  	unsigned vmid = AMDGPU_JOB_GET_VMID(job);
>  
>  	/* IB packet must end on a 8 DW boundary */
> -	sdma_v3_0_ring_insert_nop(ring, (10 - (lower_32_bits(ring->wptr) & 7)) % 8);
> +	sdma_v3_0_ring_insert_nop(ring, (2 - lower_32_bits(ring->wptr)) & 7);
>  
>  	amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_INDIRECT) |
>  			  SDMA_PKT_INDIRECT_HEADER_VMID(vmid & 0xf));
> @@ -1021,7 +1021,7 @@ static void sdma_v3_0_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib
>  	u32 pad_count;
>  	int i;
>  
> -	pad_count = (8 - (ib->length_dw & 0x7)) % 8;
> +	pad_count = (-ib->length_dw) & 7;
>  	for (i = 0; i < pad_count; i++)
>  		if (sdma && sdma->burst_nop && (i == 0))
>  			ib->ptr[ib->length_dw++] =
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> index bd9ed33bab43..c69df0cb21ec 100644
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> @@ -698,7 +698,7 @@ static void sdma_v4_0_ring_emit_ib(struct amdgpu_ring *ring,
>  	unsigned vmid = AMDGPU_JOB_GET_VMID(job);
>  
>  	/* IB packet must end on a 8 DW boundary */
> -	sdma_v4_0_ring_insert_nop(ring, (10 - (lower_32_bits(ring->wptr) & 7)) % 8);
> +	sdma_v4_0_ring_insert_nop(ring, (2 - lower_32_bits(ring->wptr)) & 7);
>  
>  	amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_INDIRECT) |
>  			  SDMA_PKT_INDIRECT_HEADER_VMID(vmid & 0xf));
> @@ -1579,7 +1579,7 @@ static void sdma_v4_0_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib
>  	u32 pad_count;
>  	int i;
>  
> -	pad_count = (8 - (ib->length_dw & 0x7)) % 8;
> +	pad_count = (-ib->length_dw) & 7;
>  	for (i = 0; i < pad_count; i++)
>  		if (sdma && sdma->burst_nop && (i == 0))
>  			ib->ptr[ib->length_dw++] =
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> index 119364293cec..3912937f878f 100644
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> @@ -382,8 +382,15 @@ static void sdma_v5_0_ring_emit_ib(struct amdgpu_ring *ring,
>  	unsigned vmid = AMDGPU_JOB_GET_VMID(job);
>  	uint64_t csa_mc_addr = amdgpu_sdma_get_csa_mc_addr(ring, vmid);
>  
> -	/* IB packet must end on a 8 DW boundary */
> -	sdma_v5_0_ring_insert_nop(ring, (10 - (lower_32_bits(ring->wptr) & 7)) % 8);
> +	/* An IB packet must end on a 8 DW boundary--the next dword
> +	 * must be on a 8-dword boundary. Our IB packet below is 6
> +	 * dwords long, thus add x number of NOPs, such that, in
> +	 * modular arithmetic,
> +	 * wptr + 6 + x = 8k, k >= 0, which in C is,
> +	 * (wptr + 6 + x) % 8 = 0.
> +	 * The expression below, is a solution of x.
> +	 */
> +	sdma_v5_0_ring_insert_nop(ring, (2 - lower_32_bits(ring->wptr)) & 7);
>  
>  	amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_INDIRECT) |
>  			  SDMA_PKT_INDIRECT_HEADER_VMID(vmid & 0xf));
> @@ -1076,10 +1083,10 @@ static void sdma_v5_0_vm_set_pte_pde(struct amdgpu_ib *ib,
>  }
>  
>  /**
> - * sdma_v5_0_ring_pad_ib - pad the IB to the required number of dw
> - *
> + * sdma_v5_0_ring_pad_ib - pad the IB
>   * @ib: indirect buffer to fill with padding
>   *
> + * Pad the IB with NOPs to a boundary multiple of 8.
>   */
>  static void sdma_v5_0_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib)
>  {
> @@ -1087,7 +1094,7 @@ static void sdma_v5_0_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib
>  	u32 pad_count;
>  	int i;
>  
> -	pad_count = (8 - (ib->length_dw & 0x7)) % 8;
> +	pad_count = (-ib->length_dw) & 0x7;
>  	for (i = 0; i < pad_count; i++)
>  		if (sdma && sdma->burst_nop && (i == 0))
>  			ib->ptr[ib->length_dw++] =
> 

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
