// Seed: 4111543906
module module_0;
  type_1(
      id_0 < id_0, ~id_0, id_0
  );
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    output id_2
);
  logic id_3;
  logic id_4 = id_0;
  logic id_5 = id_3;
  logic id_6;
  assign id_4 = 1;
endmodule
