// Seed: 1067103623
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    input tri1 id_11
);
  wire id_13;
  logic [7:0] id_14, id_15;
  assign id_15[1] = id_8;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5
);
  always_latch begin
    $display(id_1, 1, id_2);
  end
  assign id_0 = 1;
  module_0(
      id_0, id_0, id_2, id_0, id_2, id_3, id_4, id_0, id_2, id_0, id_5, id_1
  );
endmodule
