

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s'
================================================================
* Date:           Tue May 13 20:25:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.303 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1939|     1939|  9.695 us|  9.695 us|  1939|  1939|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     1937|     1937|         3|          1|          1|  1936|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer2_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.53ns)   --->   "%store_ln41 = store i11 0, i11 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'store' 'store_ln41' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.89ns)   --->   "%icmp_ln41 = icmp_eq  i11 %i_1, i11 1936" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1936, i64 1936, i64 1936"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.33ns)   --->   "%i_2 = add i11 %i_1, i11 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body4.split, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.53ns)   --->   "%store_ln41 = store i11 %i_2, i11 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.53>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 17 [1/1] (2.16ns)   --->   "%layer2_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer2_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 17 'read' 'layer2_out_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1936> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_data_data_22 = trunc i48 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'trunc' 'out_data_data_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i48 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 19 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%out_data_data_24 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer2_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 20 'partselect' 'out_data_data_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_data_data_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer2_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'partselect' 'in_data_data_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_data_data = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer2_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'partselect' 'in_data_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32.i32, i48 %layer2_out_read, i32 8, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'partselect' 'trunc_ln44_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%out_data_data_23 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer2_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'partselect' 'out_data_data_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln45_4 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32.i32, i48 %layer2_out_read, i32 16, i32 22" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 25 'partselect' 'trunc_ln45_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_data_data_15 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer2_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 26 'partselect' 'in_data_data_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln44_48 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32.i32, i48 %layer2_out_read, i32 24, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 27 'partselect' 'trunc_ln44_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln45_5 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32.i32, i48 %layer2_out_read, i32 32, i32 38" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 28 'partselect' 'trunc_ln45_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln44_49 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32.i32, i48 %layer2_out_read, i32 40, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'partselect' 'trunc_ln44_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln1649 = icmp_sgt  i8 %out_data_data_22, i8 0"   --->   Operation 30 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.35ns)   --->   "%out_data_data = select i1 %icmp_ln1649, i7 %trunc_ln45, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'select' 'out_data_data' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln1649_98 = icmp_sgt  i8 %in_data_data, i8 0"   --->   Operation 32 'icmp' 'icmp_ln1649_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.35ns)   --->   "%out_data_data_15 = select i1 %icmp_ln1649_98, i7 %trunc_ln44_s, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 33 'select' 'out_data_data_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln1649_99 = icmp_sgt  i8 %out_data_data_23, i8 0"   --->   Operation 34 'icmp' 'icmp_ln1649_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.35ns)   --->   "%out_data_data_16 = select i1 %icmp_ln1649_99, i7 %trunc_ln45_4, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'select' 'out_data_data_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%icmp_ln1649_100 = icmp_sgt  i8 %in_data_data_15, i8 0"   --->   Operation 36 'icmp' 'icmp_ln1649_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.35ns)   --->   "%out_data_data_18 = select i1 %icmp_ln1649_100, i7 %trunc_ln44_48, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 37 'select' 'out_data_data_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%icmp_ln1649_101 = icmp_sgt  i8 %out_data_data_24, i8 0"   --->   Operation 38 'icmp' 'icmp_ln1649_101' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%out_data_data_19 = select i1 %icmp_ln1649_101, i7 %trunc_ln45_5, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'out_data_data_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln1649_102 = icmp_sgt  i8 %in_data_data_16, i8 0"   --->   Operation 40 'icmp' 'icmp_ln1649_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%out_data_data_21 = select i1 %icmp_ln1649_102, i7 %trunc_ln44_49, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'select' 'out_data_data_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 53 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 42 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 43 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %out_data_data" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 44 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %out_data_data_15" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i7 %out_data_data_16" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 46 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln51_48 = zext i7 %out_data_data_18" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 47 'zext' 'zext_ln51_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i7 %out_data_data_19" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 48 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i7.i8.i8.i8.i8.i8, i7 %out_data_data_21, i8 %zext_ln45_2, i8 %zext_ln51_48, i8 %zext_ln45_1, i8 %zext_ln51, i8 %zext_ln45" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 49 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i47 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 50 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.16ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer4_out, i48 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 51 'write' 'write_ln57' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1936> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 52 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.87ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) on local variable 'i' [9]  (0 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [12]  (1.34 ns)
	'store' operation ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i' [50]  (0.538 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	fifo read operation ('layer2_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer2_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [17]  (2.16 ns)
	'icmp' operation ('icmp_ln1649') [30]  (0.782 ns)
	'select' operation ('out_data.data', firmware/nnet_utils/nnet_activation_stream.h:51) [31]  (0.358 ns)

 <State 3>: 2.16ns
The critical path consists of the following:
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer4_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [49]  (2.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
