# Verilog-A-model-for-junctionless-transistor
JUNCTIONLESS TRANSISTOR VERILOG-A MODEL FOR CIRCUIT SIMULATION  WITH GATE LENGTH OF 20nm

we have added files for conventional JLT Verilog-A model 
and one inverter HSPICE code is also incorporated for circuit simulation
