// Seed: 3084947102
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  always @* assert (1 | id_1 ? id_1 : $realtime);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
    , id_16,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5
    , id_17,
    input wire id_6,
    input wand id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output supply1 id_14
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  assign id_8 = id_17;
endmodule
