
*** Running vivado
    with args -log mb_preset_axi_ethernet_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_preset_axi_ethernet_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2067.012 ; gain = 129.633 ; free physical = 26890 ; free virtual = 464948
source mb_preset_axi_ethernet_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_preset_axi_ethernet_0_0
Command: synth_design -top mb_preset_axi_ethernet_0_0 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12333
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2846.191 ; gain = 371.801 ; free physical = 21223 ; free virtual = 459300
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 122.557
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3827.977; parent = 2852.133; children = 975.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_preset_axi_ethernet_0_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_b764' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_b764_c_counter_binary_0_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_c_counter_binary_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764_c_counter_binary_0_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_c_counter_binary_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'Q' of module 'bd_b764_c_counter_binary_0_0' is unconnected for instance 'c_counter_binary_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:297]
WARNING: [Synth 8-7023] instance 'c_counter_binary_0' of module 'bd_b764_c_counter_binary_0_0' has 4 connections declared, but only 3 given [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:297]
INFO: [Synth 8-6157] synthesizing module 'bd_b764_c_shift_ram_0_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_c_shift_ram_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764_c_shift_ram_0_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_c_shift_ram_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_b764_eth_buf_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_eth_buf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764_eth_buf_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_eth_buf_0_stub.v:5]
WARNING: [Synth 8-7071] port 'RESET2PCSPMA' of module 'bd_b764_eth_buf_0' is unconnected for instance 'eth_buf' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:307]
WARNING: [Synth 8-7071] port 'PHY_RST_N' of module 'bd_b764_eth_buf_0' is unconnected for instance 'eth_buf' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:307]
WARNING: [Synth 8-7071] port 'mdio_o_top' of module 'bd_b764_eth_buf_0' is unconnected for instance 'eth_buf' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:307]
WARNING: [Synth 8-7071] port 'mdio_t_top' of module 'bd_b764_eth_buf_0' is unconnected for instance 'eth_buf' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:307]
WARNING: [Synth 8-7071] port 'mdc_top' of module 'bd_b764_eth_buf_0' is unconnected for instance 'eth_buf' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:307]
WARNING: [Synth 8-7071] port 'mdio_i_temac' of module 'bd_b764_eth_buf_0' is unconnected for instance 'eth_buf' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:307]
WARNING: [Synth 8-7023] instance 'eth_buf' of module 'bd_b764_eth_buf_0' has 102 connections declared, but only 96 given [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:307]
INFO: [Synth 8-6157] synthesizing module 'bd_b764_mac_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_mac_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764_mac_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_mac_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rx_axis_filter_tuser' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7071] port 'tx_enable' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7071] port 'tx_statistics_vector' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7071] port 'tx_statistics_valid' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7071] port 'speedis100' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7071] port 'inband_link_status' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7071] port 'inband_clock_speed' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7071] port 'inband_duplex_status' of module 'bd_b764_mac_0' is unconnected for instance 'mac' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
WARNING: [Synth 8-7023] instance 'mac' of module 'bd_b764_mac_0' has 64 connections declared, but only 56 given [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:404]
INFO: [Synth 8-6157] synthesizing module 'bd_b764_util_vector_logic_0_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_util_vector_logic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764_util_vector_logic_0_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/.Xil/Vivado-11609-xcosswbld09/realtime/bd_b764_util_vector_logic_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_b764_xlconstant_0_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_b764_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764_xlconstant_0_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_b764_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/synth/bd_b764.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_axi_ethernet_0_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2919.098 ; gain = 444.707 ; free physical = 21613 ; free virtual = 459699
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 122.841
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3894.945; parent = 2919.102; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2936.910 ; gain = 462.520 ; free physical = 21503 ; free virtual = 459587
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 122.841
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.758; parent = 2936.914; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2936.910 ; gain = 462.520 ; free physical = 21507 ; free virtual = 459592
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 122.841
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.758; parent = 2936.914; children = 975.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.910 ; gain = 0.000 ; free physical = 21539 ; free virtual = 459624
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_0/bd_b764_eth_buf_0/bd_b764_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_0/bd_b764_eth_buf_0/bd_b764_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc] for cell 'inst/mac'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc] for cell 'inst/mac'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_2/bd_b764_c_shift_ram_0_0/bd_b764_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_2/bd_b764_c_shift_ram_0_0/bd_b764_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_3/bd_b764_c_counter_binary_0_0/bd_b764_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_3/bd_b764_c_counter_binary_0_0/bd_b764_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_5/bd_b764_util_vector_logic_0_0/bd_b764_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_5/bd_b764_util_vector_logic_0_0/bd_b764_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'rgmii_rxc' already exists, overwriting the previous clock with the same name. [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0_ooc.xdc:39]
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/mb_preset_axi_ethernet_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/mb_preset_axi_ethernet_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/synth/mb_preset_axi_ethernet_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_preset_axi_ethernet_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_preset_axi_ethernet_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.848 ; gain = 0.000 ; free physical = 21542 ; free virtual = 459614
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2961.848 ; gain = 0.000 ; free physical = 21530 ; free virtual = 459602
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 22310 ; free virtual = 460369
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 123.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 22297 ; free virtual = 460357
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 123.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[0]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[0]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[1]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[1]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[2]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[2]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[3]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[3]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[0]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[0]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[1]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[1]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[2]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[2]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[3]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[3]. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/bd_b764_mac_0/bd_b764_mac_0_in_context.xdc, line 29).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/eth_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/c_shift_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/phy_rst_n[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 22242 ; free virtual = 460302
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 123.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 22255 ; free virtual = 460320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 123.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 22273 ; free virtual = 460342
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.995; parent = 1889.438; children = 123.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'rgmii_rxc'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 28603 ; free virtual = 466680
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.682; parent = 1959.650; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 28624 ; free virtual = 466702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.725; parent = 1959.693; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 28743 ; free virtual = 466821
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.968; parent = 1959.944; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 33413 ; free virtual = 471485
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.549; parent = 1962.673; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 33280 ; free virtual = 471353
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.549; parent = 1962.673; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 33143 ; free virtual = 471215
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.549; parent = 1962.673; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 33025 ; free virtual = 471098
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.549; parent = 1962.673; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 32951 ; free virtual = 471023
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.549; parent = 1962.673; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 32833 ; free virtual = 470905
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.549; parent = 1962.673; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_b764_c_counter_binary_0_0  |         1|
|2     |bd_b764_c_shift_ram_0_0       |         1|
|3     |bd_b764_eth_buf_0             |         1|
|4     |bd_b764_mac_0                 |         1|
|5     |bd_b764_util_vector_logic_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bd_b764_c_counter_binary_0  |     1|
|2     |bd_b764_c_shift_ram_0       |     1|
|3     |bd_b764_eth_buf             |     1|
|4     |bd_b764_mac                 |     1|
|5     |bd_b764_util_vector_logic_0 |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2961.848 ; gain = 487.457 ; free physical = 32782 ; free virtual = 470854
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.549; parent = 1962.673; children = 125.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.695; parent = 2961.852; children = 975.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2961.848 ; gain = 462.520 ; free physical = 32599 ; free virtual = 470672
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2961.855 ; gain = 487.457 ; free physical = 32507 ; free virtual = 470580
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.855 ; gain = 0.000 ; free physical = 32355 ; free virtual = 470427
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.855 ; gain = 0.000 ; free physical = 31704 ; free virtual = 469776
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8b0dd327
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.855 ; gain = 855.184 ; free physical = 31517 ; free virtual = 469589
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/mb_preset_axi_ethernet_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_preset_axi_ethernet_0_0, cache-ID = 42bdbfd7f8ed1029
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_ethernet_0_0_synth_1/mb_preset_axi_ethernet_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_preset_axi_ethernet_0_0_utilization_synth.rpt -pb mb_preset_axi_ethernet_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:26:31 2022...
