// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "01/01/2024 14:48:48"

// 
// Device: Altera EP4CGX15BF14A7 Package FBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1ps/ 1ps

module finalsyst (
	serout,
	clk,
	rst,
	serin,
	co3,
	detect,
	co8,
	shift,
	state);
output 	serout;
input 	clk;
input 	rst;
input 	serin;
output 	co3;
output 	detect;
output 	co8;
output 	[7:0] shift;
output 	[2:0] state;

// Design Ports Information
// serout	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// co3	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// detect	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// co8	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[4]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serin	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("finalsyst_v.sdo");
// synopsys translate_on

wire \serout~output_o ;
wire \co3~output_o ;
wire \detect~output_o ;
wire \co8~output_o ;
wire \shift[7]~output_o ;
wire \shift[6]~output_o ;
wire \shift[5]~output_o ;
wire \shift[4]~output_o ;
wire \shift[3]~output_o ;
wire \shift[2]~output_o ;
wire \shift[1]~output_o ;
wire \shift[0]~output_o ;
wire \state[2]~output_o ;
wire \state[1]~output_o ;
wire \state[0]~output_o ;
wire \serin~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \inst|ps.B~0_combout ;
wire \inst|ps.B~q ;
wire \inst|ns.C~0_combout ;
wire \inst|ps.C~q ;
wire \inst|ns.D~0_combout ;
wire \inst|ps.D~q ;
wire \inst|ns.E~0_combout ;
wire \inst|ps.E~q ;
wire \inst|ns.F~0_combout ;
wire \inst|ps.F~q ;
wire \inst|ns.G~0_combout ;
wire \inst|ps.G~q ;
wire \inst|serout~0_combout ;
wire \inst1|inst1|LPM_SHIFTREG_component|dffs[7]~feeder_combout ;
wire \inst6|inst2|Add0~1 ;
wire \inst6|inst2|Add0~3 ;
wire \inst6|inst2|Add0~5 ;
wire \inst6|inst2|Add0~7 ;
wire \inst6|inst2|Add0~9 ;
wire \inst6|inst2|Add0~11 ;
wire \inst6|inst2|Add0~12_combout ;
wire \inst6|inst2|Add0~10_combout ;
wire \inst6|inst2|Add0~8_combout ;
wire \inst6|inst2|Add0~6_combout ;
wire \inst6|inst2|Add0~4_combout ;
wire \inst6|inst2|Add0~2_combout ;
wire \inst6|inst2|Add0~0_combout ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ;
wire \inst5|Selector0~0_combout ;
wire \inst5|pstate.detecting~q ;
wire \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ;
wire \inst5|Selector1~0_combout ;
wire \inst5|pstate.ntcollecting~q ;
wire \inst5|Selector2~0_combout ;
wire \inst5|pstate.transmiting~q ;
wire \inst|WideOr1~0_combout ;
wire \inst|WideOr2~0_combout ;
wire \inst|WideOr3~0_combout ;
wire [2:0] \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [7:0] \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [7:0] \inst1|inst1|LPM_SHIFTREG_component|dffs ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X26_Y31_N9
cycloneiv_io_obuf \serout~output (
	.i(\serin~input_o ),
	.oe(\inst5|pstate.transmiting~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serout~output_o ),
	.obar());
// synopsys translate_off
defparam \serout~output .bus_hold = "false";
defparam \serout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y25_N9
cycloneiv_io_obuf \co3~output (
	.i(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\co3~output_o ),
	.obar());
// synopsys translate_off
defparam \co3~output .bus_hold = "false";
defparam \co3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y28_N9
cycloneiv_io_obuf \detect~output (
	.i(!\inst|serout~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\detect~output_o ),
	.obar());
// synopsys translate_off
defparam \detect~output .bus_hold = "false";
defparam \detect~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y27_N2
cycloneiv_io_obuf \co8~output (
	.i(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\co8~output_o ),
	.obar());
// synopsys translate_off
defparam \co8~output .bus_hold = "false";
defparam \co8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y27_N9
cycloneiv_io_obuf \shift[7]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[7]~output .bus_hold = "false";
defparam \shift[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y31_N9
cycloneiv_io_obuf \shift[6]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[6]~output .bus_hold = "false";
defparam \shift[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y31_N2
cycloneiv_io_obuf \shift[5]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[5]~output .bus_hold = "false";
defparam \shift[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y31_N2
cycloneiv_io_obuf \shift[4]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[4]~output .bus_hold = "false";
defparam \shift[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y28_N2
cycloneiv_io_obuf \shift[3]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[3]~output .bus_hold = "false";
defparam \shift[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y31_N9
cycloneiv_io_obuf \shift[2]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[2]~output .bus_hold = "false";
defparam \shift[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y31_N9
cycloneiv_io_obuf \shift[1]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[1]~output .bus_hold = "false";
defparam \shift[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y31_N2
cycloneiv_io_obuf \shift[0]~output (
	.i(\inst1|inst1|LPM_SHIFTREG_component|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift[0]~output .bus_hold = "false";
defparam \shift[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y31_N2
cycloneiv_io_obuf \state[2]~output (
	.i(\inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y31_N9
cycloneiv_io_obuf \state[1]~output (
	.i(\inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y31_N2
cycloneiv_io_obuf \state[0]~output (
	.i(\inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y31_N8
cycloneiv_io_ibuf \serin~input (
	.i(serin),
	.ibar(gnd),
	.o(\serin~input_o ));
// synopsys translate_off
defparam \serin~input .bus_hold = "false";
defparam \serin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneiv_lcell_comb \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneiv_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneiv_lcell_comb \inst|ps.B~0 (
// Equation(s):
// \inst|ps.B~0_combout  = !\serin~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serin~input_o ),
	.cin(gnd),
	.combout(\inst|ps.B~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ps.B~0 .lut_mask = 16'h00FF;
defparam \inst|ps.B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \inst|ps.B (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ps.B~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst5|pstate.detecting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.B .is_wysiwyg = "true";
defparam \inst|ps.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneiv_lcell_comb \inst|ns.C~0 (
// Equation(s):
// \inst|ns.C~0_combout  = (\inst|ps.B~q  & \serin~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.B~q ),
	.datad(\serin~input_o ),
	.cin(gnd),
	.combout(\inst|ns.C~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns.C~0 .lut_mask = 16'hF000;
defparam \inst|ns.C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \inst|ps.C (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns.C~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst5|pstate.detecting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.C .is_wysiwyg = "true";
defparam \inst|ps.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneiv_lcell_comb \inst|ns.D~0 (
// Equation(s):
// \inst|ns.D~0_combout  = (\inst|ps.C~q  & \serin~input_o )

	.dataa(gnd),
	.datab(\inst|ps.C~q ),
	.datac(gnd),
	.datad(\serin~input_o ),
	.cin(gnd),
	.combout(\inst|ns.D~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns.D~0 .lut_mask = 16'hCC00;
defparam \inst|ns.D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \inst|ps.D (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns.D~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst5|pstate.detecting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.D .is_wysiwyg = "true";
defparam \inst|ps.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneiv_lcell_comb \inst|ns.E~0 (
// Equation(s):
// \inst|ns.E~0_combout  = (\inst|ps.D~q  & \serin~input_o )

	.dataa(gnd),
	.datab(\inst|ps.D~q ),
	.datac(gnd),
	.datad(\serin~input_o ),
	.cin(gnd),
	.combout(\inst|ns.E~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns.E~0 .lut_mask = 16'hCC00;
defparam \inst|ns.E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \inst|ps.E (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns.E~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst5|pstate.detecting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.E .is_wysiwyg = "true";
defparam \inst|ps.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneiv_lcell_comb \inst|ns.F~0 (
// Equation(s):
// \inst|ns.F~0_combout  = (\inst|ps.E~q  & \serin~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.E~q ),
	.datad(\serin~input_o ),
	.cin(gnd),
	.combout(\inst|ns.F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns.F~0 .lut_mask = 16'hF000;
defparam \inst|ns.F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \inst|ps.F (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns.F~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst5|pstate.detecting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.F .is_wysiwyg = "true";
defparam \inst|ps.F .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneiv_lcell_comb \inst|ns.G~0 (
// Equation(s):
// \inst|ns.G~0_combout  = (\inst|ps.F~q  & \serin~input_o )

	.dataa(gnd),
	.datab(\inst|ps.F~q ),
	.datac(gnd),
	.datad(\serin~input_o ),
	.cin(gnd),
	.combout(\inst|ns.G~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns.G~0 .lut_mask = 16'hCC00;
defparam \inst|ns.G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \inst|ps.G (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns.G~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst5|pstate.detecting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.G .is_wysiwyg = "true";
defparam \inst|ps.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneiv_lcell_comb \inst|serout~0 (
// Equation(s):
// \inst|serout~0_combout  = (\serin~input_o ) # (!\inst|ps.G~q )

	.dataa(\serin~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|ps.G~q ),
	.cin(gnd),
	.combout(\inst|serout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|serout~0 .lut_mask = 16'hAAFF;
defparam \inst|serout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneiv_lcell_comb \inst1|inst1|LPM_SHIFTREG_component|dffs[7]~feeder (
// Equation(s):
// \inst1|inst1|LPM_SHIFTREG_component|dffs[7]~feeder_combout  = \serin~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serin~input_o ),
	.cin(gnd),
	.combout(\inst1|inst1|LPM_SHIFTREG_component|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|LPM_SHIFTREG_component|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[7] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[6] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [6]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[5] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[4] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[3] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[2] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \inst1|inst1|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \inst1|inst1|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneiv_lcell_comb \inst6|inst2|Add0~0 (
// Equation(s):
// \inst6|inst2|Add0~0_combout  = (\inst1|inst1|LPM_SHIFTREG_component|dffs [1] & (!\inst1|inst1|LPM_SHIFTREG_component|dffs [0] & VCC)) # (!\inst1|inst1|LPM_SHIFTREG_component|dffs [1] & (\inst1|inst1|LPM_SHIFTREG_component|dffs [0] $ (GND)))
// \inst6|inst2|Add0~1  = CARRY((!\inst1|inst1|LPM_SHIFTREG_component|dffs [1] & !\inst1|inst1|LPM_SHIFTREG_component|dffs [0]))

	.dataa(\inst1|inst1|LPM_SHIFTREG_component|dffs [1]),
	.datab(\inst1|inst1|LPM_SHIFTREG_component|dffs [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|inst2|Add0~0_combout ),
	.cout(\inst6|inst2|Add0~1 ));
// synopsys translate_off
defparam \inst6|inst2|Add0~0 .lut_mask = 16'h6611;
defparam \inst6|inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneiv_lcell_comb \inst6|inst2|Add0~2 (
// Equation(s):
// \inst6|inst2|Add0~2_combout  = (\inst1|inst1|LPM_SHIFTREG_component|dffs [2] & ((\inst6|inst2|Add0~1 ) # (GND))) # (!\inst1|inst1|LPM_SHIFTREG_component|dffs [2] & (!\inst6|inst2|Add0~1 ))
// \inst6|inst2|Add0~3  = CARRY((\inst1|inst1|LPM_SHIFTREG_component|dffs [2]) # (!\inst6|inst2|Add0~1 ))

	.dataa(\inst1|inst1|LPM_SHIFTREG_component|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst2|Add0~1 ),
	.combout(\inst6|inst2|Add0~2_combout ),
	.cout(\inst6|inst2|Add0~3 ));
// synopsys translate_off
defparam \inst6|inst2|Add0~2 .lut_mask = 16'hA5AF;
defparam \inst6|inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneiv_lcell_comb \inst6|inst2|Add0~4 (
// Equation(s):
// \inst6|inst2|Add0~4_combout  = (\inst1|inst1|LPM_SHIFTREG_component|dffs [3] & (!\inst6|inst2|Add0~3  & VCC)) # (!\inst1|inst1|LPM_SHIFTREG_component|dffs [3] & (\inst6|inst2|Add0~3  $ (GND)))
// \inst6|inst2|Add0~5  = CARRY((!\inst1|inst1|LPM_SHIFTREG_component|dffs [3] & !\inst6|inst2|Add0~3 ))

	.dataa(\inst1|inst1|LPM_SHIFTREG_component|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst2|Add0~3 ),
	.combout(\inst6|inst2|Add0~4_combout ),
	.cout(\inst6|inst2|Add0~5 ));
// synopsys translate_off
defparam \inst6|inst2|Add0~4 .lut_mask = 16'h5A05;
defparam \inst6|inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneiv_lcell_comb \inst6|inst2|Add0~6 (
// Equation(s):
// \inst6|inst2|Add0~6_combout  = (\inst1|inst1|LPM_SHIFTREG_component|dffs [4] & ((\inst6|inst2|Add0~5 ) # (GND))) # (!\inst1|inst1|LPM_SHIFTREG_component|dffs [4] & (!\inst6|inst2|Add0~5 ))
// \inst6|inst2|Add0~7  = CARRY((\inst1|inst1|LPM_SHIFTREG_component|dffs [4]) # (!\inst6|inst2|Add0~5 ))

	.dataa(gnd),
	.datab(\inst1|inst1|LPM_SHIFTREG_component|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst2|Add0~5 ),
	.combout(\inst6|inst2|Add0~6_combout ),
	.cout(\inst6|inst2|Add0~7 ));
// synopsys translate_off
defparam \inst6|inst2|Add0~6 .lut_mask = 16'hC3CF;
defparam \inst6|inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneiv_lcell_comb \inst6|inst2|Add0~8 (
// Equation(s):
// \inst6|inst2|Add0~8_combout  = (\inst1|inst1|LPM_SHIFTREG_component|dffs [5] & (!\inst6|inst2|Add0~7  & VCC)) # (!\inst1|inst1|LPM_SHIFTREG_component|dffs [5] & (\inst6|inst2|Add0~7  $ (GND)))
// \inst6|inst2|Add0~9  = CARRY((!\inst1|inst1|LPM_SHIFTREG_component|dffs [5] & !\inst6|inst2|Add0~7 ))

	.dataa(gnd),
	.datab(\inst1|inst1|LPM_SHIFTREG_component|dffs [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst2|Add0~7 ),
	.combout(\inst6|inst2|Add0~8_combout ),
	.cout(\inst6|inst2|Add0~9 ));
// synopsys translate_off
defparam \inst6|inst2|Add0~8 .lut_mask = 16'h3C03;
defparam \inst6|inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneiv_lcell_comb \inst6|inst2|Add0~10 (
// Equation(s):
// \inst6|inst2|Add0~10_combout  = (\inst1|inst1|LPM_SHIFTREG_component|dffs [6] & ((\inst6|inst2|Add0~9 ) # (GND))) # (!\inst1|inst1|LPM_SHIFTREG_component|dffs [6] & (!\inst6|inst2|Add0~9 ))
// \inst6|inst2|Add0~11  = CARRY((\inst1|inst1|LPM_SHIFTREG_component|dffs [6]) # (!\inst6|inst2|Add0~9 ))

	.dataa(gnd),
	.datab(\inst1|inst1|LPM_SHIFTREG_component|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst2|Add0~9 ),
	.combout(\inst6|inst2|Add0~10_combout ),
	.cout(\inst6|inst2|Add0~11 ));
// synopsys translate_off
defparam \inst6|inst2|Add0~10 .lut_mask = 16'hC3CF;
defparam \inst6|inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneiv_lcell_comb \inst6|inst2|Add0~12 (
// Equation(s):
// \inst6|inst2|Add0~12_combout  = \inst1|inst1|LPM_SHIFTREG_component|dffs [7] $ (\inst6|inst2|Add0~11 )

	.dataa(gnd),
	.datab(\inst1|inst1|LPM_SHIFTREG_component|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst6|inst2|Add0~11 ),
	.combout(\inst6|inst2|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2|Add0~12 .lut_mask = 16'h3C3C;
defparam \inst6|inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|inst2|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|inst2|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|inst2|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N7
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|inst2|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N5
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|inst2|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|inst2|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|inst2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|inst1|LPM_SHIFTREG_component|dffs [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h00CC;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h003F;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'h000C;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h003F;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'h000A;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h003F;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'h000A;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))

	.dataa(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(),
	.cout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h005F;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneiv_lcell_comb \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout  = !\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneiv_lcell_comb \inst5|Selector0~0 (
// Equation(s):
// \inst5|Selector0~0_combout  = (\inst|serout~0_combout  & (\inst5|pstate.detecting~q  & ((!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ) # (!\inst5|pstate.transmiting~q )))) # (!\inst|serout~0_combout  & 
// (((!\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout )) # (!\inst5|pstate.transmiting~q )))

	.dataa(\inst|serout~0_combout ),
	.datab(\inst5|pstate.transmiting~q ),
	.datac(\inst5|pstate.detecting~q ),
	.datad(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~0 .lut_mask = 16'h31F5;
defparam \inst5|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \inst5|pstate.detecting (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst5|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|pstate.detecting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|pstate.detecting .is_wysiwyg = "true";
defparam \inst5|pstate.detecting .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst5|pstate.detecting~q ),
	.ena(!\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneiv_lcell_comb \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y27_N19
dffeas \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst5|pstate.detecting~q ),
	.ena(!\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneiv_lcell_comb \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst5|pstate.detecting~q ),
	.ena(!\inst5|pstate.transmiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneiv_lcell_comb \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0 (
// Equation(s):
// \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout  = \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneiv_lcell_comb \inst5|Selector1~0 (
// Equation(s):
// \inst5|Selector1~0_combout  = (\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout  & (!\inst5|pstate.detecting~q  & ((!\inst|serout~0_combout )))) # (!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout 
//  & ((\inst5|pstate.ntcollecting~q ) # ((!\inst5|pstate.detecting~q  & !\inst|serout~0_combout ))))

	.dataa(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.datab(\inst5|pstate.detecting~q ),
	.datac(\inst5|pstate.ntcollecting~q ),
	.datad(\inst|serout~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector1~0 .lut_mask = 16'h5073;
defparam \inst5|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \inst5|pstate.ntcollecting (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst5|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|pstate.ntcollecting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|pstate.ntcollecting .is_wysiwyg = "true";
defparam \inst5|pstate.ntcollecting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneiv_lcell_comb \inst5|Selector2~0 (
// Equation(s):
// \inst5|Selector2~0_combout  = (\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout  & ((\inst5|pstate.ntcollecting~q ) # ((\inst5|pstate.transmiting~q  & 
// !\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout )))) # (!\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout  & (((\inst5|pstate.transmiting~q  & 
// !\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ))))

	.dataa(\inst1|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.datab(\inst5|pstate.ntcollecting~q ),
	.datac(\inst5|pstate.transmiting~q ),
	.datad(\inst6|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector2~0 .lut_mask = 16'h88F8;
defparam \inst5|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \inst5|pstate.transmiting (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst5|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|pstate.transmiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|pstate.transmiting .is_wysiwyg = "true";
defparam \inst5|pstate.transmiting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneiv_lcell_comb \inst|WideOr1~0 (
// Equation(s):
// \inst|WideOr1~0_combout  = (\inst|ps.G~q ) # ((\inst|ps.E~q ) # (\inst|ps.F~q ))

	.dataa(\inst|ps.G~q ),
	.datab(gnd),
	.datac(\inst|ps.E~q ),
	.datad(\inst|ps.F~q ),
	.cin(gnd),
	.combout(\inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr1~0 .lut_mask = 16'hFFFA;
defparam \inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneiv_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = (\inst|ps.G~q ) # ((\inst|ps.C~q ) # (\inst|ps.D~q ))

	.dataa(\inst|ps.G~q ),
	.datab(\inst|ps.C~q ),
	.datac(gnd),
	.datad(\inst|ps.D~q ),
	.cin(gnd),
	.combout(\inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr2~0 .lut_mask = 16'hFFEE;
defparam \inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneiv_lcell_comb \inst|WideOr3~0 (
// Equation(s):
// \inst|WideOr3~0_combout  = (\inst|ps.D~q ) # ((\inst|ps.B~q ) # (\inst|ps.F~q ))

	.dataa(gnd),
	.datab(\inst|ps.D~q ),
	.datac(\inst|ps.B~q ),
	.datad(\inst|ps.F~q ),
	.cin(gnd),
	.combout(\inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr3~0 .lut_mask = 16'hFFFC;
defparam \inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign serout = \serout~output_o ;

assign co3 = \co3~output_o ;

assign detect = \detect~output_o ;

assign co8 = \co8~output_o ;

assign shift[7] = \shift[7]~output_o ;

assign shift[6] = \shift[6]~output_o ;

assign shift[5] = \shift[5]~output_o ;

assign shift[4] = \shift[4]~output_o ;

assign shift[3] = \shift[3]~output_o ;

assign shift[2] = \shift[2]~output_o ;

assign shift[1] = \shift[1]~output_o ;

assign shift[0] = \shift[0]~output_o ;

assign state[2] = \state[2]~output_o ;

assign state[1] = \state[1]~output_o ;

assign state[0] = \state[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO~	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
