# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/imports/CPU/ALU.vhd" \
"../../../../CPU.srcs/sources_1/new/ALU_control.vhd" \
"../../../../CPU.srcs/sources_1/imports/CPU/Arith_Unit.vhd" \
"../../../../CPU.srcs/sources_1/imports/mul/MultTop.vhd" \
"../../../../CPU.srcs/sources_1/new/clo.vhd" \
"../../../../CPU.srcs/sources_1/imports/CPU/comparator_unit.vhd" \
"../../../../CPU.srcs/sources_1/imports/mul/control.vhd" \
"../../../../CPU.srcs/sources_1/new/control.vhd" \
"../../../../CPU.srcs/sources_1/imports/Register/flipflop.vhd" \
"../../../../CPU.srcs/sources_1/imports/mul/full_adder.vhd" \
"../../../../CPU.srcs/sources_1/new/instruction_register.vhd" \
"../../../../CPU.srcs/sources_1/imports/CPU/logical_unit.vhd" \
"../../../../CPU.srcs/sources_1/new/mux_2_wide.vhd" \
"../../../../CPU.srcs/sources_1/new/mux_3_wide.vhd" \
"../../../../CPU.srcs/sources_1/new/mux_4_wide.vhd" \
"../../../../CPU.srcs/sources_1/new/mux_6_wide.vhd" \
"../../../../CPU.srcs/sources_1/imports/mul/n_bit_addsub.vhd" \
"../../../../CPU.srcs/sources_1/imports/Register/n_bit_register.vhd" \
"../../../../CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd" \
"../../../../CPU.srcs/sources_1/new/pc.vhd" \
"../../../../CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd" \
"../../../../CPU.srcs/sources_1/new/shift_left_2.vhd" \
"../../../../CPU.srcs/sources_1/imports/CPU/shifter_unit.vhd" \
"../../../../CPU.srcs/sources_1/new/sign_extend.vhd" \
"../../../../CPU.srcs/sources_1/new/sign_extend_byte.vhd" \
"../../../../CPU.srcs/sources_1/new/sign_extend_hw.vhd" \
"../../../../CPU.srcs/sources_1/new/CPU.vhd" \

# Do not sort compile order
nosort
