#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021063f39670 .scope module, "tb_" "tb_" 2 3;
 .timescale 0 0;
P_0000021063f3d9e0 .param/l "CLK_PERIOD" 1 2 14, +C4<00000000000000000000000000000010>;
v0000021063fa9530_0 .var "clk", 0 0;
v0000021063fa8770_0 .net "halted", 0 0, v0000021063fa50b0_0;  1 drivers
v0000021063fa97b0_0 .var "rst", 0 0;
E_0000021063f3db20 .event posedge, v0000021063fa50b0_0;
S_0000021063f39800 .scope module, "uut" "CPU" 2 8, 3 11 0, S_0000021063f39670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "halted";
v0000021063fa6120_0 .net *"_ivl_14", 31 0, L_0000021063fa8090;  1 drivers
L_0000021063fc0118 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021063fa6d00_0 .net *"_ivl_17", 29 0, L_0000021063fc0118;  1 drivers
L_0000021063fc0160 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000021063fa7f20_0 .net/2u *"_ivl_18", 31 0, L_0000021063fc0160;  1 drivers
v0000021063fa6760_0 .net *"_ivl_20", 0 0, L_0000021063fa9710;  1 drivers
v0000021063fa7a20_0 .net "add_sub_out", 7 0, v0000021063f4a790_0;  1 drivers
v0000021063fa78e0_0 .net "alu_ex_out", 7 0, v0000021063fa5330_0;  1 drivers
v0000021063fa7ac0_0 .net "alu_inst_ld_out", 1 0, v0000021063fa5470_0;  1 drivers
v0000021063fa7b60_0 .net "alu_out", 7 0, L_0000021063fa8810;  1 drivers
v0000021063fa7c00_0 .net "clk", 0 0, v0000021063fa9530_0;  1 drivers
o0000021063f4f3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021063fa75c0_0 .net "data_mem_rw", 0 0, o0000021063f4f3c8;  0 drivers
v0000021063fa7200_0 .net "data_mem_write_ld", 0 0, v0000021063f4b050_0;  1 drivers
v0000021063fa70c0_0 .net "data_mem_write_out_ex", 0 0, v0000021063fa5c90_0;  1 drivers
v0000021063fa6a80_0 .net "data_mem_write_out_ld", 0 0, v0000021063fa5290_0;  1 drivers
v0000021063fa6080_0 .net "data_out_1_ld", 7 0, v0000021063fa5510_0;  1 drivers
v0000021063fa61c0_0 .net "data_out_2_ld", 7 0, v0000021063fa55b0_0;  1 drivers
v0000021063fa63a0_0 .var "freeze", 0 0;
v0000021063fa6da0_0 .net "halted", 0 0, v0000021063fa50b0_0;  alias, 1 drivers
v0000021063fa7ca0_0 .net "halted_cu_out", 0 0, v0000021063f4a8d0_0;  1 drivers
v0000021063fa6e40_0 .net "halted_ld_out", 0 0, v0000021063fa5e70_0;  1 drivers
o0000021063f4f938 .functor BUFZ 20, C4<zzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021063fa72a0_0 .net "input_inst", 19 0, o0000021063f4f938;  0 drivers
v0000021063fa6260_0 .net "inst_if_out", 19 0, v0000021063fa4c50_0;  1 drivers
v0000021063fa6620_0 .var "inst_mem_read_write", 0 0;
v0000021063fa7340_0 .net "inst_out_data", 19 0, v0000021063fa4610_0;  1 drivers
o0000021063f4ee28 .functor BUFZ 1, C4<z>; HiZ drive
v0000021063fa7660_0 .net "is_done", 0 0, o0000021063f4ee28;  0 drivers
v0000021063fa6b20_0 .net "is_done_add", 0 0, v0000021063f4a6f0_0;  1 drivers
v0000021063fa7d40_0 .net "is_done_mul", 0 0, v0000021063fa6940_0;  1 drivers
v0000021063fa68a0_0 .net "mem_data_out_1", 7 0, v0000021063fa4070_0;  1 drivers
v0000021063fa7de0_0 .net "mem_data_out_2", 7 0, v0000021063fa46b0_0;  1 drivers
v0000021063fa77a0_0 .net "mul_or_add_ld", 0 0, v0000021063f4a970_0;  1 drivers
v0000021063fa6300_0 .net "mul_or_add_ld_out", 0 0, v0000021063fa64e0_0;  1 drivers
v0000021063fa7700_0 .net "mul_out", 7 0, v0000021063fa7840_0;  1 drivers
v0000021063fa66c0_0 .var "read_address", 4 0;
v0000021063fa6440_0 .net "read_writenot_data_mem", 0 0, v0000021063fa56f0_0;  1 drivers
v0000021063fa6c60_0 .net "rst", 0 0, v0000021063fa97b0_0;  1 drivers
v0000021063fa73e0_0 .var "write_address", 4 0;
v0000021063fa7480_0 .net "write_adr_ex_out", 5 0, v0000021063fa51f0_0;  1 drivers
v0000021063fa92b0_0 .net "write_adr_mem_ld_out", 5 0, v0000021063fa6ee0_0;  1 drivers
E_0000021063f3dda0 .event negedge, v0000021063f4a830_0;
L_0000021063fa9030 .part v0000021063fa4c50_0, 12, 6;
L_0000021063fa9d50 .part v0000021063fa4c50_0, 6, 6;
L_0000021063fa9df0 .part v0000021063fa4c50_0, 0, 6;
L_0000021063fa9670 .part v0000021063fa4c50_0, 18, 2;
L_0000021063fa90d0 .part v0000021063fa4c50_0, 18, 2;
L_0000021063fa8090 .concat [ 2 30 0 0], v0000021063fa5470_0, L_0000021063fc0118;
L_0000021063fa9710 .cmp/eq 32, L_0000021063fa8090, L_0000021063fc0160;
L_0000021063fa8810 .functor MUXZ 8, v0000021063f4a790_0, v0000021063fa7840_0, L_0000021063fa9710, C4<>;
S_0000021063f39990 .scope module, "adder_subtracter" "ADD_SUB" 3 138, 4 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 2 "add_or_sub";
    .port_info 5 /OUTPUT 8 "out";
    .port_info 6 /OUTPUT 1 "is_done";
v0000021063f4a330_0 .var/s "a", 3 0;
v0000021063f4a470_0 .net "add_or_sub", 1 0, v0000021063fa5470_0;  alias, 1 drivers
v0000021063f4a5b0_0 .var/s "b", 3 0;
v0000021063f4a650_0 .var/s "c", 3 0;
v0000021063f4a290_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
v0000021063f4afb0_0 .var/s "d", 3 0;
v0000021063f4ae70_0 .net "in1", 7 0, v0000021063fa5510_0;  alias, 1 drivers
v0000021063f4a150_0 .net "in2", 7 0, v0000021063fa55b0_0;  alias, 1 drivers
v0000021063f4a6f0_0 .var "is_done", 0 0;
v0000021063f4a790_0 .var "out", 7 0;
v0000021063f4a830_0 .net "rst", 0 0, v0000021063fa97b0_0;  alias, 1 drivers
E_0000021063f3d060/0 .event anyedge, v0000021063f4ae70_0, v0000021063f4a150_0, v0000021063f4a470_0, v0000021063f4a330_0;
E_0000021063f3d060/1 .event anyedge, v0000021063f4a650_0, v0000021063f4a5b0_0, v0000021063f4afb0_0;
E_0000021063f3d060 .event/or E_0000021063f3d060/0, E_0000021063f3d060/1;
S_0000021063f107e0 .scope module, "controll_unit" "CU" 3 121, 5 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "is_done";
    .port_info 3 /OUTPUT 1 "halted";
    .port_info 4 /OUTPUT 1 "data_mem_write";
    .port_info 5 /OUTPUT 1 "mul_or_add";
v0000021063f4af10_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
v0000021063f4b050_0 .var "data_mem_write", 0 0;
v0000021063f4a8d0_0 .var "halted", 0 0;
v0000021063f4ab50_0 .net "is_done", 0 0, o0000021063f4ee28;  alias, 0 drivers
v0000021063f4a970_0 .var "mul_or_add", 0 0;
v0000021063f4a1f0_0 .net "op", 1 0, L_0000021063fa90d0;  1 drivers
E_0000021063f3ef60 .event posedge, v0000021063f4a290_0;
S_0000021063f10970 .scope module, "data_memory" "data_mem" 3 64, 6 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "in_data";
    .port_info 5 /INPUT 6 "read_address1";
    .port_info 6 /INPUT 6 "read_address2";
    .port_info 7 /INPUT 6 "write_address";
    .port_info 8 /OUTPUT 8 "out_data1";
    .port_info 9 /OUTPUT 8 "out_data2";
v0000021063f4abf0_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
L_0000021063fc00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021063f4ac90_0 .net "enable", 0 0, L_0000021063fc00d0;  1 drivers
v0000021063f4ad30_0 .var/i "i", 31 0;
v0000021063fa5010_0 .net "in_data", 7 0, v0000021063fa5330_0;  alias, 1 drivers
v0000021063fa4070_0 .var "out_data1", 7 0;
v0000021063fa46b0_0 .var "out_data2", 7 0;
v0000021063fa4570_0 .net "read_address1", 5 0, L_0000021063fa9030;  1 drivers
v0000021063fa4a70_0 .net "read_address2", 5 0, L_0000021063fa9d50;  1 drivers
v0000021063fa4750_0 .net "rst", 0 0, v0000021063fa97b0_0;  alias, 1 drivers
v0000021063fa47f0 .array "storage", 0 63, 7 0;
v0000021063fa4890_0 .net "write", 0 0, v0000021063fa5c90_0;  alias, 1 drivers
v0000021063fa5f10_0 .net "write_address", 5 0, v0000021063fa51f0_0;  alias, 1 drivers
E_0000021063f3dfa0/0 .event negedge, v0000021063f4a830_0;
E_0000021063f3dfa0/1 .event posedge, v0000021063f4a290_0;
E_0000021063f3dfa0 .event/or E_0000021063f3dfa0/0, E_0000021063f3dfa0/1;
S_0000021063f10b00 .scope module, "execute_pipeline" "EX" 3 168, 7 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ld_inst_halt";
    .port_info 1 /INPUT 1 "halted";
    .port_info 2 /INPUT 8 "alu_output";
    .port_info 3 /INPUT 6 "write_addr";
    .port_info 4 /INPUT 1 "freeze";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "data_rw";
    .port_info 7 /INPUT 1 "data_mem_write_ex";
    .port_info 8 /OUTPUT 1 "halted_out";
    .port_info 9 /OUTPUT 1 "data_rw_out";
    .port_info 10 /OUTPUT 8 "alu_output_out";
    .port_info 11 /OUTPUT 6 "write_addr_out";
    .port_info 12 /OUTPUT 1 "data_mem_write_out_ex";
v0000021063fa53d0_0 .net "alu_output", 7 0, L_0000021063fa8810;  alias, 1 drivers
v0000021063fa5330_0 .var "alu_output_out", 7 0;
v0000021063fa4390_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
v0000021063fa41b0_0 .net "data_mem_write_ex", 0 0, v0000021063fa5290_0;  alias, 1 drivers
v0000021063fa5c90_0 .var "data_mem_write_out_ex", 0 0;
v0000021063fa4930_0 .net "data_rw", 0 0, o0000021063f4f3c8;  alias, 0 drivers
v0000021063fa56f0_0 .var "data_rw_out", 0 0;
v0000021063fa49d0_0 .net "freeze", 0 0, v0000021063fa63a0_0;  1 drivers
v0000021063fa4bb0_0 .net "halted", 0 0, v0000021063fa5e70_0;  alias, 1 drivers
v0000021063fa50b0_0 .var "halted_out", 0 0;
v0000021063fa4110_0 .net "ld_inst_halt", 0 0, v0000021063fa6620_0;  1 drivers
v0000021063fa5d30_0 .net "write_addr", 5 0, v0000021063fa6ee0_0;  alias, 1 drivers
v0000021063fa51f0_0 .var "write_addr_out", 5 0;
S_0000021063eb6870 .scope module, "inst_fetch_pipeline" "IF" 3 46, 8 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ld_inst_halt";
    .port_info 1 /INPUT 20 "instruction";
    .port_info 2 /INPUT 1 "freeze";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 20 "instruction_out";
v0000021063fa4430_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
v0000021063fa4250_0 .net "freeze", 0 0, v0000021063fa63a0_0;  alias, 1 drivers
v0000021063fa4e30_0 .net "instruction", 19 0, v0000021063fa4610_0;  alias, 1 drivers
v0000021063fa4c50_0 .var "instruction_out", 19 0;
v0000021063fa5830_0 .net "ld_inst_halt", 0 0, v0000021063fa6620_0;  alias, 1 drivers
S_0000021063eb6a00 .scope module, "instrucion_memory" "inst_mem" 3 32, 9 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "read_writenot";
    .port_info 4 /INPUT 20 "in_data";
    .port_info 5 /INPUT 5 "read_address";
    .port_info 6 /INPUT 5 "write_address";
    .port_info 7 /OUTPUT 20 "out_data";
v0000021063fa4cf0_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
L_0000021063fc0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021063fa5ab0_0 .net "enable", 0 0, L_0000021063fc0088;  1 drivers
v0000021063fa44d0_0 .var/i "i", 31 0;
v0000021063fa5150_0 .net "in_data", 19 0, o0000021063f4f938;  alias, 0 drivers
v0000021063fa4610_0 .var "out_data", 19 0;
v0000021063fa4b10_0 .net "read_address", 4 0, v0000021063fa66c0_0;  1 drivers
v0000021063fa4ed0_0 .net "read_writenot", 0 0, v0000021063fa6620_0;  alias, 1 drivers
v0000021063fa5790_0 .net "rst", 0 0, v0000021063fa97b0_0;  alias, 1 drivers
v0000021063fa5650 .array "storage", 0 31, 19 0;
v0000021063fa4d90_0 .net "write_address", 4 0, v0000021063fa73e0_0;  1 drivers
S_0000021063eb6b90 .scope module, "load_pipeline" "ld" 3 91, 10 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ld_inst_halt";
    .port_info 1 /INPUT 1 "halted";
    .port_info 2 /INPUT 6 "write_adr";
    .port_info 3 /INPUT 2 "alu_inst";
    .port_info 4 /INPUT 8 "mem_data_1";
    .port_info 5 /INPUT 8 "mem_data_2";
    .port_info 6 /INPUT 1 "freeze";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "data_mem_write";
    .port_info 9 /INPUT 1 "mul_or_add_ld";
    .port_info 10 /OUTPUT 1 "halted_out";
    .port_info 11 /OUTPUT 6 "write_adr_out";
    .port_info 12 /OUTPUT 2 "alu_inst_out";
    .port_info 13 /OUTPUT 8 "data_out_1";
    .port_info 14 /OUTPUT 8 "data_out_2";
    .port_info 15 /OUTPUT 1 "data_mem_write_out";
    .port_info 16 /OUTPUT 1 "mul_or_add_ld_out";
v0000021063fa5dd0_0 .net "alu_inst", 1 0, L_0000021063fa9670;  1 drivers
v0000021063fa5470_0 .var "alu_inst_out", 1 0;
v0000021063fa4f70_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
v0000021063fa42f0_0 .net "data_mem_write", 0 0, v0000021063f4b050_0;  alias, 1 drivers
v0000021063fa5290_0 .var "data_mem_write_out", 0 0;
v0000021063fa5510_0 .var "data_out_1", 7 0;
v0000021063fa55b0_0 .var "data_out_2", 7 0;
v0000021063fa58d0_0 .net "freeze", 0 0, v0000021063fa63a0_0;  alias, 1 drivers
v0000021063fa5970_0 .net "halted", 0 0, v0000021063f4a8d0_0;  alias, 1 drivers
v0000021063fa5e70_0 .var "halted_out", 0 0;
v0000021063fa5a10_0 .net "ld_inst_halt", 0 0, v0000021063fa6620_0;  alias, 1 drivers
v0000021063fa5b50_0 .net "mem_data_1", 7 0, v0000021063fa4070_0;  alias, 1 drivers
v0000021063fa5bf0_0 .net "mem_data_2", 7 0, v0000021063fa46b0_0;  alias, 1 drivers
v0000021063fa7e80_0 .net "mul_or_add_ld", 0 0, v0000021063f4a970_0;  alias, 1 drivers
v0000021063fa64e0_0 .var "mul_or_add_ld_out", 0 0;
v0000021063fa6f80_0 .net "write_adr", 5 0, L_0000021063fa9df0;  1 drivers
v0000021063fa6ee0_0 .var "write_adr_out", 5 0;
S_0000021063f23a80 .scope module, "multiplier" "MUL" 3 150, 11 1 0, S_0000021063f39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /OUTPUT 8 "out";
    .port_info 5 /OUTPUT 1 "is_done";
v0000021063fa6580_0 .var/s "a", 3 0;
v0000021063fa6bc0_0 .var/s "b", 3 0;
v0000021063fa69e0_0 .var/s "c", 3 0;
v0000021063fa7520_0 .net "clk", 0 0, v0000021063fa9530_0;  alias, 1 drivers
v0000021063fa7980_0 .var/s "d", 3 0;
v0000021063fa7020_0 .net "in1", 7 0, v0000021063fa5510_0;  alias, 1 drivers
v0000021063fa6800_0 .net "in2", 7 0, v0000021063fa55b0_0;  alias, 1 drivers
v0000021063fa6940_0 .var "is_done", 0 0;
v0000021063fa7840_0 .var "out", 7 0;
v0000021063fa7160_0 .net "rst", 0 0, v0000021063fa97b0_0;  alias, 1 drivers
E_0000021063f3eda0/0 .event anyedge, v0000021063f4ae70_0, v0000021063f4a150_0, v0000021063fa6580_0, v0000021063fa7980_0;
E_0000021063f3eda0/1 .event anyedge, v0000021063fa6bc0_0, v0000021063fa69e0_0;
E_0000021063f3eda0 .event/or E_0000021063f3eda0/0, E_0000021063f3eda0/1;
    .scope S_0000021063eb6a00;
T_0 ;
    %wait E_0000021063f3dfa0;
    %load/vec4 v0000021063fa5790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021063fa44d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000021063fa44d0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0000021063fa44d0_0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %load/vec4 v0000021063fa44d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021063fa44d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 66, 0, 20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 12549, 0, 20;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 25032, 0, 20;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 299659, 0, 20;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 312142, 0, 20;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 586769, 0, 20;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 599252, 0, 20;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 786432, 0, 20;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa5650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021063fa44d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv/s 4, v0000021063fa44d0_0;
    %load/vec4a v0000021063fa5650, 4;
    %store/vec4 v0000021063fa4610_0, 0, 20;
    %load/vec4 v0000021063fa44d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021063fa44d0_0, 0, 32;
    %load/vec4 v0000021063fa44d0_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021063fa44d0_0, 0, 32;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021063eb6870;
T_1 ;
    %wait E_0000021063f3ef60;
    %load/vec4 v0000021063fa4e30_0;
    %store/vec4 v0000021063fa4c50_0, 0, 20;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021063f10970;
T_2 ;
    %wait E_0000021063f3dfa0;
    %load/vec4 v0000021063fa4750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021063f4ad30_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000021063f4ad30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000021063f4ad30_0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %load/vec4 v0000021063f4ad30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021063f4ad30_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 97, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 235, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 223, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 190, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 210, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021063fa47f0, 4, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021063fa4570_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000021063fa47f0, 4;
    %store/vec4 v0000021063fa4070_0, 0, 8;
    %load/vec4 v0000021063fa4a70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000021063fa47f0, 4;
    %store/vec4 v0000021063fa46b0_0, 0, 8;
    %load/vec4 v0000021063fa4890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000021063fa5010_0;
    %load/vec4 v0000021063fa5f10_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0000021063fa47f0, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021063eb6b90;
T_3 ;
    %wait E_0000021063f3ef60;
    %load/vec4 v0000021063fa6f80_0;
    %store/vec4 v0000021063fa6ee0_0, 0, 6;
    %load/vec4 v0000021063fa5dd0_0;
    %store/vec4 v0000021063fa5470_0, 0, 2;
    %load/vec4 v0000021063fa5b50_0;
    %store/vec4 v0000021063fa5510_0, 0, 8;
    %load/vec4 v0000021063fa5bf0_0;
    %store/vec4 v0000021063fa55b0_0, 0, 8;
    %load/vec4 v0000021063fa5970_0;
    %store/vec4 v0000021063fa5e70_0, 0, 1;
    %load/vec4 v0000021063fa42f0_0;
    %store/vec4 v0000021063fa5290_0, 0, 1;
    %load/vec4 v0000021063fa7e80_0;
    %store/vec4 v0000021063fa64e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021063f107e0;
T_4 ;
    %wait E_0000021063f3ef60;
    %load/vec4 v0000021063f4a1f0_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021063f4b050_0, 0, 1;
T_4.0 ;
    %load/vec4 v0000021063f4a1f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000021063f4a1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021063f4a970_0, 0, 1;
T_4.2 ;
    %load/vec4 v0000021063f4a1f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021063f4a970_0, 0, 1;
T_4.4 ;
    %load/vec4 v0000021063f4a1f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021063f4a8d0_0, 0, 1;
T_4.6 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021063f39990;
T_5 ;
    %wait E_0000021063f3d060;
    %load/vec4 v0000021063f4ae70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000021063f4a330_0, 0, 4;
    %load/vec4 v0000021063f4ae70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000021063f4a5b0_0, 0, 4;
    %load/vec4 v0000021063f4a150_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000021063f4a650_0, 0, 4;
    %load/vec4 v0000021063f4a150_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000021063f4afb0_0, 0, 4;
    %load/vec4 v0000021063f4a470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000021063f4a330_0;
    %load/vec4 v0000021063f4a650_0;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021063f4a790_0, 4, 4;
    %load/vec4 v0000021063f4a5b0_0;
    %load/vec4 v0000021063f4afb0_0;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021063f4a790_0, 4, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021063f4a470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000021063f4a330_0;
    %load/vec4 v0000021063f4a650_0;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021063f4a790_0, 4, 4;
    %load/vec4 v0000021063f4a5b0_0;
    %load/vec4 v0000021063f4afb0_0;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021063f4a790_0, 4, 4;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021063f23a80;
T_6 ;
    %wait E_0000021063f3eda0;
    %load/vec4 v0000021063fa7020_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000021063fa6580_0, 0, 4;
    %load/vec4 v0000021063fa7020_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000021063fa6bc0_0, 0, 4;
    %load/vec4 v0000021063fa6800_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000021063fa69e0_0, 0, 4;
    %load/vec4 v0000021063fa6800_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000021063fa7980_0, 0, 4;
    %load/vec4 v0000021063fa6580_0;
    %load/vec4 v0000021063fa7980_0;
    %mul;
    %load/vec4 v0000021063fa6bc0_0;
    %load/vec4 v0000021063fa69e0_0;
    %mul;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021063fa7840_0, 4, 4;
    %load/vec4 v0000021063fa6580_0;
    %load/vec4 v0000021063fa69e0_0;
    %mul;
    %load/vec4 v0000021063fa6bc0_0;
    %load/vec4 v0000021063fa7980_0;
    %mul;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021063fa7840_0, 4, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021063f10b00;
T_7 ;
    %wait E_0000021063f3ef60;
    %load/vec4 v0000021063fa4bb0_0;
    %store/vec4 v0000021063fa50b0_0, 0, 1;
    %load/vec4 v0000021063fa4930_0;
    %store/vec4 v0000021063fa56f0_0, 0, 1;
    %load/vec4 v0000021063fa53d0_0;
    %store/vec4 v0000021063fa5330_0, 0, 8;
    %load/vec4 v0000021063fa5d30_0;
    %store/vec4 v0000021063fa51f0_0, 0, 6;
    %load/vec4 v0000021063fa41b0_0;
    %store/vec4 v0000021063fa5c90_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021063f39800;
T_8 ;
    %wait E_0000021063f3dda0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021063fa66c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021063fa73e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021063fa6620_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021063f39670;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0000021063fa9530_0;
    %inv;
    %store/vec4 v0000021063fa9530_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021063f39670;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021063fa97b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021063fa9530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021063fa97b0_0, 0, 1;
    %wait E_0000021063f3db20;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./data_path.v";
    "./add_sub.v";
    "./controller.v";
    "./data_mem.v";
    "./ex.v";
    "./if.v";
    "./inst_mem.v";
    "./ld.v";
    "./mul.v";
