langName "Verilog"
viewName "module"
extDirs ".v"
libName ""
libFiles ""
libDirs ""
