
*** Running vivado
    with args -log top_RCA_8_bit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_RCA_8_bit.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_RCA_8_bit.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.020 ; gain = 114.020 ; free physical = 1163 ; free virtual = 106824
Command: link_design -top top_RCA_8_bit -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1636.824 ; gain = 247.805 ; free physical = 1290 ; free virtual = 106439
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1717.855 ; gain = 81.031 ; free physical = 2423 ; free virtual = 107640

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 121d4bbe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2178.355 ; gain = 460.500 ; free physical = 1263 ; free virtual = 106241

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1268 ; free virtual = 106245
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1269 ; free virtual = 106245
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1269 ; free virtual = 106246
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1269 ; free virtual = 106246
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1269 ; free virtual = 106246
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1269 ; free virtual = 106246
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1269 ; free virtual = 106246
Ending Logic Optimization Task | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1269 ; free virtual = 106246

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1270 ; free virtual = 106247

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 121d4bbe2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.355 ; gain = 0.000 ; free physical = 1270 ; free virtual = 106247
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 2178.355 ; gain = 541.531 ; free physical = 1270 ; free virtual = 106247
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign22/work/Sem_2/IC_Design/Automation/Automation.runs/impl_1/top_RCA_8_bit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_RCA_8_bit_drc_opted.rpt -pb top_RCA_8_bit_drc_opted.pb -rpx top_RCA_8_bit_drc_opted.rpx
Command: report_drc -file top_RCA_8_bit_drc_opted.rpt -pb top_RCA_8_bit_drc_opted.pb -rpx top_RCA_8_bit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vlsidesign22/work/Sem_2/IC_Design/Automation/Automation.runs/impl_1/top_RCA_8_bit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.391 ; gain = 0.000 ; free physical = 1206 ; free virtual = 106066
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 72a2c26f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2250.391 ; gain = 0.000 ; free physical = 1206 ; free virtual = 106066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.391 ; gain = 0.000 ; free physical = 1206 ; free virtual = 106066

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba9b3e4a

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2267.398 ; gain = 17.008 ; free physical = 1218 ; free virtual = 106027

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 177ecef38

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2267.398 ; gain = 17.008 ; free physical = 1220 ; free virtual = 106026

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 177ecef38

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2267.398 ; gain = 17.008 ; free physical = 1221 ; free virtual = 106026
Phase 1 Placer Initialization | Checksum: 177ecef38

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2267.398 ; gain = 17.008 ; free physical = 1221 ; free virtual = 106026

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 177ecef38

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2267.398 ; gain = 17.008 ; free physical = 1219 ; free virtual = 106026
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1b622d518

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1244 ; free virtual = 106016

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b622d518

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1238 ; free virtual = 106010

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16b35db43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1236 ; free virtual = 106010

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d533416f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1236 ; free virtual = 106010

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d533416f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1236 ; free virtual = 106010

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1232 ; free virtual = 106010

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1232 ; free virtual = 106011

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1232 ; free virtual = 106011
Phase 3 Detail Placement | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1231 ; free virtual = 106010

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1232 ; free virtual = 106011

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1232 ; free virtual = 106011

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1231 ; free virtual = 106010

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1230 ; free virtual = 106010
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15bc865ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1230 ; free virtual = 106010
Ending Placer Task | Checksum: c1eded56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2395.457 ; gain = 145.066 ; free physical = 1238 ; free virtual = 106018
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2395.457 ; gain = 0.000 ; free physical = 1487 ; free virtual = 106271
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign22/work/Sem_2/IC_Design/Automation/Automation.runs/impl_1/top_RCA_8_bit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_RCA_8_bit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2395.457 ; gain = 0.000 ; free physical = 1474 ; free virtual = 106260
INFO: [runtcl-4] Executing : report_utilization -file top_RCA_8_bit_utilization_placed.rpt -pb top_RCA_8_bit_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2395.457 ; gain = 0.000 ; free physical = 1458 ; free virtual = 106247
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_RCA_8_bit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2395.457 ; gain = 0.000 ; free physical = 1415 ; free virtual = 106207
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4f4b2ae7 ConstDB: 0 ShapeSum: 72a2c26f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1913c2784

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2395.457 ; gain = 0.000 ; free physical = 2090 ; free virtual = 105823
Post Restoration Checksum: NetGraph: e19a1357 NumContArr: afa2142d Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1913c2784

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2402.070 ; gain = 6.613 ; free physical = 2092 ; free virtual = 105825

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1913c2784

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2402.070 ; gain = 6.613 ; free physical = 2092 ; free virtual = 105825
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: f2d2a20c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2467 ; free virtual = 106204

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e0a267ee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2457 ; free virtual = 106202

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 73cf94cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2449 ; free virtual = 106199
Phase 4 Rip-up And Reroute | Checksum: 73cf94cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2448 ; free virtual = 106199

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 73cf94cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2447 ; free virtual = 106198

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 73cf94cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2447 ; free virtual = 106198
Phase 6 Post Hold Fix | Checksum: 73cf94cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2447 ; free virtual = 106198

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0140317 %
  Global Horizontal Routing Utilization  = 0.00845914 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 73cf94cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2406.070 ; gain = 10.613 ; free physical = 2444 ; free virtual = 106198

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 73cf94cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2408.070 ; gain = 12.613 ; free physical = 2442 ; free virtual = 106197

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15dfc6ed2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2408.070 ; gain = 12.613 ; free physical = 2441 ; free virtual = 106196
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2408.070 ; gain = 12.613 ; free physical = 2467 ; free virtual = 106225

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2408.074 ; gain = 12.617 ; free physical = 2466 ; free virtual = 106225
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2408.074 ; gain = 0.000 ; free physical = 2435 ; free virtual = 106199
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign22/work/Sem_2/IC_Design/Automation/Automation.runs/impl_1/top_RCA_8_bit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_RCA_8_bit_drc_routed.rpt -pb top_RCA_8_bit_drc_routed.pb -rpx top_RCA_8_bit_drc_routed.rpx
Command: report_drc -file top_RCA_8_bit_drc_routed.rpt -pb top_RCA_8_bit_drc_routed.pb -rpx top_RCA_8_bit_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vlsidesign22/work/Sem_2/IC_Design/Automation/Automation.runs/impl_1/top_RCA_8_bit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_RCA_8_bit_methodology_drc_routed.rpt -pb top_RCA_8_bit_methodology_drc_routed.pb -rpx top_RCA_8_bit_methodology_drc_routed.rpx
Command: report_methodology -file top_RCA_8_bit_methodology_drc_routed.rpt -pb top_RCA_8_bit_methodology_drc_routed.pb -rpx top_RCA_8_bit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vlsidesign22/work/Sem_2/IC_Design/Automation/Automation.runs/impl_1/top_RCA_8_bit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_RCA_8_bit_power_routed.rpt -pb top_RCA_8_bit_power_summary_routed.pb -rpx top_RCA_8_bit_power_routed.rpx
Command: report_power -file top_RCA_8_bit_power_routed.rpt -pb top_RCA_8_bit_power_summary_routed.pb -rpx top_RCA_8_bit_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_RCA_8_bit_route_status.rpt -pb top_RCA_8_bit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_RCA_8_bit_timing_summary_routed.rpt -pb top_RCA_8_bit_timing_summary_routed.pb -rpx top_RCA_8_bit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_RCA_8_bit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_RCA_8_bit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_RCA_8_bit_bus_skew_routed.rpt -pb top_RCA_8_bit_bus_skew_routed.pb -rpx top_RCA_8_bit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 25 18:45:27 2023...
