# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of branch.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_EX.v was successful.
# Compile of cpu_ID.v was successful.
# Compile of cpu_IF.v was successful.
# Compile of cpu_MEM.v was successful.
# Compile of data_memory.v was successful.
# Compile of decoder_one_hot.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of harzard_detection.v was successful.
# Compile of inst_memory.v was successful.
# Compile of pc_logic.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of project-phase2-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED_tb.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of add_4bit.v was successful.
# Compile of add_8bit.v was successful.
# Compile of add_16bit.v was successful.
# Compile of add_16bit_tb.sv was successful.
# Compile of addsub_4bit.v was successful.
# Compile of addsub_16bit.v was successful.
# Compile of addsub_16bit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of psa_16bit.v was successful.
# Compile of RED.v was successful.
# Compile of Shifter.v was successful.
# 34 compiles, 0 failed with no errors.
vsim -gui work.cpu_ptb
# vsim -gui work.cpu_ptb 
# Start time: 14:29:50 on Apr 06,2025
# Loading work.cpu_ptb
# Loading work.cpu
# Loading work.cpu_IF
# Loading work.pc_logic
# Loading work.add_16bit
# Loading work.inst_memory
# Loading work.cpu_ID
# Loading work.branch
# Loading work.control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.Shifter
# Loading work.WriteDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.cpu_EX
# Loading work.ALU
# Loading work.addsub_16bit
# Loading work.psa_16bit
# Loading work.addsub_4bit
# Loading work.RED
# Loading work.add_4bit
# Loading work.add_8bit
# Loading work.ALUControl
# Loading work.cpu_MEM
# Loading work.data_memory
# Loading work.hazard_detection
# Loading work.forwarding_unit
# ** Warning: (vsim-3008) [CNNODP] - Component name (p0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 153
# ** Error: (vsim-3043) Unresolved reference to 'p0' in DUT.p0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 153
# ** Warning: (vsim-3008) [CNNODP] - Component name (pMEMcontrols_EX) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 156
# ** Error: (vsim-3043) Unresolved reference to 'pMEMcontrols_EX' in DUT.pMEMcontrols_EX.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'DstReg'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/RegisterFile.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/ID/reg_file File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardA'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_EX.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/EX File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 166
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardB'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_EX.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/EX File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 166
# ** Error (suppressible): (vsim-3389) Port 'IFID_MemWrite' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/hdu File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 271
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'IFID_Rs'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/harzard_detection.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/hdu File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 271
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'IFID_Rt'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/harzard_detection.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/hdu File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 271
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'funit'.  Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'EXMem_Rd'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'IDEX_Rs'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'IDEX_Rt'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'EXMem_Rt'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardA'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardB'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 283
# ** Warning: (vsim-3722) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v(283): [TFMPC] - Missing connection for port 'MemWB_Rd'.
# Error loading design
# End time: 14:29:51 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 22
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of branch.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_EX.v was successful.
# Compile of cpu_ID.v was successful.
# Compile of cpu_IF.v was successful.
# Compile of cpu_MEM.v was successful.
# Compile of data_memory.v was successful.
# Compile of decoder_one_hot.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of harzard_detection.v failed with 1 errors.
# Compile of inst_memory.v was successful.
# Compile of pc_logic.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of project-phase2-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED_tb.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of add_4bit.v was successful.
# Compile of add_8bit.v was successful.
# Compile of add_16bit.v was successful.
# Compile of add_16bit_tb.sv was successful.
# Compile of addsub_4bit.v was successful.
# Compile of addsub_16bit.v was successful.
# Compile of addsub_16bit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of psa_16bit.v was successful.
# Compile of RED.v was successful.
# Compile of Shifter.v was successful.
# 34 compiles, 1 failed with 1 error.
# Compile of harzard_detection.v was successful.
vsim -gui work.cpu_ptb
# vsim -gui work.cpu_ptb 
# Start time: 14:37:11 on Apr 06,2025
# Loading work.cpu_ptb
# Loading work.cpu
# Loading work.cpu_IF
# Loading work.pc_logic
# Loading work.add_16bit
# Loading work.inst_memory
# Loading work.cpu_ID
# Loading work.branch
# Loading work.control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.Shifter
# Loading work.WriteDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.cpu_EX
# Loading work.ALU
# Loading work.addsub_16bit
# Loading work.psa_16bit
# Loading work.addsub_4bit
# Loading work.RED
# Loading work.add_4bit
# Loading work.add_8bit
# Loading work.ALUControl
# Loading work.cpu_MEM
# Loading work.data_memory
# Loading work.hazard_detection
# Loading work.forwarding_unit
# ** Warning: (vsim-3008) [CNNODP] - Component name (p0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 153
# ** Error: (vsim-3043) Unresolved reference to 'p0' in DUT.p0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 153
# ** Warning: (vsim-3008) [CNNODP] - Component name (pMEMcontrols_EX) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 156
# ** Error: (vsim-3043) Unresolved reference to 'pMEMcontrols_EX' in DUT.pMEMcontrols_EX.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'DstReg'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/RegisterFile.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/ID/reg_file File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'IDEX_Rd'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/harzard_detection.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/hdu File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'MemWB_Rd'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 285
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'EXMem_Rd'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/funit File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v Line: 285
# Error loading design
# End time: 14:37:12 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 9
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of branch.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_EX.v was successful.
# Compile of cpu_ID.v was successful.
# Compile of cpu_IF.v was successful.
# Compile of cpu_MEM.v was successful.
# Compile of data_memory.v was successful.
# Compile of decoder_one_hot.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of harzard_detection.v was successful.
# Compile of inst_memory.v was successful.
# Compile of pc_logic.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of project-phase2-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED_tb.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of add_4bit.v was successful.
# Compile of add_8bit.v was successful.
# Compile of add_16bit.v was successful.
# Compile of add_16bit_tb.sv was successful.
# Compile of addsub_4bit.v was successful.
# Compile of addsub_16bit.v was successful.
# Compile of addsub_16bit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of psa_16bit.v was successful.
# Compile of RED.v was successful.
# Compile of Shifter.v was successful.
# 34 compiles, 0 failed with no errors.
vsim -gui work.cpu_ptb
# vsim -gui work.cpu_ptb 
# Start time: 14:38:34 on Apr 06,2025
# Loading work.cpu_ptb
# Loading work.cpu
# Loading work.cpu_IF
# Loading work.pc_logic
# Loading work.add_16bit
# Loading work.inst_memory
# Loading work.cpu_ID
# Loading work.branch
# Loading work.control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.Shifter
# Loading work.WriteDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.cpu_EX
# Loading work.ALU
# Loading work.addsub_16bit
# Loading work.psa_16bit
# Loading work.addsub_4bit
# Loading work.RED
# Loading work.add_4bit
# Loading work.add_8bit
# Loading work.ALUControl
# Loading work.cpu_MEM
# Loading work.data_memory
# Loading work.hazard_detection
# Loading work.forwarding_unit
# ** Warning: (vsim-3008) [CNNODP] - Component name (p0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 153
# ** Error: (vsim-3043) Unresolved reference to 'p0' in DUT.p0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 153
# ** Warning: (vsim-3008) [CNNODP] - Component name (pMEMcontrols_EX) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 156
# ** Error: (vsim-3043) Unresolved reference to 'pMEMcontrols_EX' in DUT.pMEMcontrols_EX.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase2-testbench.v Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'DstReg'. The port definition is at: C:/Users/DanielJL/Documents/GitHub/ECE552Project/RegisterFile.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_ptb/DUT/ID/reg_file File: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v Line: 86
# Error loading design
# End time: 14:38:35 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 5
