$date
  Thu Jan  7 17:47:01 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module lecture01_tb $end
$var reg 1 ! x $end
$var reg 8 " o_slv_shift[7:0] $end
$scope module uut $end
$var reg 1 # i_sl_x $end
$var reg 8 $ o_slv_shift[7:0] $end
$var reg 8 % shift_reg[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b00000001 "
0#
b00000001 $
b00000001 %
#10000000
1!
1#
b00000010 %
#20000000
0!
b00000010 "
0#
b00000010 $
#30000000
1!
1#
b00000100 %
#40000000
0!
b00000100 "
0#
b00000100 $
#50000000
1!
1#
b00001000 %
#60000000
0!
b00001000 "
0#
b00001000 $
#70000000
1!
1#
b00010000 %
#80000000
0!
b00010000 "
0#
b00010000 $
#90000000
1!
1#
b00100000 %
#100000000
0!
b00100000 "
0#
b00100000 $
#110000000
1!
1#
b01000000 %
#120000000
0!
b01000000 "
0#
b01000000 $
#130000000
1!
1#
b10000000 %
#140000000
0!
b10000000 "
0#
b10000000 $
#150000000
1!
1#
b00000001 %
#160000000
0!
b00000001 "
0#
b00000001 $
#170000000
1!
1#
b00000010 %
#180000000
0!
b00000010 "
0#
b00000010 $
#190000000
1!
1#
b00000100 %
#200000000
0!
b00000100 "
0#
b00000100 $
