

================================================================
== Vivado HLS Report for 'relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s'
================================================================
* Date:           Tue Oct 25 22:21:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.918|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    204|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    204|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1494_1_fu_86_p2      |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln1494_2_fu_110_p2     |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln1494_3_fu_134_p2     |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln1494_fu_62_p2        |   icmp   |      0|  0|  29|          64|           1|
    |select_ln1494_34_fu_102_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln1494_35_fu_126_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln1494_36_fu_150_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln1494_fu_78_p3      |  select  |      0|  0|  22|           1|          22|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 204|         260|          92|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<22,3,5,3,0>,relu_config4> | return value |
|ap_return_0    | out |   22| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<22,3,5,3,0>,relu_config4> | return value |
|ap_return_1    | out |   22| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<22,3,5,3,0>,relu_config4> | return value |
|ap_return_2    | out |   22| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<22,3,5,3,0>,relu_config4> | return value |
|ap_return_3    | out |   22| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<22,3,5,3,0>,relu_config4> | return value |
|data_0_V_read  |  in |   64|   ap_none  |                   data_0_V_read                   |    scalar    |
|data_1_V_read  |  in |   64|   ap_none  |                   data_1_V_read                   |    scalar    |
|data_2_V_read  |  in |   64|   ap_none  |                   data_2_V_read                   |    scalar    |
|data_3_V_read  |  in |   64|   ap_none  |                   data_3_V_read                   |    scalar    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

