cd /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim
# reading modelsim.ini
do filter_test_tb.tcl
# write transcript BP_filter_transcript
