<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=5137" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2012-03-31T08:14:07-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=5137</id>
<entry>
<author><name><![CDATA[tokumaru]]></name></author>
<updated>2012-03-31T08:14:07-07:00</updated>
<published>2012-03-31T08:14:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=92010#p92010</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=92010#p92010"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=92010#p92010"><![CDATA[
Or program the same data repeatedly until it fills the chip so that the upper bits of the address won't matter. If you're not making a permanent cart (i.e. it's a devcart and you want to be able to run 256KB games as well as 128KB ones without hardware modifications), this is the better option.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=95">tokumaru</a> — Sat Mar 31, 2012 8:14 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2012-03-30T17:45:09-07:00</updated>
<published>2012-03-30T17:45:09-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91994#p91994</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91994#p91994"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91994#p91994"><![CDATA[
<div class="quotetitle">krzysiobal wrote:</div><div class="quotecontent"><br />What if you burn for example a PRG ROM that is 128KB of size<br />and the prg_addr_in(14) would be '1'?<br />It will make the cpu read at the place that it is not programmed.<br /></div><br />Ground unused upper address bits when soldering the memory to the board.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Fri Mar 30, 2012 5:45 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[krzysiobal]]></name></author>
<updated>2012-03-30T17:21:20-07:00</updated>
<published>2012-03-30T17:21:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91993#p91993</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91993#p91993"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91993#p91993"><![CDATA[
Just minute ago I succesfully ran version of MMC (I had some problems during  last hours).<br />It is basically very similar to yours instead of the one thing that I mentioned.<br /><br />The next difference is that I init the R0 with 01100 and R1,R2,R3 with 00000<br /><br />I am not using variables.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4898">krzysiobal</a> — Fri Mar 30, 2012 5:21 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[krzysiobal]]></name></author>
<updated>2012-03-30T17:01:23-07:00</updated>
<published>2012-03-30T17:01:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91992#p91992</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91992#p91992"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=91992#p91992"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />prg_addr_out(17) &lt;= R3(3) OR prg_addr_in(14);<br />         prg_addr_out(16) &lt;= R3(2) OR prg_addr_in(14);<br />         prg_addr_out(15) &lt;= R3(1) OR prg_addr_in(14);<br />         prg_addr_out(14) &lt;= R3(0) OR prg_addr_in(14);<br /></div><br /><br />What if you burn for example a PRG ROM that is 128KB of size<br />and the prg_addr_in(14) would be '1'?<br />It will make the cpu read at the place that it is not programmed.<br /><br />The quote in MMC1 specification is that it must be the last bank - the last one that is burned on the ROM (or maybe you will be playing with grames with 256KB of PRGROM only?)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4898">krzysiobal</a> — Fri Mar 30, 2012 5:01 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[2600]]></name></author>
<updated>2009-05-07T05:54:20-07:00</updated>
<published>2009-05-07T05:54:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46620#p46620</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46620#p46620"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46620#p46620"><![CDATA[
You know it is kinda interesting that you are having trouble with MMC1 on your board.  The FunkyFlashCart had trouble with MMC1 as well.  I don't think that was ever fixed though.<br /><br />Good luck it will be interesting to see what you find.<br /><br /><br />I'd have to look up more detail of the mapper, but I wonder if you should clear q_s when the count is 5 as well.  I also wonder if checking if count is = to 5 should be in a separate process and synchronize it to M2, but use the opposite M2 polarity of when you clock the data in.  That way there would be a little delay to clock the data in correctly before you transfer it.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3385">2600</a> — Thu May 07, 2009 5:54 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kathaku]]></name></author>
<updated>2009-05-06T09:05:07-07:00</updated>
<published>2009-05-06T09:05:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46587#p46587</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46587#p46587"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46587#p46587"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />we could go back and forth on this forever<br /></div><br /><br />Although I have yet to make this mapper work with my PLD, I have learned enough to know much more clearly what is going on.  I figure the problem is now something that can be solved with some simulation.<br /><br />Thanks to everyone who's helped me out with this - and when it <em>does</em> work, I'll post my working code for all.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3875">kathaku</a> — Wed May 06, 2009 9:05 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2009-05-05T14:17:06-07:00</updated>
<published>2009-05-05T14:17:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46552#p46552</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46552#p46552"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46552#p46552"><![CDATA[
<div class="quotetitle">2600 wrote:</div><div class="quotecontent"><br />I'm not sure why datasheets are not valid as they specifically say when devices can guarantee data to be valid from the CPU.<br /></div><br />I'm not denying that it's most proper to use the falling edge, just pointing out that designs have had success with the rising edge. If data wasn't arriving in time, lots of designs out there wouldn't work, but they do. I don't think the PowerPak has any input delays on the line, but that would be the first thing to check in the constraints file. <br /><br />I really think the datasheets should be taken with a few lumps of salt, they significantly oversimply the internal workings and the timing doesn't necessarily reflect the 2A03's process.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Tue May 05, 2009 2:17 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kathaku]]></name></author>
<updated>2009-05-05T10:45:15-07:00</updated>
<published>2009-05-05T10:45:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46546#p46546</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46546#p46546"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46546#p46546"><![CDATA[
Okay here's a better waveform to look at.  This is what I thought was a write to Reg0.<br /><img src="http://img124.imageshack.us/img124/8845/reg0write.jpg" alt="Image" /><br />So if the data is ready on the rising edge of M2, then D7 is a 1, but if it's on the falling edge of M2, then D7 is a 0.  I thought it would've been the falling edge, because on the rising edge D7 is always 1.<br /><br />I could've made a mistake, when I get home tonight I'll try again.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3875">kathaku</a> — Tue May 05, 2009 10:45 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[2600]]></name></author>
<updated>2009-05-05T10:36:00-07:00</updated>
<published>2009-05-05T10:36:00-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46545#p46545</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46545#p46545"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46545#p46545"><![CDATA[
I'll have to respectfully disagree about data on the rising edge of M2.<br /><br />I'll use these as my sources:<br /><br /><a href="http://www.atarimagazines.com/computeii/issue1/page9.php" class="postlink">http://www.atarimagazines.com/computeii/issue1/page9.php</a><br />Specifically, Figure. 1 and the paragraph below.<br /><br />Datasheets, this one and the other ones on the 6502.org site.<br /><a href="http://6502.org/documents/datasheets/synertek/synertek_hardware_manual.pdf" class="postlink">http://6502.org/documents/datasheets/synertek/synertek_hardware_manual.pdf</a><br /><br />I'm not sure why datasheets are not valid as they specifically say when devices can guarantee data to be valid from the CPU.<br /><br />I hope others could respond as we could go back and forth on this forever.<br /><br /><br /><br /><br />Also, kathaku I wasn't talking about the CPLD not working.  Just not working when the MMC1 load is in it.  Try loading CPLD with the MMC1 code while using a non MMC1 game that doesn't use any kind of mapper chip.  The game should still run correctly, right?[/url][/quote]<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3385">2600</a> — Tue May 05, 2009 10:36 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2009-05-05T10:06:33-07:00</updated>
<published>2009-05-05T10:06:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46544#p46544</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46544#p46544"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46544#p46544"><![CDATA[
The waveform is correct because "/CE" is "M2" NAND A15. It shouldn't be treated as /A15.<br /><br />As for how data is valid at the rising edge of "M2", well the data output latch is enabled throughout "M1", but its tri-state buffer is enabled at "M2" &amp;&amp; /RW (but /RW was predecoded through "M1".) With the propagation of input buffers, data arrives before/at the rising edge. Datasheets won't tell you this, but it can be observed by crosschecking the only accurate 6502 diagram: <!-- m --><a class="postlink" href="http://www.weihenstephan.org/~michaste/pagetable/6502/6502.jpg">http://www.weihenstephan.org/~michaste/ ... 2/6502.jpg</a><!-- m --> with the schematic: <!-- m --><a class="postlink" href="http://www.shiresoft.com/downloads/docs/6502.pdf">http://www.shiresoft.com/downloads/docs/6502.pdf</a><!-- m --> .<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Tue May 05, 2009 10:06 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kathaku]]></name></author>
<updated>2009-05-05T09:04:00-07:00</updated>
<published>2009-05-05T09:04:00-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46543#p46543</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46543#p46543"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46543#p46543"><![CDATA[
None of my buses are bidirectional (thru the PLD, anyway).  Other games (NROM, CNROM, and UNROM) are all working fine with this CPLD software, so I know the CPLD is working.<br /><br />Here's something that's kind of confusing me though, I pulled out a logic analyzer and took a look at the M2, /CE, R/W, D0, D7, A13, and A14 pins.  I managed to track down the Reset write, the Reg3 writes, and the Reg0 writes - at least I think I did.  They're not quite what I expected.  A write kinda looks like this (I'm gonna try to ACII this):<br /><br />M2:   0______1----------------0________<br /><br />/CE:  1----------0____________1---------<br /><br />R/W: 1--0______________________1---<br /><br />And as much as I tried, there is NEVER a rising edge of M2 while /CE is low.  Or, is this waveform just wrong?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3875">kathaku</a> — Tue May 05, 2009 9:04 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[2600]]></name></author>
<updated>2009-05-04T09:03:26-07:00</updated>
<published>2009-05-04T09:03:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46507#p46507</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46507#p46507"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46507#p46507"><![CDATA[
Are any of your bus's bidirectional?<br /><br /><br />As a test, couldn't you use a simple game that doesn't use any mapper chips to at least see if the system is running with this logic in your CPLD.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3385">2600</a> — Mon May 04, 2009 9:03 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kathaku]]></name></author>
<updated>2009-05-04T06:10:32-07:00</updated>
<published>2009-05-04T06:10:32-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46504#p46504</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46504#p46504"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46504#p46504"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />if ((prgrw_in = '0') AND (prgce_in ='0')) then<br /></div><br /><br />You're right, it does make a lot more sense this way - much less prone to mistakes.<br />Unfortunately I don't think I could possibly try anything I haven't before (for the shift register / input process), and with the same black screen for <em>everything</em> it's gotta be something else - I should've at least seen something on the screen once by now.<br />Maybe I've made a mistake on the bankswitching -- possibly the CHR side of things?  I haven't changed that since the original code in the first post.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3875">kathaku</a> — Mon May 04, 2009 6:10 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[2600]]></name></author>
<updated>2009-05-04T04:12:37-07:00</updated>
<published>2009-05-04T04:12:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46501#p46501</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46501#p46501"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46501#p46501"><![CDATA[
<div class="quotetitle">kathaku wrote:</div><div class="quotecontent"><br />Now, IF((prgrw_in OR prgce_in) = '0') logically equates to true if they are both low.  Something like IF((prgrw_in AND prgce_in) = '0') would be true if one or the other, or both, were zero.  In that case, reads or writes would be considered a write to the MMC1, but correct me if I'm wrong - I've been staring at this code so long  it's all blurring together.<br /></div><br /><br />I see what you are saying, but try to avoid writing like that as I'll get it confused.  Now I have to go back and think about what you wrote.<br />You could write<br /><br /> if ((prgrw_in  = '0') AND (prgce_in ='0')) then<br /><br />to avoid confusion.  I think we both will agree that is correct.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3385">2600</a> — Mon May 04, 2009 4:12 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kathaku]]></name></author>
<updated>2009-05-03T22:39:24-07:00</updated>
<published>2009-05-03T22:39:24-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46496#p46496</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46496#p46496"/>
<title type="html"><![CDATA[Emulating MMC1 in VHDL: HELP]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5137&amp;p=46496#p46496"><![CDATA[
My bad, that clk_in'EVENT is a typo.  It is actually m2_in'EVENT.  I would put the IF prgrw_in = '0' first but my compiler can't accept any conditions above an edge condition.<br /><br />Now, IF((prgrw_in OR prgce_in) = '0') logically equates to true if they are both low.  Something like IF((prgrw_in AND prgce_in) = '0') would be true if one or the other, or both, were zero.  In that case, reads or writes would be considered a write to the MMC1, but correct me if I'm wrong - I've been staring at this code so long  it's all blurring together.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3875">kathaku</a> — Sun May 03, 2009 10:39 pm</p><hr />
]]></content>
</entry>
</feed>