Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: cpu_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_checker"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : cpu_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\verilog\cpu_ckecker\cpu_checker.v" into library work
Parsing module <cpu_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_checker>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_checker>.
    Related source file is "D:\verilog\cpu_ckecker\cpu_checker.v".
    Found 32-bit register for signal <cnt>.
    Found 32-bit register for signal <op>.
    Found 1-bit register for signal <format_type>.
    Found 4-bit register for signal <status>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 56                                             |
    | Inputs             | 19                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <cnt[31]_GND_1_o_add_116_OUT> created at line 178.
    Found 32-bit comparator greater for signal <n0034> created at line 126
    Found 8-bit comparator greater for signal <n0062> created at line 177
    Found 8-bit comparator greater for signal <n0064> created at line 177
    Found 8-bit comparator greater for signal <n0067> created at line 177
    Found 8-bit comparator greater for signal <n0069> created at line 177
    Found 32-bit comparator greater for signal <n0074> created at line 179
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 2
# Comparators                                          : 6
 32-bit comparator greater                             : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 12
 32-bit 2-to-1 multiplexer                             : 12
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <op_31> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_30> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_29> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_28> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_27> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_26> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_25> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_24> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_23> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_22> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_21> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_20> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_19> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_18> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_17> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_16> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_15> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_14> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_13> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_12> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_11> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_10> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_9> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_8> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_7> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_6> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_5> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_4> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_3> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_2> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_1> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 6
 32-bit comparator greater                             : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 12
 32-bit 2-to-1 multiplexer                             : 12
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <op_31> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_30> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_29> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_28> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_27> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_26> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_25> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_24> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_23> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_22> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_21> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_20> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_19> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_18> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_17> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_16> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_15> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_14> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_13> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_12> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_11> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_10> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_9> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_8> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_7> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_6> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_5> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_4> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_3> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_2> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_1> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <status[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------

Optimizing unit <cpu_checker> ...
WARNING:Xst:1293 - FF/Latch <cnt_31> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_30> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_29> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_28> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_27> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_26> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_25> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_24> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_23> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_22> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_21> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_20> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_19> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_18> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_17> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_16> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_15> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_14> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_13> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_12> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_11> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_10> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_9> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_8> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_7> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_6> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_5> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_4> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_checker, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 121
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 3
#      LUT2                        : 5
#      LUT3                        : 8
#      LUT4                        : 9
#      LUT5                        : 19
#      LUT6                        : 41
#      MUXCY                       : 24
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 5
# FlipFlops/Latches                : 10
#      FDE                         : 1
#      FDR                         : 4
#      FDRE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 9
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              10  out of  126800     0%  
 Number of Slice LUTs:                   87  out of  63400     0%  
    Number used as Logic:                87  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     87
   Number with an unused Flip Flop:      77  out of     87    88%  
   Number with an unused LUT:             0  out of     87     0%  
   Number of fully used LUT-FF pairs:    10  out of     87    11%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    210     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.562ns (Maximum Frequency: 219.217MHz)
   Minimum input arrival time before clock: 4.738ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.562ns (frequency: 219.217MHz)
  Total number of paths / destination ports: 4328 / 20
-------------------------------------------------------------------------
Delay:               4.562ns (Levels of Logic = 16)
  Source:            cnt_0 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_0 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.361   0.289  cnt_0 (cnt_0)
     INV:I->O              1   0.113   0.000  Madd_cnt[31]_GND_1_o_add_116_OUT_lut<0>_INV_0 (Madd_cnt[31]_GND_1_o_add_116_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_cnt[31]_GND_1_o_add_116_OUT_cy<0> (Madd_cnt[31]_GND_1_o_add_116_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_cnt[31]_GND_1_o_add_116_OUT_cy<1> (Madd_cnt[31]_GND_1_o_add_116_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_cnt[31]_GND_1_o_add_116_OUT_cy<2> (Madd_cnt[31]_GND_1_o_add_116_OUT_cy<2>)
     XORCY:CI->O           5   0.370   0.530  Madd_cnt[31]_GND_1_o_add_116_OUT_xor<3> (cnt[31]_GND_1_o_add_116_OUT<3>)
     LUT5:I2->O            1   0.097   0.000  Mcompar_n0074_lut<0> (Mcompar_n0074_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_n0074_cy<0> (Mcompar_n0074_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0074_cy<1> (Mcompar_n0074_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0074_cy<2> (Mcompar_n0074_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0074_cy<3> (Mcompar_n0074_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0074_cy<4> (Mcompar_n0074_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0074_cy<5> (Mcompar_n0074_cy<5>)
     MUXCY:CI->O           6   0.023   0.318  Mcompar_n0074_cy<6> (Mcompar_n0074_cy<6>)
     LUT6:I5->O            1   0.097   0.379  status_FSM_FFd4-In10 (status_FSM_FFd4-In11)
     LUT5:I3->O            6   0.097   0.534  status_FSM_FFd4-In11 (status_FSM_FFd4-In)
     LUT6:I3->O            4   0.097   0.293  _n0299_inv18 (_n0299_inv1)
     FDRE:CE                   0.095          cnt_0
    ----------------------------------------
    Total                      4.562ns (2.217ns logic, 2.345ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9820 / 25
-------------------------------------------------------------------------
Offset:              4.738ns (Levels of Logic = 8)
  Source:            char<5> (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: char<5> to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.607  char_5_IBUF (char_5_IBUF)
     LUT4:I0->O           11   0.097   0.342  char[7]_GND_1_o_equal_103_o<7>11 (char[7]_GND_1_o_equal_103_o<7>1)
     LUT5:I4->O            3   0.097   0.693  char[7]_GND_1_o_equal_43_o<7>1 (char[7]_GND_1_o_equal_43_o)
     LUT5:I0->O            1   0.097   0.693  status_FSM_FFd2-In1 (status_FSM_FFd2-In1)
     LUT6:I0->O            1   0.097   0.000  status_FSM_FFd2-In2_lut1 (status_FSM_FFd2-In2_lut1)
     MUXCY:S->O            4   0.353   0.309  status_FSM_FFd2-In2_cy1 (status_FSM_FFd2-In2)
     LUT5:I4->O            2   0.097   0.515  status_FSM_FFd2-In4_SW1 (N17)
     LUT5:I2->O            4   0.097   0.293  Reset_OR_DriverANDClockEnable311 (Reset_OR_DriverANDClockEnable31)
     FDRE:R                    0.349          cnt_0
    ----------------------------------------
    Total                      4.738ns (1.285ns logic, 3.453ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            format_type (FF)
  Destination:       format_type (PAD)
  Source Clock:      clk rising

  Data Path: format_type to format_type
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  format_type (format_type_OBUF)
     OBUF:I->O                 0.000          format_type_OBUF (format_type)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.562|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.77 secs
 
--> 

Total memory usage is 4626936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :    0 (   0 filtered)

