<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>RVV benchmark XiangShanV3</title>
	<link rel="stylesheet" href="../base.css">
	<script type="text/javascript" src="../base.js"></script>
</head>
<body class="base">

<header><h1>RVV benchmark XiangShanV3 (Kuminghu)</h1></header>


<p>
<a href="https://github.com/OpenXiangShan/XiangShan">XiangShanV3</a> also called Kuminghu, is the third generation of the OpenXiangShan open-source RISC-V processor project. It's a high performance super scalar out-of-order core that targets performance comparable to the ARM Neoverse N2 processors, and a 45@3GHz SPECInt2006 score.
See the latest <a href="https://xiangshan-doc.readthedocs.io/zh-cn/latest/tutorials/asplos24/">tutorials page</a> on the documentation website, for slides including more architectural details.
Also be sure to check out the source code, hint <a href="https://github.com/OpenXiangShan/XiangShan/blob/master/src/main/scala/xiangshan/Parameters.scala">Parameters.scalar</a> gives a good high level overview of the core.
<br>
Kuminghu introduced RVV support to XiangShan, it is still work in progress and further optimizations and fixes are expected.
<br>
All measurements were done on rtl simulation of the master branch from 2024-07-13.
</p>

<ul>
	<li><a href="../index.html">Return to parent page</a></li>
</ul>


<p>Based on <a href="https://github.com/camel-cdr/rvv-bench/commit/72b0b9223d5d5850771e5bc67b9feedb04603531">this commit</a>, see <a href="https://github.com/camel-cdr/rvv-bench/wiki/Build-instructions-%E2%80%90-XiangShan">wiki page</a> for build instructions.</p>

<h2>Benchmarks</h2>

<ul>
	<li><a href="memcpy.html">memcpy</a></li>
	<li><a href="memset.html">memset</a></li>
	<li><a href="strlen.html">strlen</a></li>
	<li><a href="utf8_count.html">utf8 count</a></li>
	<li><a href="mergelines.html">merge escaped lines</a></li>
	<li><a href="mandelbrot.html">mandelbrot</a></li>
	<li><a href="byteswap.html">reverse byte order of 32 bit elements</a></li>
	<li><a href="LUT4.html">4-bit lookup table</a></li>
	<li><a href="ascii_to_utf16.html">ascii to utf16 (zero extend 1->2 bytes)</a></li>
	<li><a href="ascii_to_utf32.html">ascii to utf32 (zero extend 1->4 bytes)</a></li>
	<!--li><a href="chacha20.html">chacha20</a></li-->
	<li><a href="poly1305.html">poly1305</a></li>
</ul>

</body>
</html>
