

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_191_13'
================================================================
* Date:           Mon May 13 18:48:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.666 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_191_13  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    567|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     443|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     443|    603|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln191_fu_824_p2     |         +|   0|  0|  14|           9|           5|
    |add_ln193_1_fu_857_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln193_2_fu_871_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln193_3_fu_885_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln193_4_fu_955_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln193_5_fu_969_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln193_6_fu_983_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln193_7_fu_997_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln193_fu_843_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln194_1_fu_913_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln194_2_fu_927_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln194_3_fu_941_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln194_4_fu_1011_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln194_5_fu_1025_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln194_6_fu_1039_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln194_7_fu_1053_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln194_fu_899_p2     |         +|   0|  0|  33|          26|          26|
    |icmp_ln191_fu_818_p2    |      icmp|   0|  0|  14|           9|           9|
    |or_ln191_fu_812_p2      |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 567|         444|         436|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_11             |   9|          2|    9|         18|
    |i_fu_130                          |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   20|         40|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln193_1_reg_1255               |  26|   0|   26|          0|
    |add_ln193_2_reg_1260               |  26|   0|   26|          0|
    |add_ln193_3_reg_1265               |  26|   0|   26|          0|
    |add_ln193_4_reg_1290               |  26|   0|   26|          0|
    |add_ln193_5_reg_1295               |  26|   0|   26|          0|
    |add_ln193_6_reg_1300               |  26|   0|   26|          0|
    |add_ln193_7_reg_1305               |  26|   0|   26|          0|
    |add_ln193_reg_1250                 |  26|   0|   26|          0|
    |add_ln194_1_reg_1275               |  26|   0|   26|          0|
    |add_ln194_2_reg_1280               |  26|   0|   26|          0|
    |add_ln194_3_reg_1285               |  26|   0|   26|          0|
    |add_ln194_4_reg_1310               |  26|   0|   26|          0|
    |add_ln194_5_reg_1315               |  26|   0|   26|          0|
    |add_ln194_6_reg_1320               |  26|   0|   26|          0|
    |add_ln194_7_reg_1325               |  26|   0|   26|          0|
    |add_ln194_reg_1270                 |  26|   0|   26|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_fu_130                           |   9|   0|    9|          0|
    |icmp_ln191_reg_1166                |   1|   0|    1|          0|
    |icmp_ln191_reg_1166_pp0_iter1_reg  |   1|   0|    1|          0|
    |zext_ln191_reg_1066                |   5|   0|   64|         59|
    |zext_ln191_reg_1066_pp0_iter1_reg  |   5|   0|   64|         59|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 443|   0|  561|        118|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_191_13|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_191_13|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_191_13|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_191_13|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_191_13|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_191_13|  return value|
|arr_2_I_address0     |  out|    5|   ap_memory|                              arr_2_I|         array|
|arr_2_I_ce0          |  out|    1|   ap_memory|                              arr_2_I|         array|
|arr_2_I_q0           |   in|   25|   ap_memory|                              arr_2_I|         array|
|arr_2_I_1_address0   |  out|    5|   ap_memory|                            arr_2_I_1|         array|
|arr_2_I_1_ce0        |  out|    1|   ap_memory|                            arr_2_I_1|         array|
|arr_2_I_1_q0         |   in|   25|   ap_memory|                            arr_2_I_1|         array|
|arr_3_I_address0     |  out|    5|   ap_memory|                              arr_3_I|         array|
|arr_3_I_ce0          |  out|    1|   ap_memory|                              arr_3_I|         array|
|arr_3_I_we0          |  out|    1|   ap_memory|                              arr_3_I|         array|
|arr_3_I_d0           |  out|   26|   ap_memory|                              arr_3_I|         array|
|arr_2_Q_address0     |  out|    5|   ap_memory|                              arr_2_Q|         array|
|arr_2_Q_ce0          |  out|    1|   ap_memory|                              arr_2_Q|         array|
|arr_2_Q_q0           |   in|   25|   ap_memory|                              arr_2_Q|         array|
|arr_2_Q_1_address0   |  out|    5|   ap_memory|                            arr_2_Q_1|         array|
|arr_2_Q_1_ce0        |  out|    1|   ap_memory|                            arr_2_Q_1|         array|
|arr_2_Q_1_q0         |   in|   25|   ap_memory|                            arr_2_Q_1|         array|
|arr_3_Q_address0     |  out|    5|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_ce0          |  out|    1|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_we0          |  out|    1|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_d0           |  out|   26|   ap_memory|                              arr_3_Q|         array|
|arr_2_I_2_address0   |  out|    5|   ap_memory|                            arr_2_I_2|         array|
|arr_2_I_2_ce0        |  out|    1|   ap_memory|                            arr_2_I_2|         array|
|arr_2_I_2_q0         |   in|   25|   ap_memory|                            arr_2_I_2|         array|
|arr_2_I_3_address0   |  out|    5|   ap_memory|                            arr_2_I_3|         array|
|arr_2_I_3_ce0        |  out|    1|   ap_memory|                            arr_2_I_3|         array|
|arr_2_I_3_q0         |   in|   25|   ap_memory|                            arr_2_I_3|         array|
|arr_3_I_1_address0   |  out|    5|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_ce0        |  out|    1|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_we0        |  out|    1|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_d0         |  out|   26|   ap_memory|                            arr_3_I_1|         array|
|arr_2_Q_2_address0   |  out|    5|   ap_memory|                            arr_2_Q_2|         array|
|arr_2_Q_2_ce0        |  out|    1|   ap_memory|                            arr_2_Q_2|         array|
|arr_2_Q_2_q0         |   in|   25|   ap_memory|                            arr_2_Q_2|         array|
|arr_2_Q_3_address0   |  out|    5|   ap_memory|                            arr_2_Q_3|         array|
|arr_2_Q_3_ce0        |  out|    1|   ap_memory|                            arr_2_Q_3|         array|
|arr_2_Q_3_q0         |   in|   25|   ap_memory|                            arr_2_Q_3|         array|
|arr_3_Q_1_address0   |  out|    5|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_ce0        |  out|    1|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_we0        |  out|    1|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_d0         |  out|   26|   ap_memory|                            arr_3_Q_1|         array|
|arr_2_I_4_address0   |  out|    5|   ap_memory|                            arr_2_I_4|         array|
|arr_2_I_4_ce0        |  out|    1|   ap_memory|                            arr_2_I_4|         array|
|arr_2_I_4_q0         |   in|   25|   ap_memory|                            arr_2_I_4|         array|
|arr_2_I_5_address0   |  out|    5|   ap_memory|                            arr_2_I_5|         array|
|arr_2_I_5_ce0        |  out|    1|   ap_memory|                            arr_2_I_5|         array|
|arr_2_I_5_q0         |   in|   25|   ap_memory|                            arr_2_I_5|         array|
|arr_3_I_2_address0   |  out|    5|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_ce0        |  out|    1|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_we0        |  out|    1|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_d0         |  out|   26|   ap_memory|                            arr_3_I_2|         array|
|arr_2_Q_4_address0   |  out|    5|   ap_memory|                            arr_2_Q_4|         array|
|arr_2_Q_4_ce0        |  out|    1|   ap_memory|                            arr_2_Q_4|         array|
|arr_2_Q_4_q0         |   in|   25|   ap_memory|                            arr_2_Q_4|         array|
|arr_2_Q_5_address0   |  out|    5|   ap_memory|                            arr_2_Q_5|         array|
|arr_2_Q_5_ce0        |  out|    1|   ap_memory|                            arr_2_Q_5|         array|
|arr_2_Q_5_q0         |   in|   25|   ap_memory|                            arr_2_Q_5|         array|
|arr_3_Q_2_address0   |  out|    5|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_ce0        |  out|    1|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_we0        |  out|    1|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_d0         |  out|   26|   ap_memory|                            arr_3_Q_2|         array|
|arr_2_I_6_address0   |  out|    5|   ap_memory|                            arr_2_I_6|         array|
|arr_2_I_6_ce0        |  out|    1|   ap_memory|                            arr_2_I_6|         array|
|arr_2_I_6_q0         |   in|   25|   ap_memory|                            arr_2_I_6|         array|
|arr_2_I_7_address0   |  out|    5|   ap_memory|                            arr_2_I_7|         array|
|arr_2_I_7_ce0        |  out|    1|   ap_memory|                            arr_2_I_7|         array|
|arr_2_I_7_q0         |   in|   25|   ap_memory|                            arr_2_I_7|         array|
|arr_3_I_3_address0   |  out|    5|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_ce0        |  out|    1|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_we0        |  out|    1|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_d0         |  out|   26|   ap_memory|                            arr_3_I_3|         array|
|arr_2_Q_6_address0   |  out|    5|   ap_memory|                            arr_2_Q_6|         array|
|arr_2_Q_6_ce0        |  out|    1|   ap_memory|                            arr_2_Q_6|         array|
|arr_2_Q_6_q0         |   in|   25|   ap_memory|                            arr_2_Q_6|         array|
|arr_2_Q_7_address0   |  out|    5|   ap_memory|                            arr_2_Q_7|         array|
|arr_2_Q_7_ce0        |  out|    1|   ap_memory|                            arr_2_Q_7|         array|
|arr_2_Q_7_q0         |   in|   25|   ap_memory|                            arr_2_Q_7|         array|
|arr_3_Q_3_address0   |  out|    5|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_ce0        |  out|    1|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_we0        |  out|    1|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_d0         |  out|   26|   ap_memory|                            arr_3_Q_3|         array|
|arr_2_I_8_address0   |  out|    5|   ap_memory|                            arr_2_I_8|         array|
|arr_2_I_8_ce0        |  out|    1|   ap_memory|                            arr_2_I_8|         array|
|arr_2_I_8_q0         |   in|   25|   ap_memory|                            arr_2_I_8|         array|
|arr_2_I_9_address0   |  out|    5|   ap_memory|                            arr_2_I_9|         array|
|arr_2_I_9_ce0        |  out|    1|   ap_memory|                            arr_2_I_9|         array|
|arr_2_I_9_q0         |   in|   25|   ap_memory|                            arr_2_I_9|         array|
|arr_3_I_4_address0   |  out|    5|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_ce0        |  out|    1|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_we0        |  out|    1|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_d0         |  out|   26|   ap_memory|                            arr_3_I_4|         array|
|arr_2_Q_8_address0   |  out|    5|   ap_memory|                            arr_2_Q_8|         array|
|arr_2_Q_8_ce0        |  out|    1|   ap_memory|                            arr_2_Q_8|         array|
|arr_2_Q_8_q0         |   in|   25|   ap_memory|                            arr_2_Q_8|         array|
|arr_2_Q_9_address0   |  out|    5|   ap_memory|                            arr_2_Q_9|         array|
|arr_2_Q_9_ce0        |  out|    1|   ap_memory|                            arr_2_Q_9|         array|
|arr_2_Q_9_q0         |   in|   25|   ap_memory|                            arr_2_Q_9|         array|
|arr_3_Q_4_address0   |  out|    5|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_ce0        |  out|    1|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_we0        |  out|    1|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_d0         |  out|   26|   ap_memory|                            arr_3_Q_4|         array|
|arr_2_I_10_address0  |  out|    5|   ap_memory|                           arr_2_I_10|         array|
|arr_2_I_10_ce0       |  out|    1|   ap_memory|                           arr_2_I_10|         array|
|arr_2_I_10_q0        |   in|   25|   ap_memory|                           arr_2_I_10|         array|
|arr_2_I_11_address0  |  out|    5|   ap_memory|                           arr_2_I_11|         array|
|arr_2_I_11_ce0       |  out|    1|   ap_memory|                           arr_2_I_11|         array|
|arr_2_I_11_q0        |   in|   25|   ap_memory|                           arr_2_I_11|         array|
|arr_3_I_5_address0   |  out|    5|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_ce0        |  out|    1|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_we0        |  out|    1|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_d0         |  out|   26|   ap_memory|                            arr_3_I_5|         array|
|arr_2_Q_10_address0  |  out|    5|   ap_memory|                           arr_2_Q_10|         array|
|arr_2_Q_10_ce0       |  out|    1|   ap_memory|                           arr_2_Q_10|         array|
|arr_2_Q_10_q0        |   in|   25|   ap_memory|                           arr_2_Q_10|         array|
|arr_2_Q_11_address0  |  out|    5|   ap_memory|                           arr_2_Q_11|         array|
|arr_2_Q_11_ce0       |  out|    1|   ap_memory|                           arr_2_Q_11|         array|
|arr_2_Q_11_q0        |   in|   25|   ap_memory|                           arr_2_Q_11|         array|
|arr_3_Q_5_address0   |  out|    5|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_ce0        |  out|    1|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_we0        |  out|    1|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_d0         |  out|   26|   ap_memory|                            arr_3_Q_5|         array|
|arr_2_I_12_address0  |  out|    5|   ap_memory|                           arr_2_I_12|         array|
|arr_2_I_12_ce0       |  out|    1|   ap_memory|                           arr_2_I_12|         array|
|arr_2_I_12_q0        |   in|   25|   ap_memory|                           arr_2_I_12|         array|
|arr_2_I_13_address0  |  out|    5|   ap_memory|                           arr_2_I_13|         array|
|arr_2_I_13_ce0       |  out|    1|   ap_memory|                           arr_2_I_13|         array|
|arr_2_I_13_q0        |   in|   25|   ap_memory|                           arr_2_I_13|         array|
|arr_3_I_6_address0   |  out|    5|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_ce0        |  out|    1|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_we0        |  out|    1|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_d0         |  out|   26|   ap_memory|                            arr_3_I_6|         array|
|arr_2_Q_12_address0  |  out|    5|   ap_memory|                           arr_2_Q_12|         array|
|arr_2_Q_12_ce0       |  out|    1|   ap_memory|                           arr_2_Q_12|         array|
|arr_2_Q_12_q0        |   in|   25|   ap_memory|                           arr_2_Q_12|         array|
|arr_2_Q_13_address0  |  out|    5|   ap_memory|                           arr_2_Q_13|         array|
|arr_2_Q_13_ce0       |  out|    1|   ap_memory|                           arr_2_Q_13|         array|
|arr_2_Q_13_q0        |   in|   25|   ap_memory|                           arr_2_Q_13|         array|
|arr_3_Q_6_address0   |  out|    5|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_ce0        |  out|    1|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_we0        |  out|    1|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_d0         |  out|   26|   ap_memory|                            arr_3_Q_6|         array|
|arr_2_I_14_address0  |  out|    5|   ap_memory|                           arr_2_I_14|         array|
|arr_2_I_14_ce0       |  out|    1|   ap_memory|                           arr_2_I_14|         array|
|arr_2_I_14_q0        |   in|   25|   ap_memory|                           arr_2_I_14|         array|
|arr_2_I_15_address0  |  out|    5|   ap_memory|                           arr_2_I_15|         array|
|arr_2_I_15_ce0       |  out|    1|   ap_memory|                           arr_2_I_15|         array|
|arr_2_I_15_q0        |   in|   25|   ap_memory|                           arr_2_I_15|         array|
|arr_3_I_7_address0   |  out|    5|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_ce0        |  out|    1|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_we0        |  out|    1|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_d0         |  out|   26|   ap_memory|                            arr_3_I_7|         array|
|arr_2_Q_14_address0  |  out|    5|   ap_memory|                           arr_2_Q_14|         array|
|arr_2_Q_14_ce0       |  out|    1|   ap_memory|                           arr_2_Q_14|         array|
|arr_2_Q_14_q0        |   in|   25|   ap_memory|                           arr_2_Q_14|         array|
|arr_2_Q_15_address0  |  out|    5|   ap_memory|                           arr_2_Q_15|         array|
|arr_2_Q_15_ce0       |  out|    1|   ap_memory|                           arr_2_Q_15|         array|
|arr_2_Q_15_q0        |   in|   25|   ap_memory|                           arr_2_Q_15|         array|
|arr_3_Q_7_address0   |  out|    5|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_ce0        |  out|    1|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_we0        |  out|    1|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_d0         |  out|   26|   ap_memory|                            arr_3_Q_7|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

