src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: ABORT_RETRY_TIME is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: BENCHMARK_CONTAINS_MEMBAR is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIMETRACE_ENABLED is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERADDR_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERPC_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_LENGTH is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_SIZE is not set in configuration file.
Ruby Timing Mode
  Debug: Adding to filter: 'l' (SLICC)
  Debug: Adding to filter: 'q' (Queue)
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 00:57:33, Nov 25 2014
RUBY_DEBUG: true
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_L2ExpireTriggerQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/filter/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=14):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=40  C=653):  CPU halted after 653 cycles
src/trace_read.cc:1447: (I=40  C=653):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=17884):  DMA Done Activating 2
src/core.cc:425: (I=40  C=17884):  DMA halted after 17231 cycles
src/trace_read.cc:1447: (I=40  C=636301):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=637977):  ACC 2 halted after 620093 cycles
src/trace_read.cc:1447: (I=40  C=637979):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=646509):  DMA Done Activating 2
src/core.cc:425: (I=40  C=646509):  DMA halted after 8532 cycles
src/trace_read.cc:1447: (I=40  C=934197):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=935863):  ACC 2 halted after 289355 cycles
src/trace_read.cc:1447: (I=40  C=935864):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=943472):  DMA Done Activating 2
src/core.cc:425: (I=40  C=943472):  DMA halted after 7609 cycles
src/trace_read.cc:1447: (I=40  C=1344164):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=1344774):  ACC 2 halted after 401303 cycles
src/trace_read.cc:1447: (I=40  C=1344778):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=1351099):  DMA Done Activating 2
src/core.cc:425: (I=40  C=1351099):  DMA halted after 6325 cycles
src/trace_read.cc:1447: (I=40  C=2039130):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=2039881):  ACC 2 halted after 688783 cycles
src/trace_read.cc:1447: (I=40  C=2039882):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=2045986):  DMA Done Activating 2
src/core.cc:425: (I=40  C=2045986):  DMA halted after 6105 cycles
src/trace_read.cc:1447: (I=40  C=2862388):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=2863167):  ACC 2 halted after 817182 cycles
src/trace_read.cc:1447: (I=40  C=2863168):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=2869473):  DMA Done Activating 2
src/core.cc:425: (I=40  C=2869473):  DMA halted after 6306 cycles
src/trace_read.cc:1447: (I=40  C=3678927):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=3679646):  ACC 2 halted after 810174 cycles
src/trace_read.cc:1447: (I=40  C=3679647):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=3685728):  DMA Done Activating 2
src/core.cc:425: (I=40  C=3685728):  DMA halted after 6082 cycles
src/trace_read.cc:1447: (I=40  C=4485583):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=4486330):  ACC 2 halted after 800603 cycles
src/trace_read.cc:1447: (I=40  C=4486334):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=4498509):  DMA Done Activating 2
src/core.cc:425: (I=40  C=4498509):  DMA halted after 12179 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:5206245     seconds:534   -- 0.19 IPC (0.19 IPC) -- 0.00 KIPS (1.87 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:5206245     seconds:534   -- 0.19 IPC (0.19 IPC) -- 0.00 KIPS (1.87 KIPS)
src/trace_read.cc:1447: (I=40  C=5386831):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=5387807):  ACC 2 halted after 889299 cycles
src/trace_read.cc:1447: (I=40  C=5387812):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=5395847):  DMA Done Activating 2
src/core.cc:425: (I=40  C=5395847):  DMA halted after 8040 cycles
src/trace_read.cc:1447: (I=40  C=6048928):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=6050718):  ACC 2 halted after 654872 cycles
src/trace_read.cc:1447: (I=40  C=6050722):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=6060327):  DMA Done Activating 2
src/core.cc:425: (I=40  C=6060327):  DMA halted after 9609 cycles
src/trace_read.cc:1447: (I=40  C=6529625):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=6530192):  ACC 2 halted after 469866 cycles
src/trace_read.cc:1447: (I=40  C=6530196):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=6538512):  DMA Done Activating 2
src/core.cc:425: (I=40  C=6538512):  DMA halted after 8320 cycles
src/trace_read.cc:1447: (I=40  C=7299531):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=7300249):  ACC 2 halted after 761738 cycles
src/trace_read.cc:1447: (I=40  C=7300253):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=7307401):  DMA Done Activating 2
src/core.cc:425: (I=40  C=7307401):  DMA halted after 7152 cycles
src/trace_read.cc:1447: (I=40  C=8088221):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=8089001):  ACC 2 halted after 781601 cycles
src/trace_read.cc:1447: (I=40  C=8089005):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=8096126):  DMA Done Activating 2
src/core.cc:425: (I=40  C=8096126):  DMA halted after 7125 cycles
src/trace_read.cc:1447: (I=40  C=8875873):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=8876595):  ACC 2 halted after 780470 cycles
src/trace_read.cc:1447: (I=40  C=8876599):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=8883724):  DMA Done Activating 2
src/core.cc:425: (I=40  C=8883724):  DMA halted after 7129 cycles
src/trace_read.cc:1447: (I=40  C=9661142):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=9661863):  ACC 2 halted after 778140 cycles
src/trace_read.cc:1447: (I=40  C=9661868):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=9668874):  DMA Done Activating 2
src/core.cc:425: (I=40  C=9668874):  DMA halted after 7011 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:10561510    seconds:1083  -- 0.19 IPC (0.19 IPC) -- 1.82 KIPS (1.85 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:10561510    seconds:1083  -- 0.19 IPC (0.19 IPC) -- 1.82 KIPS (1.85 KIPS)
src/trace_read.cc:1447: (I=40  C=10589756):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=10590705):  ACC 2 halted after 921832 cycles
src/trace_read.cc:1447: (I=40  C=10590706):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=10597470):  DMA Done Activating 2
src/core.cc:425: (I=40  C=10597470):  DMA halted after 6765 cycles
src/trace_read.cc:1447: (I=40  C=11130520):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=11131070):  ACC 2 halted after 533601 cycles
src/trace_read.cc:1447: (I=40  C=11131071):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=11138301):  DMA Done Activating 2
src/core.cc:425: (I=40  C=11138301):  DMA halted after 7231 cycles
src/trace_read.cc:1447: (I=40  C=11785710):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=11786224):  ACC 2 halted after 647924 cycles
src/trace_read.cc:1447: (I=40  C=11786228):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=11792766):  DMA Done Activating 2
src/core.cc:425: (I=40  C=11792766):  DMA halted after 6542 cycles
src/trace_read.cc:1447: (I=40  C=12572741):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=12573460):  ACC 2 halted after 780695 cycles
src/trace_read.cc:1447: (I=40  C=12573464):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=12580213):  DMA Done Activating 2
src/core.cc:425: (I=40  C=12580213):  DMA halted after 6753 cycles
src/trace_read.cc:1447: (I=40  C=13612669):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=13613390):  ACC 2 halted after 1033178 cycles
src/trace_read.cc:1447: (I=40  C=13613394):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=13620421):  DMA Done Activating 2
src/core.cc:425: (I=40  C=13620421):  DMA halted after 7031 cycles
src/trace_read.cc:1447: (I=40  C=14570070):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=14570788):  ACC 2 halted after 950368 cycles
src/trace_read.cc:1447: (I=40  C=14570792):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=14578000):  DMA Done Activating 2
src/core.cc:425: (I=40  C=14578000):  DMA halted after 7212 cycles
src/trace_read.cc:1447: (I=40  C=15497767):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=15498592):  ACC 2 halted after 920593 cycles
src/trace_read.cc:1447: (I=40  C=15498597):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=15507237):  DMA Done Activating 2
src/core.cc:425: (I=40  C=15507237):  DMA halted after 8645 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:15986877    seconds:1634  -- 0.18 IPC (0.19 IPC) -- 1.81 KIPS (1.84 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:15986877    seconds:1634  -- 0.18 IPC (0.19 IPC) -- 1.81 KIPS (1.84 KIPS)
src/trace_read.cc:1447: (I=40  C=16027958):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=16028615):  ACC 2 halted after 521379 cycles
src/trace_read.cc:1447: (I=40  C=16028619):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=16036796):  DMA Done Activating 2
src/core.cc:425: (I=40  C=16036796):  DMA halted after 8181 cycles
src/trace_read.cc:1447: (I=40  C=16707868):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=16708414):  ACC 2 halted after 671619 cycles
src/trace_read.cc:1447: (I=40  C=16708418):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=16716590):  DMA Done Activating 2
src/core.cc:425: (I=40  C=16716590):  DMA halted after 8176 cycles
src/trace_read.cc:1447: (I=40  C=17616327):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=17617046):  ACC 2 halted after 900457 cycles
src/trace_read.cc:1447: (I=40  C=17617051):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=17624863):  DMA Done Activating 2
src/core.cc:425: (I=40  C=17624863):  DMA halted after 7817 cycles
src/trace_read.cc:1447: (I=40  C=18778288):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=18779035):  ACC 2 halted after 1154173 cycles
src/trace_read.cc:1447: (I=40  C=18779040):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=18786354):  DMA Done Activating 2
src/core.cc:425: (I=40  C=18786354):  DMA halted after 7319 cycles
src/trace_read.cc:1447: (I=40  C=19596870):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=19597020):  ACC 2 halted after 810667 cycles
src/trace_read.cc:1447: (I=40  C=19597025):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=19604489):  DMA Done Activating 2
src/core.cc:425: (I=40  C=19604489):  DMA halted after 7469 cycles
src/trace_read.cc:1447: (I=40  C=20424768):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=20424918):  ACC 2 halted after 820430 cycles
src/trace_read.cc:1447: (I=40  C=20424923):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=20430117):  DMA Done Activating 2
src/core.cc:425: (I=40  C=20430117):  DMA halted after 5199 cycles
** Heartbeat for core[2]:        insts:4000000     cycles:20632722    seconds:2082  -- 0.22 IPC (0.19 IPC) -- 2.23 KIPS (1.92 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:4000000     cycles:20632722    seconds:2082  -- 0.22 IPC (0.19 IPC) -- 2.23 KIPS (1.92 KIPS)
src/trace_read.cc:1447: (I=40  C=20923774):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=20923892):  ACC 2 halted after 493776 cycles
src/trace_read.cc:1447: (I=40  C=20923896):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=20928629):  DMA Done Activating 2
src/core.cc:425: (I=40  C=20928629):  DMA halted after 4737 cycles
src/trace_read.cc:1447: (I=40  C=21443280):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=21444180):  ACC 2 halted after 515552 cycles
src/trace_read.cc:1447: (I=40  C=21444184):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=21449868):  DMA Done Activating 2
src/core.cc:425: (I=40  C=21449868):  DMA halted after 5688 cycles
src/trace_read.cc:1447: (I=40  C=22163016):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=22163167):  ACC 2 halted after 713300 cycles
src/trace_read.cc:1447: (I=40  C=22163172):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=22169805):  DMA Done Activating 2
src/core.cc:425: (I=40  C=22169805):  DMA halted after 6638 cycles
src/trace_read.cc:1447: (I=40  C=23094261):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=23094412):  ACC 2 halted after 924608 cycles
src/trace_read.cc:1447: (I=40  C=23094417):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=23103494):  DMA Done Activating 2
src/core.cc:425: (I=40  C=23103494):  DMA halted after 9082 cycles
src/trace_read.cc:1447: (I=40  C=24120931):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=24121197):  ACC 2 halted after 1017704 cycles
src/trace_read.cc:1447: (I=40  C=24121202):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=24129180):  DMA Done Activating 2
src/core.cc:425: (I=40  C=24129180):  DMA halted after 7983 cycles
** Heartbeat for core[2]:        insts:5000000     cycles:24190941    seconds:2399  -- 0.28 IPC (0.21 IPC) -- 3.15 KIPS (2.08 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:5000000     cycles:24190941    seconds:2399  -- 0.28 IPC (0.21 IPC) -- 3.15 KIPS (2.08 KIPS)
src/trace_read.cc:1447: (I=40  C=24772061):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=24772210):  ACC 2 halted after 643031 cycles
src/trace_read.cc:1447: (I=40  C=24772212):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=24777405):  DMA Done Activating 2
src/core.cc:425: (I=40  C=24777405):  DMA halted after 5195 cycles
src/trace_read.cc:1447: (I=40  C=25337194):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=25337347):  ACC 2 halted after 559943 cycles
src/trace_read.cc:1447: (I=40  C=25337351):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=25344228):  DMA Done Activating 2
src/core.cc:425: (I=40  C=25344228):  DMA halted after 6881 cycles
src/trace_read.cc:1447: (I=40  C=26391787):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=26392571):  ACC 2 halted after 1048344 cycles
src/trace_read.cc:1447: (I=40  C=26392576):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=26399106):  DMA Done Activating 2
src/core.cc:425: (I=40  C=26399106):  DMA halted after 6535 cycles
src/trace_read.cc:1447: (I=40  C=27123335):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=27124119):  ACC 2 halted after 725014 cycles
src/trace_read.cc:1447: (I=40  C=27124122):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=27129113):  DMA Done Activating 2
src/core.cc:425: (I=40  C=27129113):  DMA halted after 4994 cycles
src/trace_read.cc:1447: (I=40  C=27604344):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=27605247):  ACC 2 halted after 476135 cycles
src/trace_read.cc:1447: (I=40  C=27605252):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=27611579):  DMA Done Activating 2
src/core.cc:425: (I=40  C=27611579):  DMA halted after 6332 cycles
** Heartbeat for core[2]:        insts:6000000     cycles:27835161    seconds:2723  -- 0.27 IPC (0.22 IPC) -- 3.09 KIPS (2.20 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:6000000     cycles:27835161    seconds:2723  -- 0.27 IPC (0.22 IPC) -- 3.09 KIPS (2.20 KIPS)
src/trace_read.cc:1447: (I=40  C=28679917):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=28680068):  ACC 2 halted after 1068490 cycles
src/trace_read.cc:1447: (I=40  C=28680073):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=28686999):  DMA Done Activating 2
src/core.cc:425: (I=40  C=28686999):  DMA halted after 6931 cycles
src/trace_read.cc:1447: (I=40  C=29561847):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=29561979):  ACC 2 halted after 874981 cycles
src/trace_read.cc:1447: (I=40  C=29561984):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=29566919):  DMA Done Activating 2
src/core.cc:425: (I=40  C=29566919):  DMA halted after 4940 cycles
src/trace_read.cc:1447: (I=40  C=29998367):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=29998521):  ACC 2 halted after 431603 cycles
src/trace_read.cc:1447: (I=40  C=29998525):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=30005264):  DMA Done Activating 2
src/core.cc:425: (I=40  C=30005264):  DMA halted after 6743 cycles
src/trace_read.cc:1447: (I=40  C=30994598):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=30994716):  ACC 2 halted after 989453 cycles
src/trace_read.cc:1447: (I=40  C=30994721):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=31001658):  DMA Done Activating 2
src/core.cc:425: (I=40  C=31001658):  DMA halted after 6942 cycles
** Heartbeat for core[2]:        insts:7000000     cycles:31520599    seconds:3051  -- 0.27 IPC (0.22 IPC) -- 3.05 KIPS (2.29 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:7000000     cycles:31520599    seconds:3051  -- 0.27 IPC (0.22 IPC) -- 3.05 KIPS (2.29 KIPS)
src/trace_read.cc:1447: (I=40  C=31784220):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=31785120):  ACC 2 halted after 783463 cycles
src/trace_read.cc:1447: (I=40  C=31785123):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=31791386):  DMA Done Activating 2
src/core.cc:425: (I=40  C=31791386):  DMA halted after 6266 cycles
src/trace_read.cc:1447: (I=40  C=32348907):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=32349055):  ACC 2 halted after 557670 cycles
src/trace_read.cc:1447: (I=40  C=32349060):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=32355954):  DMA Done Activating 2
src/core.cc:425: (I=40  C=32355954):  DMA halted after 6899 cycles
src/trace_read.cc:1447: (I=40  C=33332672):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=33332819):  ACC 2 halted after 976866 cycles
src/trace_read.cc:1447: (I=40  C=33332820):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=33338207):  DMA Done Activating 2
src/core.cc:425: (I=40  C=33338207):  DMA halted after 5388 cycles
src/trace_read.cc:1447: (I=40  C=33587538):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=33588438):  ACC 2 halted after 250232 cycles
src/trace_read.cc:1447: (I=40  C=33588442):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=33594555):  DMA Done Activating 2
src/core.cc:425: (I=40  C=33594555):  DMA halted after 6117 cycles
src/trace_read.cc:1447: (I=40  C=34387156):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=34387287):  ACC 2 halted after 792733 cycles
src/trace_read.cc:1447: (I=40  C=34387292):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=34394312):  DMA Done Activating 2
src/core.cc:425: (I=40  C=34394312):  DMA halted after 7025 cycles
src/trace_read.cc:1447: (I=40  C=35057330):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=35057478):  ACC 2 halted after 663167 cycles
src/trace_read.cc:1447: (I=40  C=35057481):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=35062770):  DMA Done Activating 2
src/core.cc:425: (I=40  C=35062770):  DMA halted after 5292 cycles
** Heartbeat for core[2]:        insts:8000000     cycles:35155657    seconds:3375  -- 0.28 IPC (0.23 IPC) -- 3.09 KIPS (2.37 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:8000000     cycles:35155657    seconds:3375  -- 0.28 IPC (0.23 IPC) -- 3.09 KIPS (2.37 KIPS)
src/trace_read.cc:1447: (I=40  C=35388336):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=35388489):  ACC 2 halted after 325720 cycles
src/trace_read.cc:1447: (I=40  C=35388493):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=35394854):  DMA Done Activating 2
src/core.cc:425: (I=40  C=35394854):  DMA halted after 6365 cycles
src/trace_read.cc:1447: (I=40  C=36050754):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=36050870):  ACC 2 halted after 656017 cycles
src/trace_read.cc:1447: (I=40  C=36050875):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=36057606):  DMA Done Activating 2
src/core.cc:425: (I=40  C=36057606):  DMA halted after 6736 cycles
src/trace_read.cc:1447: (I=40  C=36529251):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=36529370):  ACC 2 halted after 471765 cycles
src/trace_read.cc:1447: (I=40  C=36529374):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=36537063):  DMA Done Activating 2
src/core.cc:425: (I=40  C=36537063):  DMA halted after 7693 cycles
src/trace_read.cc:1447: (I=40  C=37096447):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=37096597):  ACC 2 halted after 559535 cycles
src/trace_read.cc:1447: (I=40  C=37096602):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=37102967):  DMA Done Activating 2
src/core.cc:425: (I=40  C=37102967):  DMA halted after 6370 cycles
src/trace_read.cc:1447: (I=40  C=37699055):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=37699207):  ACC 2 halted after 596241 cycles
src/trace_read.cc:1447: (I=40  C=37699208):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=37703993):  DMA Done Activating 2
src/core.cc:425: (I=40  C=37703993):  DMA halted after 4786 cycles
src/trace_read.cc:1447: (I=40  C=38010847):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=38010967):  ACC 2 halted after 306975 cycles
src/trace_read.cc:1447: (I=40  C=38010970):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=38017465):  DMA Done Activating 2
src/core.cc:425: (I=40  C=38017465):  DMA halted after 6498 cycles
** Heartbeat for core[2]:        insts:9000000     cycles:38652053    seconds:3687  -- 0.29 IPC (0.23 IPC) -- 3.21 KIPS (2.44 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:9000000     cycles:38652053    seconds:3687  -- 0.29 IPC (0.23 IPC) -- 3.21 KIPS (2.44 KIPS)
src/trace_read.cc:1447: (I=40  C=38695605):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=38695889):  ACC 2 halted after 678425 cycles
src/trace_read.cc:1447: (I=40  C=38695894):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=38701929):  DMA Done Activating 2
src/core.cc:425: (I=40  C=38701929):  DMA halted after 6040 cycles
src/trace_read.cc:1447: (I=40  C=39158588):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39159546):  ACC 2 halted after 457618 cycles
src/trace_read.cc:1447: (I=40  C=39159547):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39163502):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39163502):  DMA halted after 3956 cycles
src/trace_read.cc:1447: (I=40  C=39440403):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39440554):  ACC 2 halted after 277053 cycles
src/trace_read.cc:1447: (I=40  C=39440558):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39446641):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39446641):  DMA halted after 6087 cycles
src/trace_read.cc:1447: (I=40  C=40077088):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=40077238):  ACC 2 halted after 630598 cycles
src/trace_read.cc:1447: (I=40  C=40077243):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=40084072):  DMA Done Activating 2
src/core.cc:425: (I=40  C=40084072):  DMA halted after 6834 cycles
src/trace_read.cc:1447: (I=40  C=40549415):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=40549549):  ACC 2 halted after 465478 cycles
src/trace_read.cc:1447: (I=40  C=40549554):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=40555540):  DMA Done Activating 2
src/core.cc:425: (I=40  C=40555540):  DMA halted after 5991 cycles
src/trace_read.cc:1447: (I=40  C=40824178):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=40824331):  ACC 2 halted after 268792 cycles
src/trace_read.cc:1447: (I=40  C=40824335):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=40832740):  DMA Done Activating 2
src/core.cc:425: (I=40  C=40832740):  DMA halted after 8409 cycles
src/trace_read.cc:1447: (I=40  C=41317422):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=41317546):  ACC 2 halted after 484807 cycles
src/trace_read.cc:1447: (I=40  C=41317551):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=41324124):  DMA Done Activating 2
src/core.cc:425: (I=40  C=41324124):  DMA halted after 6578 cycles
src/trace_read.cc:1447: (I=40  C=41840731):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=41840881):  ACC 2 halted after 516758 cycles
src/trace_read.cc:1447: (I=40  C=41840882):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=41844566):  DMA Done Activating 2
src/core.cc:425: (I=40  C=41844566):  DMA halted after 3685 cycles
** Heartbeat for core[2]:        insts:10000000    cycles:42002645    seconds:3986  -- 0.30 IPC (0.24 IPC) -- 3.34 KIPS (2.51 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:10000000    cycles:42002645    seconds:3986  -- 0.30 IPC (0.24 IPC) -- 3.34 KIPS (2.51 KIPS)
src/trace_read.cc:1447: (I=40  C=42010861):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=42011006):  ACC 2 halted after 166441 cycles
src/trace_read.cc:1447: (I=40  C=42011009):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=42016854):  DMA Done Activating 2
src/core.cc:425: (I=40  C=42016854):  DMA halted after 5848 cycles
src/trace_read.cc:1447: (I=40  C=42572056):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=42572959):  ACC 2 halted after 556106 cycles
src/trace_read.cc:1447: (I=40  C=42572964):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=42579557):  DMA Done Activating 2
src/core.cc:425: (I=40  C=42579557):  DMA halted after 6598 cycles
src/trace_read.cc:1447: (I=40  C=42974866):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=42975940):  ACC 2 halted after 396384 cycles
src/trace_read.cc:1447: (I=40  C=42975944):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=42983167):  DMA Done Activating 2
src/core.cc:425: (I=40  C=42983167):  DMA halted after 7227 cycles
src/trace_read.cc:1447: (I=40  C=43413588):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=43413739):  ACC 2 halted after 430573 cycles
src/trace_read.cc:1447: (I=40  C=43413744):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=43421160):  DMA Done Activating 2
src/core.cc:425: (I=40  C=43421160):  DMA halted after 7421 cycles
src/trace_read.cc:1447: (I=40  C=44262263):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=44262413):  ACC 2 halted after 841254 cycles
src/trace_read.cc:1447: (I=40  C=44262418):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=44268671):  DMA Done Activating 2
src/core.cc:425: (I=40  C=44268671):  DMA halted after 6258 cycles
src/trace_read.cc:1447: (I=40  C=44980027):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=44980320):  ACC 2 halted after 711650 cycles
src/trace_read.cc:1447: (I=40  C=44980325):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=44985332):  DMA Done Activating 2
src/core.cc:425: (I=40  C=44985332):  DMA halted after 5012 cycles
src/trace_read.cc:1447: (I=40  C=45430541):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=45431325):  ACC 2 halted after 445994 cycles
src/trace_read.cc:1447: (I=40  C=45431329):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=45437763):  DMA Done Activating 2
src/core.cc:425: (I=40  C=45437763):  DMA halted after 6438 cycles
** Heartbeat for core[2]:        insts:11000000    cycles:45501842    seconds:4298  -- 0.29 IPC (0.24 IPC) -- 3.21 KIPS (2.56 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:11000000    cycles:45501842    seconds:4298  -- 0.29 IPC (0.24 IPC) -- 3.21 KIPS (2.56 KIPS)
src/trace_read.cc:1447: (I=40  C=46045255):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=46045405):  ACC 2 halted after 607643 cycles
src/trace_read.cc:1447: (I=40  C=46045410):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=46052141):  DMA Done Activating 2
src/core.cc:425: (I=40  C=46052141):  DMA halted after 6736 cycles
src/trace_read.cc:1447: (I=40  C=46962738):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=46962889):  ACC 2 halted after 910749 cycles
src/trace_read.cc:1447: (I=40  C=46962894):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=46969867):  DMA Done Activating 2
src/core.cc:425: (I=40  C=46969867):  DMA halted after 6978 cycles
src/trace_read.cc:1447: (I=40  C=47907734):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=47908018):  ACC 2 halted after 938152 cycles
src/trace_read.cc:1447: (I=40  C=47908023):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=47912913):  DMA Done Activating 2
src/core.cc:425: (I=40  C=47912913):  DMA halted after 4895 cycles
src/trace_read.cc:1447: (I=40  C=48802033):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=48802817):  ACC 2 halted after 889905 cycles
src/trace_read.cc:1447: (I=40  C=48802818):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=48804707):  DMA Done Activating 2
src/core.cc:425: (I=40  C=48804707):  DMA halted after 1890 cycles
src/trace_read.cc:1435: (I=40  C=48881337):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=40  C=48881611):  ACC 2 halted after 76905 cycles
src/trace_read.cc:1447: (I=40  C=48881612):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=48881924):  DMA Done Activating 0
src/core.cc:425: (I=40  C=48881924):  DMA halted after 313 cycles
src/trace_read.cc:1435: (I=708  C=48886230):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=761  C=48886289):  CPU halted after 4365 cycles
src/trace_read.cc:1447: (I=761  C=48886289):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=48888724):  DMA Done Activating 3
src/core.cc:425: (I=761  C=48888724):  DMA halted after 2436 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:49593991    seconds:4667  -- 0.02 IPC (0.02 IPC) -- 0.00 KIPS (0.21 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:49593991    seconds:4667  -- 0.02 IPC (0.02 IPC) -- 0.00 KIPS (0.21 KIPS)
src/trace_read.cc:1447: (I=761  C=49605222):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=49605421):  ACC 3 halted after 716697 cycles
src/trace_read.cc:1447: (I=761  C=49605422):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=49609185):  DMA Done Activating 3
src/core.cc:425: (I=761  C=49609185):  DMA halted after 3764 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:50554459    seconds:4788  -- 1.04 IPC (0.04 IPC) -- 8.26 KIPS (0.42 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:50554459    seconds:4788  -- 1.04 IPC (0.04 IPC) -- 8.26 KIPS (0.42 KIPS)
src/trace_read.cc:1447: (I=761  C=50627306):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=50628306):  ACC 3 halted after 1019122 cycles
src/trace_read.cc:1447: (I=761  C=50628307):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=50632182):  DMA Done Activating 3
src/core.cc:425: (I=761  C=50632182):  DMA halted after 3876 cycles
** Heartbeat for core[3]:        insts:3000000     cycles:52343067    seconds:5097  -- 0.56 IPC (0.06 IPC) -- 3.24 KIPS (0.59 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:3000000     cycles:52343067    seconds:5097  -- 0.56 IPC (0.06 IPC) -- 3.24 KIPS (0.59 KIPS)
src/trace_read.cc:1447: (I=761  C=52438039):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=52438920):  ACC 3 halted after 1806739 cycles
src/trace_read.cc:1447: (I=761  C=52438921):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=52442659):  DMA Done Activating 3
src/core.cc:425: (I=761  C=52442659):  DMA halted after 3739 cycles
** Heartbeat for core[3]:        insts:4000000     cycles:54075267    seconds:5402  -- 0.58 IPC (0.07 IPC) -- 3.28 KIPS (0.74 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:4000000     cycles:54075267    seconds:5402  -- 0.58 IPC (0.07 IPC) -- 3.28 KIPS (0.74 KIPS)
src/trace_read.cc:1447: (I=761  C=54187581):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=54188067):  ACC 3 halted after 1745409 cycles
src/trace_read.cc:1447: (I=761  C=54188068):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=54190157):  DMA Done Activating 3
src/core.cc:425: (I=761  C=54190157):  DMA halted after 2090 cycles
src/trace_read.cc:1435: (I=761  C=54577799):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=761  C=54578292):  ACC 3 halted after 388136 cycles
src/trace_read.cc:1447: (I=761  C=54578293):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:15078       cycles:54573613    seconds:5492  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz) 
src/core.cc:421: (I=761  C=54578629):  DMA Done Activating 0
src/core.cc:425: (I=761  C=54578629):  DMA halted after 337 cycles
**Core 1 Core_Total  Finished:   insts:15078       cycles:54573613    seconds:5492  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz)
**Core 0 Thread 0 Finished:   insts:1382        cycles:54580191    seconds:5492  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz) 
**Core 0 Core_Total  Finished:   insts:1382        cycles:54580191    seconds:5492  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=1382  C=54580192):  finalize simulation
src/macsim.cc:502: (I=1382  C=54580192):  elapsed time:5500.3 seconds
