/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 160 224)
	(text "Reg4" (rect 5 0 35 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 143 28 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "D0" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "D0" (rect 21 27 38 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "D1" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "D1" (rect 21 43 37 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "D2" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "D2" (rect 21 59 38 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "D3" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "D3" (rect 21 75 38 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 64 160)
		(input)
		(text "CLK1" (rect 0 0 30 15)(font "Intel Clear" (font_size 8)))
		(text "CLK1" (rect 56 104 71 134)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 64 160)(pt 64 144))
	)
	(port
		(pt 32 160)
		(input)
		(text "CLEAR" (rect 0 0 38 15)(font "Intel Clear" (font_size 8)))
		(text "CLEAR" (rect 24 96 39 134)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 32 160)(pt 32 144))
	)
	(port
		(pt 96 32)
		(output)
		(text "S0" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "S0" (rect 59 27 75 42)(font "Intel Clear" (font_size 8)))
		(line (pt 96 32)(pt 80 32))
	)
	(port
		(pt 96 48)
		(output)
		(text "S1" (rect 0 0 15 15)(font "Intel Clear" (font_size 8)))
		(text "S1" (rect 60 43 75 58)(font "Intel Clear" (font_size 8)))
		(line (pt 96 48)(pt 80 48))
	)
	(port
		(pt 96 64)
		(output)
		(text "S2" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "S2" (rect 59 59 75 74)(font "Intel Clear" (font_size 8)))
		(line (pt 96 64)(pt 80 64))
	)
	(port
		(pt 96 80)
		(output)
		(text "S3" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "S3" (rect 59 75 75 90)(font "Intel Clear" (font_size 8)))
		(line (pt 96 80)(pt 80 80))
	)
	(drawing
		(rectangle (rect 16 16 80 144))
	)
)
