.id 0x180
.type AMBA

.irq

POWER			0x000
	CTRL			0	2
		POWER_OFF=0
		RESERVED=1
		POWER_UP=2
		POWER_ON=3
	VOLTAGE			2	4
	OPENDRAIN		6	1
	ROD				7	1
CLOCK			0x004
	CLKDIV			0	8	MCLCLK frequency = MCLK / [2x(ClkDiv+1)].
	ENABLE			8	1
	PWRSAVE			9	1
	BYPASS			10	1
	WIDEBUS			11	1
ARGUMENT		0x008
	CMDARG			0	32
COMMAND		0x00C
	CMDINDEX		0	6
	RESPONSE		6	1
	LONGRSP			7	1
	INTERRUPT		8	1
	PENDING			9	1
	ENABLE			10	1
RESPCMD		0x010
	CMDINDEX		0	6
RESPONSE0		0x014
RESPONSE1		0x018
RESPONSE2		0x01C
RESPONSE3		0x020
DATATIMER		0x024
	TIMER			0	32
DATALENGTH		0x028
	LENGTH			0	16
DATACTRL		0x02C
	EMABLE			0	1
	DIRECTION		1	1	0 = From controller to card, 1 = From card to controller
		WRITE=0
		READ=1
	MODE			2	1
		BLCOK=0
		STREAM=1
	DMAENABLE		3	1
	BLOCKSIZE		4	4
DATACNT		0x030
	COUNT			0	16
STATUS			0x034
	CMDCRCFAIL		0	1	Command response received (CRC check failed)
	DATACRCFAIL		1	1	Data block sent/received (CRC check failed)
	CMDTIMEOUT		2	1	Command response timeout
	DATATIMEOUT		3	1	Data timeout
	TXUNDERRUN		4	1	Transmit FIFO underrun error
	RXOVERRUN		5	1	Receive FIFO overrun error
	CMDRESPEND		6	1	Command response received (CRC check passed)
	CMDSENT			7	1	Command sent (no response required)
	DATAEND			8	1	Data end (data counter is zero)
	STARTBITERR		9	1	Start bit not detected on all data signals in wide bus mode
	DATABLOCKEND	10	1	Data block sent/received (CRC check passed)
	CMDACTIVE		11	1	Command transfer in progress
	TXACTIVE		12	1	Data transmit in progress
	RXACTIVE		13	1	Data receive in progress
	TXFIFOHALFEMPTY	14	1	Transmit FIFO half empty
	RXFIFOHALFFULL	15	1	Receive FIFO half full
	TXFIFOFULL		16	1	Transmit FIFO full
	RXFIFOFULL		17	1	Receive FIFO full
	TXFIFOEMPTY		18	1	Transmit FIFO empty
	RXFIFOEMPTY		19	1	Receive FIFO empty
	TXDATAAVLBL		20	1	Data available in transmit FIFO
	RXDATAAVLBL		21	1	Data available in receive FIFO
CLEAR			0x038
	CMDCRCFAILCLR	0	1
	DATACRCFAILCLR	1	1
	CMDTIMEOUTCLR	2	1
	DATATIMEOUTCLR	3	1
	TXUNDERRUNCLR	4	1
	RXOVERRUNCLR	5	1
	CMDRESPENDCLR	6	1
	CMDSENTCLR		7	1
	DATAENDCLR		8	1
	STARTBITERRCLR	9	1
	DATABLOCKENDCLR	10	1
MASK0			0x03C
	CMDCRCFAILMASK			0	1
	DATACRCFAILMASK			1	1
	CMDTIMEOUTMASK			2	1
	DATATIMEOUTMASK			3	1
	TXUNDERRUNMASK			4	1
	RXOVERRUNMASK			5	1
	CMDRESPENDMASK			6	1
	CMDSENTMASK				7	1
	DATAENDMASK				8	1
	STARTBITERRMASK			9	1
	DATABLOCKENDMASK		10	1
	CMDACTIVEMASK			11	1
	TXACTIVEMASK			12	1
	RXACTIVEMASK			13	1
	TXFIFOHALFEMPTYMASK		14	1
	RXFIFOHALFFULLMASK		15	1
	TXFIFOFULLMASK			16	1
	RXFIFOFULLMASK			17	1
	TXFIFOEMPTYMASK			18	1
	RXFIFOEMPTYMASK			19	1
	TXDATAAVLBLMASK			20	1
	RXDATAAVLBLMASK			21	1
MASK1			0x040
	CMDCRCFAILMASK			0	1
	DATACRCFAILMASK			1	1
	CMDTIMEOUTMASK			2	1
	DATATIMEOUTMASK			3	1
	TXUNDERRUNMASK			4	1
	RXOVERRUNMASK			5	1
	CMDRESPENDMASK			6	1
	CMDSENTMASK				7	1
	DATAENDMASK				8	1
	STARTBITERRMASK			9	1
	DATABLOCKENDMASK		10	1
	CMDACTIVEMASK			11	1
	TXACTIVEMASK			12	1
	RXACTIVEMASK			13	1
	TXFIFOHALFEMPTYMASK		14	1
	RXFIFOHALFFULLMASK		15	1
	TXFIFOFULLMASK			16	1
	RXFIFOFULLMASK			17	1
	TXFIFOEMPTYMASK			18	1
	RXFIFOEMPTYMASK			19	1
	TXDATAAVLBLMASK			20	1
	RXDATAAVLBLMASK			21	1
SELECT			0x044
	SDCARD			0	4
FIFOCNT		0x048
	COUNT			0	16
FIFO		0x080-0x0BC	4

PERIPH_ID0		0xFE0
	PARTNUMBER0		0	8
PERIPH_ID1		0xFE4
	PARTNUMBER1		0	4
	DESIGNER0		4	8
PERIPH_ID2		0xFE8
	DESIGNER1		0	4
	REVISION		4	8
PERIPH_ID3		0xFEC
	CONFIGURATION	0	8
PCELL_ID0		0xFF0
PCELL_ID1		0xFF4
PCELL_ID2		0xFF8
PCELL_ID3		0xFFC
