#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 10 15:00:39 2024
# Process ID: 14604
# Current directory: D:/newCNNZ7/newCNNZ7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16656 D:\newCNNZ7\newCNNZ7\newCNNZ7.xpr
# Log file: D:/newCNNZ7/newCNNZ7/vivado.log
# Journal file: D:/newCNNZ7/newCNNZ7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/newCNNZ7/newCNNZ7/newCNNZ7.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 512K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 512K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
ipx::edit_ip_in_project -upgrade true -name cnnRandomMem_v1_0_project -directory D:/newCNNZ7/newCNNZ7/newCNNZ7.tmp/cnnRandomMem_v1_0_project d:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 30 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/newCNNZ7/ip_repo/cnnRandomMem_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cnnRandomMem:1.0 [get_ips  design_1_cnnRandomMem_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_cnnRandomMem_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_cnnRandomMem_0_0] }
export_ip_user_files -of_objects [get_files D:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1 design_1_cnnRandomMem_0_0_synth_1 -jobs 12
wait_on_run design_1_dlmb_bram_if_cntlr_0_synth_1
wait_on_run design_1_ilmb_bram_if_cntlr_0_synth_1
wait_on_run design_1_lmb_bram_0_synth_1
wait_on_run design_1_cnnRandomMem_0_0_synth_1
export_simulation -of_objects [get_files D:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/sim_scripts -ip_user_files_dir D:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files -ipstatic_source_dir D:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/modelsim} {questa=D:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/questa} {riviera=D:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/riviera} {activehdl=D:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} CONFIG.MMCM_CLKFBOUT_MULT_F {20.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.875} CONFIG.CLKOUT1_JITTER {180.523} CONFIG.CLKOUT1_PHASE_ERROR {162.874}] [get_bd_cells clk_wiz_1]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_dlmb_v10_0_synth_1
reset_run design_1_ilmb_v10_0_synth_1
reset_run design_1_mdm_1_0_synth_1
reset_run design_1_clk_wiz_1_0_synth_1
reset_run design_1_rst_clk_wiz_1_100M_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
