

================================================================
== Vitis HLS Report for 'pixel_pack'
================================================================
* Date:           Sat Apr 29 15:18:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.415 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92  |pixel_pack_Pipeline_VITIS_LOOP_101_9  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116  |pixel_pack_Pipeline_VITIS_LOOP_84_7   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140  |pixel_pack_Pipeline_VITIS_LOOP_47_4   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166  |pixel_pack_Pipeline_VITIS_LOOP_21_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190  |pixel_pack_Pipeline_VITIS_LOOP_62_5   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     495|    769|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    259|    -|
|Register         |        -|    -|      92|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     587|   1038|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                 |control_s_axi                         |        0|   0|   82|  120|    0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92  |pixel_pack_Pipeline_VITIS_LOOP_101_9  |        0|   0|   28|   75|    0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166  |pixel_pack_Pipeline_VITIS_LOOP_21_1   |        0|   0|  261|  314|    0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140  |pixel_pack_Pipeline_VITIS_LOOP_47_4   |        0|   0|    2|   29|    0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190  |pixel_pack_Pipeline_VITIS_LOOP_62_5   |        0|   0|  102|  184|    0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116  |pixel_pack_Pipeline_VITIS_LOOP_84_7   |        0|   0|   20|   47|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                      |        0|   0|  495|  769|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92_stream_out_32_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166_stream_out_32_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190_stream_out_32_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done                                      |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                |          |   0|  0|  10|           5|           5|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  42|          8|    1|          8|
    |stream_in_24_TREADY_int_regslice   |  31|          6|    1|          6|
    |stream_out_32_TDATA_int_regslice   |  31|          6|   32|        192|
    |stream_out_32_TKEEP_int_regslice   |  31|          6|    4|         24|
    |stream_out_32_TLAST_int_regslice   |  31|          6|    1|          6|
    |stream_out_32_TSTRB_int_regslice   |  31|          6|    4|         24|
    |stream_out_32_TUSER_int_regslice   |  31|          6|    1|          6|
    |stream_out_32_TVALID_int_regslice  |  31|          6|    1|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 259|         50|   45|        272|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |alpha_0_data_reg                                             |   8|   0|    8|          0|
    |alpha_0_vld_reg                                              |   0|   0|    1|          1|
    |alpha_read_reg_214                                           |   8|   0|    8|          0|
    |ap_CS_fsm                                                    |   7|   0|    7|          0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |mode_0_data_reg                                              |  32|   0|   32|          0|
    |mode_0_vld_reg                                               |   0|   0|    1|          1|
    |mode_read_reg_219                                            |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  92|   0|   94|          2|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+-----------------------+-----+-----+--------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|              pixel_pack|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|              pixel_pack|  return value|
|stream_in_24_TDATA     |   in|   24|          axis|   stream_in_24_V_data_V|       pointer|
|stream_in_24_TVALID    |   in|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TREADY    |  out|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TLAST     |   in|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TKEEP     |   in|    3|          axis|   stream_in_24_V_keep_V|       pointer|
|stream_in_24_TSTRB     |   in|    3|          axis|   stream_in_24_V_strb_V|       pointer|
|stream_in_24_TUSER     |   in|    1|          axis|   stream_in_24_V_user_V|       pointer|
|stream_out_32_TDATA    |  out|   32|          axis|  stream_out_32_V_data_V|       pointer|
|stream_out_32_TVALID   |  out|    1|          axis|  stream_out_32_V_last_V|       pointer|
|stream_out_32_TREADY   |   in|    1|          axis|  stream_out_32_V_last_V|       pointer|
|stream_out_32_TLAST    |  out|    1|          axis|  stream_out_32_V_last_V|       pointer|
|stream_out_32_TKEEP    |  out|    4|          axis|  stream_out_32_V_keep_V|       pointer|
|stream_out_32_TSTRB    |  out|    4|          axis|  stream_out_32_V_strb_V|       pointer|
|stream_out_32_TUSER    |  out|    1|          axis|  stream_out_32_V_user_V|       pointer|
+-----------------------+-----+-----+--------------+------------------------+--------------+

