
# Add advanced CPU features.

1. Implement branching and control flow instructions.
- ğğ«ğšğ§ğœğ¡ğ¢ğ§ğ : We will implement jump instructions like ``` JMP ``` (unconditional jump) and conditional jumps like ``` JEQ ``` (jump if equal) and ``` JNE ``` (jump if not equal).
 
- ğ‚ğ¨ğ§ğ­ğ«ğ¨ğ¥ ğ…ğ¥ğ¨ğ°: These instructions control the flow of execution within the CPU, allowing us to make decisions and loop over instructions.
2. Add Support for Subroutines and Interrupts
 
- ğ’ğ®ğ›ğ«ğ¨ğ®ğ­ğ¢ğ§ğğ¬: We will implement ``` CALL ``` and ``` RET ``` instructions to simulate subroutine calls and returns.

- ğˆğ§ğ­ğğ«ğ«ğ®ğ©ğ­ğ¬: A basic interrupt mechanism will be implemented, allowing the CPU to handle specific events asynchronously (e.g., user input).
3. Integrate a Simple Pipeline Mechanism
 
- ğğ¢ğ©ğğ¥ğ¢ğ§ğ: A simple pipeline will allow the CPU to fetch, decode, and execute instructions in parallel, improving efficiency. We will simulate a 3-stage pipeline with stages for instruction fetch, decode, and execute.

# Explanation of Key Features
1. ğğ«ğšğ§ğœğ¡ğ¢ğ§ğ  ğšğ§ğ ğ‚ğ¨ğ§ğ­ğ«ğ¨ğ¥ ğ…ğ¥ğ¨ğ°:

- ğ‰ğŒğ (ğ”ğ§ğœğ¨ğ§ğğ¢ğ­ğ¢ğ¨ğ§ğšğ¥ ğ‰ğ®ğ¦ğ©): The program jumps to a new address in memory.
- ğ‰ğ„ğ (ğ‰ğ®ğ¦ğ© ğ¢ğŸ ğ„ğªğ®ğšğ¥): The program checks the condition and jumps if the register value is equal to zero.
- ğ‚ğ€ğ‹ğ‹ ğšğ§ğ ğ‘ğ„ğ“ (ğ’ğ®ğ›ğ«ğ¨ğ®ğ­ğ¢ğ§ğ ğ‚ğšğ¥ğ¥ ğšğ§ğ ğ‘ğğ­ğ®ğ«ğ§): The program can call a subroutine, store the return address on a stack, and then return after execution.
- ğˆğ§ğ­ğğ«ğ«ğ®ğ©ğ­ğ¬: Simulated by setting an ```  interrupt_flag ```, causing the program to stop execution and handle an interrupt.
2. ğğ¢ğ©ğğ¥ğ¢ğ§ğ ğŒğğœğ¡ğšğ§ğ¢ğ¬ğ¦:

- ğ…ğğ­ğœğ¡: Fetch the current instruction from memory.
- ğƒğğœğ¨ğğ ğšğ§ğ ğ„ğ±ğğœğ®ğ­ğ: Decode and execute the instruction based on its type.
We simulate a pipeline, though it's a simplified version that processes each instruction sequentially in this program.

3. ğğ«ğ¨ğ ğ«ğšğ¦ ğ…ğ¥ğ¨ğ°:

- The program reads instructions from memory, fetches them, decodes them, and performs the corresponding actions (e.g., jumping to a different memory address or processing interrupts).




