{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port mipi_phy_csi -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace inst demosaic_root_0 -pg 1 -lvl 4 -x 1220 -y 470 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 80 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 1630 -y 190 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 510 -y 90 -defaultsOSRD
preplace inst mipi_csi2_rx_subsyst_0 -pg 1 -lvl 3 -x 870 -y 220 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 7 -x 2650 -y 170 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 2 -x 510 -y 330 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 6 -x 2150 -y 180 -defaultsOSRD
preplace netloc axi_vdma_0_s2mm_introut 1 5 1 N 210
preplace netloc clk_wiz_0_clk_out1 1 2 1 700 80n
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 2 5 690J 50 NJ 50 NJ 50 NJ 50 2500
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 2 5 720 100 1010 100 1400 60 NJ 60 2480
preplace netloc util_vector_logic_0_Res 1 1 1 NJ 80
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 6 330 10 710 90 1030 90 1420 70 1840 270 2470
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 7 20 20 320 20 NJ 20 NJ 20 NJ 20 NJ 20 2460
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 6 730 340 NJ 340 NJ 340 NJ 340 NJ 340 2810
preplace netloc demosaic_root_0_p_odata 1 4 1 1410 150n
preplace netloc mipi_phy_csi_1 1 0 3 NJ 160 NJ 160 NJ
preplace netloc ps8_0_axi_periph_M02_AXI 1 3 5 1040 350 NJ 350 NJ 350 NJ 350 2800
preplace netloc S00_AXI_1 1 6 1 2490 70n
preplace netloc ps8_0_axi_periph_M01_AXI 1 4 4 1430 10 NJ 10 NJ 10 2820
preplace netloc mipi_csi2_rx_subsyst_0_video_out 1 3 1 1020 170n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 5 1 1830 150n
levelinfo -pg 1 0 170 510 870 1220 1630 2150 2650 2840
pagesize -pg 1 -db -bbox -sgen -140 0 2840 560
"
}
0
