-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Mon Apr 11 19:23:45 2022
-- Host        : F210-15 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bg_blue_sim_netlist.vhdl
-- Design      : bg_blue
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_6_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_6_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_6_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_6_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_6_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_6_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_5_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_4_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_3_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_8_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_8_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_8_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_18_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_INST_0_i_19_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(6)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[0]_INST_0_i_3_n_0\,
      I1 => \douta[0]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[0]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[0]_INST_0_i_6_n_0\,
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(0),
      I1 => \douta[7]_INST_0_i_3_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(0),
      O => \douta[0]_INST_0_i_10_n_0\
    );
\douta[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(0),
      I1 => \douta[7]_INST_0_i_3_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(0),
      O => \douta[0]_INST_0_i_11_n_0\
    );
\douta[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(0),
      I1 => \douta[7]_INST_0_i_4_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(0),
      O => \douta[0]_INST_0_i_12_n_0\
    );
\douta[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(0),
      I1 => \douta[7]_INST_0_i_4_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(0),
      O => \douta[0]_INST_0_i_13_n_0\
    );
\douta[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(0),
      I1 => \douta[7]_INST_0_i_5_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(0),
      O => \douta[0]_INST_0_i_14_n_0\
    );
\douta[0]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(0),
      I1 => \douta[7]_INST_0_i_5_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(0),
      O => \douta[0]_INST_0_i_15_n_0\
    );
\douta[0]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[7]_INST_0_i_6_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(0),
      O => \douta[0]_INST_0_i_16_n_0\
    );
\douta[0]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(0),
      I1 => \douta[7]_INST_0_i_6_4\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(0),
      O => \douta[0]_INST_0_i_17_n_0\
    );
\douta[0]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_22_n_0\,
      I1 => \douta[0]_INST_0_i_23_n_0\,
      O => \douta[0]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_24_n_0\,
      I1 => \douta[0]_INST_0_i_25_n_0\,
      O => \douta[0]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[0]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[0]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[0]_INST_0_i_9_n_0\,
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[0]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(0),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(0),
      O => \douta[0]_INST_0_i_20_n_0\
    );
\douta[0]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(0),
      O => \douta[0]_INST_0_i_21_n_0\
    );
\douta[0]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(0),
      I1 => \douta[7]_INST_0_i_18_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(0),
      O => \douta[0]_INST_0_i_22_n_0\
    );
\douta[0]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(0),
      I1 => \douta[7]_INST_0_i_18_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(0),
      O => \douta[0]_INST_0_i_23_n_0\
    );
\douta[0]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(0),
      I1 => \douta[7]_INST_0_i_19_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(0),
      O => \douta[0]_INST_0_i_24_n_0\
    );
\douta[0]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(0),
      I1 => \douta[7]_INST_0_i_19_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(0),
      O => \douta[0]_INST_0_i_25_n_0\
    );
\douta[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_10_n_0\,
      I1 => \douta[0]_INST_0_i_11_n_0\,
      O => \douta[0]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_12_n_0\,
      I1 => \douta[0]_INST_0_i_13_n_0\,
      O => \douta[0]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_14_n_0\,
      I1 => \douta[0]_INST_0_i_15_n_0\,
      O => \douta[0]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_16_n_0\,
      I1 => \douta[0]_INST_0_i_17_n_0\,
      O => \douta[0]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[0]_INST_0_i_18_n_0\,
      I1 => \douta[0]_INST_0_i_19_n_0\,
      O => \douta[0]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[0]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_20_n_0\,
      I1 => \douta[0]_INST_0_i_21_n_0\,
      O => \douta[0]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(0),
      I1 => \douta[7]_INST_0_i_2_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(0),
      O => \douta[0]_INST_0_i_9_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(6)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[1]_INST_0_i_3_n_0\,
      I1 => \douta[1]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[1]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[1]_INST_0_i_6_n_0\,
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(1),
      I1 => \douta[7]_INST_0_i_3_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(1),
      O => \douta[1]_INST_0_i_10_n_0\
    );
\douta[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(1),
      I1 => \douta[7]_INST_0_i_3_5\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(1),
      O => \douta[1]_INST_0_i_11_n_0\
    );
\douta[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(1),
      I1 => \douta[7]_INST_0_i_4_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(1),
      O => \douta[1]_INST_0_i_12_n_0\
    );
\douta[1]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(1),
      I1 => \douta[7]_INST_0_i_4_5\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(1),
      O => \douta[1]_INST_0_i_13_n_0\
    );
\douta[1]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(1),
      I1 => \douta[7]_INST_0_i_5_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(1),
      O => \douta[1]_INST_0_i_14_n_0\
    );
\douta[1]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(1),
      I1 => \douta[7]_INST_0_i_5_5\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(1),
      O => \douta[1]_INST_0_i_15_n_0\
    );
\douta[1]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[7]_INST_0_i_6_0\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(1),
      O => \douta[1]_INST_0_i_16_n_0\
    );
\douta[1]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(1),
      I1 => \douta[7]_INST_0_i_6_4\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(1),
      O => \douta[1]_INST_0_i_17_n_0\
    );
\douta[1]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_22_n_0\,
      I1 => \douta[1]_INST_0_i_23_n_0\,
      O => \douta[1]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_24_n_0\,
      I1 => \douta[1]_INST_0_i_25_n_0\,
      O => \douta[1]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[1]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[1]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[1]_INST_0_i_9_n_0\,
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(1),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(1),
      O => \douta[1]_INST_0_i_20_n_0\
    );
\douta[1]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(1),
      O => \douta[1]_INST_0_i_21_n_0\
    );
\douta[1]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(1),
      I1 => \douta[7]_INST_0_i_18_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(1),
      O => \douta[1]_INST_0_i_22_n_0\
    );
\douta[1]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(1),
      I1 => \douta[7]_INST_0_i_18_5\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(1),
      O => \douta[1]_INST_0_i_23_n_0\
    );
\douta[1]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(1),
      I1 => \douta[7]_INST_0_i_19_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(1),
      O => \douta[1]_INST_0_i_24_n_0\
    );
\douta[1]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(1),
      I1 => \douta[7]_INST_0_i_19_5\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(1),
      O => \douta[1]_INST_0_i_25_n_0\
    );
\douta[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_10_n_0\,
      I1 => \douta[1]_INST_0_i_11_n_0\,
      O => \douta[1]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_12_n_0\,
      I1 => \douta[1]_INST_0_i_13_n_0\,
      O => \douta[1]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_14_n_0\,
      I1 => \douta[1]_INST_0_i_15_n_0\,
      O => \douta[1]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_16_n_0\,
      I1 => \douta[1]_INST_0_i_17_n_0\,
      O => \douta[1]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[1]_INST_0_i_18_n_0\,
      I1 => \douta[1]_INST_0_i_19_n_0\,
      O => \douta[1]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[1]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_20_n_0\,
      I1 => \douta[1]_INST_0_i_21_n_0\,
      O => \douta[1]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(1),
      I1 => \douta[7]_INST_0_i_2_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(1),
      O => \douta[1]_INST_0_i_9_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(6)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[2]_INST_0_i_3_n_0\,
      I1 => \douta[2]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[2]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[2]_INST_0_i_6_n_0\,
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(2),
      I1 => \douta[7]_INST_0_i_3_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(2),
      O => \douta[2]_INST_0_i_10_n_0\
    );
\douta[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(2),
      I1 => \douta[7]_INST_0_i_3_5\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(2),
      O => \douta[2]_INST_0_i_11_n_0\
    );
\douta[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(2),
      I1 => \douta[7]_INST_0_i_4_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(2),
      O => \douta[2]_INST_0_i_12_n_0\
    );
\douta[2]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(2),
      I1 => \douta[7]_INST_0_i_4_5\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(2),
      O => \douta[2]_INST_0_i_13_n_0\
    );
\douta[2]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(2),
      I1 => \douta[7]_INST_0_i_5_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(2),
      O => \douta[2]_INST_0_i_14_n_0\
    );
\douta[2]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(2),
      I1 => \douta[7]_INST_0_i_5_5\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(2),
      O => \douta[2]_INST_0_i_15_n_0\
    );
\douta[2]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[7]_INST_0_i_6_0\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(2),
      O => \douta[2]_INST_0_i_16_n_0\
    );
\douta[2]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(2),
      I1 => \douta[7]_INST_0_i_6_4\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(2),
      O => \douta[2]_INST_0_i_17_n_0\
    );
\douta[2]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_22_n_0\,
      I1 => \douta[2]_INST_0_i_23_n_0\,
      O => \douta[2]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_24_n_0\,
      I1 => \douta[2]_INST_0_i_25_n_0\,
      O => \douta[2]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[2]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[2]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[2]_INST_0_i_9_n_0\,
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(2),
      O => \douta[2]_INST_0_i_20_n_0\
    );
\douta[2]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(2),
      O => \douta[2]_INST_0_i_21_n_0\
    );
\douta[2]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(2),
      I1 => \douta[7]_INST_0_i_18_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(2),
      O => \douta[2]_INST_0_i_22_n_0\
    );
\douta[2]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(2),
      I1 => \douta[7]_INST_0_i_18_5\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(2),
      O => \douta[2]_INST_0_i_23_n_0\
    );
\douta[2]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(2),
      I1 => \douta[7]_INST_0_i_19_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(2),
      O => \douta[2]_INST_0_i_24_n_0\
    );
\douta[2]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(2),
      I1 => \douta[7]_INST_0_i_19_5\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(2),
      O => \douta[2]_INST_0_i_25_n_0\
    );
\douta[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_10_n_0\,
      I1 => \douta[2]_INST_0_i_11_n_0\,
      O => \douta[2]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_12_n_0\,
      I1 => \douta[2]_INST_0_i_13_n_0\,
      O => \douta[2]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_14_n_0\,
      I1 => \douta[2]_INST_0_i_15_n_0\,
      O => \douta[2]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_16_n_0\,
      I1 => \douta[2]_INST_0_i_17_n_0\,
      O => \douta[2]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[2]_INST_0_i_18_n_0\,
      I1 => \douta[2]_INST_0_i_19_n_0\,
      O => \douta[2]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[2]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_20_n_0\,
      I1 => \douta[2]_INST_0_i_21_n_0\,
      O => \douta[2]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(2),
      I1 => \douta[7]_INST_0_i_2_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(2),
      O => \douta[2]_INST_0_i_9_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(6)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_3_n_0\,
      I1 => \douta[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(3),
      I1 => \douta[7]_INST_0_i_3_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(3),
      O => \douta[3]_INST_0_i_10_n_0\
    );
\douta[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(3),
      I1 => \douta[7]_INST_0_i_3_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(3),
      O => \douta[3]_INST_0_i_11_n_0\
    );
\douta[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(3),
      I1 => \douta[7]_INST_0_i_4_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(3),
      O => \douta[3]_INST_0_i_12_n_0\
    );
\douta[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(3),
      I1 => \douta[7]_INST_0_i_4_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(3),
      O => \douta[3]_INST_0_i_13_n_0\
    );
\douta[3]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(3),
      I1 => \douta[7]_INST_0_i_5_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(3),
      O => \douta[3]_INST_0_i_14_n_0\
    );
\douta[3]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(3),
      I1 => \douta[7]_INST_0_i_5_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(3),
      O => \douta[3]_INST_0_i_15_n_0\
    );
\douta[3]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[7]_INST_0_i_6_0\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(3),
      O => \douta[3]_INST_0_i_16_n_0\
    );
\douta[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(3),
      I1 => \douta[7]_INST_0_i_6_4\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(3),
      O => \douta[3]_INST_0_i_17_n_0\
    );
\douta[3]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_22_n_0\,
      I1 => \douta[3]_INST_0_i_23_n_0\,
      O => \douta[3]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_24_n_0\,
      I1 => \douta[3]_INST_0_i_25_n_0\,
      O => \douta[3]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[3]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[3]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[3]_INST_0_i_9_n_0\,
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(3),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(3),
      O => \douta[3]_INST_0_i_20_n_0\
    );
\douta[3]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(3),
      O => \douta[3]_INST_0_i_21_n_0\
    );
\douta[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(3),
      I1 => \douta[7]_INST_0_i_18_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(3),
      O => \douta[3]_INST_0_i_22_n_0\
    );
\douta[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(3),
      I1 => \douta[7]_INST_0_i_18_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(3),
      O => \douta[3]_INST_0_i_23_n_0\
    );
\douta[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(3),
      I1 => \douta[7]_INST_0_i_19_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(3),
      O => \douta[3]_INST_0_i_24_n_0\
    );
\douta[3]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(3),
      I1 => \douta[7]_INST_0_i_19_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(3),
      O => \douta[3]_INST_0_i_25_n_0\
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_10_n_0\,
      I1 => \douta[3]_INST_0_i_11_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_12_n_0\,
      I1 => \douta[3]_INST_0_i_13_n_0\,
      O => \douta[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_14_n_0\,
      I1 => \douta[3]_INST_0_i_15_n_0\,
      O => \douta[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_16_n_0\,
      I1 => \douta[3]_INST_0_i_17_n_0\,
      O => \douta[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_18_n_0\,
      I1 => \douta[3]_INST_0_i_19_n_0\,
      O => \douta[3]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_20_n_0\,
      I1 => \douta[3]_INST_0_i_21_n_0\,
      O => \douta[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(3),
      I1 => \douta[7]_INST_0_i_2_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(3),
      O => \douta[3]_INST_0_i_9_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(6)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_3_n_0\,
      I1 => \douta[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(4),
      I1 => \douta[7]_INST_0_i_3_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(4),
      O => \douta[4]_INST_0_i_10_n_0\
    );
\douta[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(4),
      I1 => \douta[7]_INST_0_i_3_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(4),
      O => \douta[4]_INST_0_i_11_n_0\
    );
\douta[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(4),
      I1 => \douta[7]_INST_0_i_4_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(4),
      O => \douta[4]_INST_0_i_12_n_0\
    );
\douta[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(4),
      I1 => \douta[7]_INST_0_i_4_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(4),
      O => \douta[4]_INST_0_i_13_n_0\
    );
\douta[4]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(4),
      I1 => \douta[7]_INST_0_i_5_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(4),
      O => \douta[4]_INST_0_i_14_n_0\
    );
\douta[4]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(4),
      I1 => \douta[7]_INST_0_i_5_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(4),
      O => \douta[4]_INST_0_i_15_n_0\
    );
\douta[4]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[7]_INST_0_i_6_0\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(4),
      O => \douta[4]_INST_0_i_16_n_0\
    );
\douta[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(4),
      I1 => \douta[7]_INST_0_i_6_4\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(4),
      O => \douta[4]_INST_0_i_17_n_0\
    );
\douta[4]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_22_n_0\,
      I1 => \douta[4]_INST_0_i_23_n_0\,
      O => \douta[4]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_24_n_0\,
      I1 => \douta[4]_INST_0_i_25_n_0\,
      O => \douta[4]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[4]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[4]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[4]_INST_0_i_9_n_0\,
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(4),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(4),
      O => \douta[4]_INST_0_i_20_n_0\
    );
\douta[4]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(4),
      O => \douta[4]_INST_0_i_21_n_0\
    );
\douta[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(4),
      I1 => \douta[7]_INST_0_i_18_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(4),
      O => \douta[4]_INST_0_i_22_n_0\
    );
\douta[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(4),
      I1 => \douta[7]_INST_0_i_18_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(4),
      O => \douta[4]_INST_0_i_23_n_0\
    );
\douta[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(4),
      I1 => \douta[7]_INST_0_i_19_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(4),
      O => \douta[4]_INST_0_i_24_n_0\
    );
\douta[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(4),
      I1 => \douta[7]_INST_0_i_19_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(4),
      O => \douta[4]_INST_0_i_25_n_0\
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_10_n_0\,
      I1 => \douta[4]_INST_0_i_11_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_12_n_0\,
      I1 => \douta[4]_INST_0_i_13_n_0\,
      O => \douta[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_14_n_0\,
      I1 => \douta[4]_INST_0_i_15_n_0\,
      O => \douta[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_16_n_0\,
      I1 => \douta[4]_INST_0_i_17_n_0\,
      O => \douta[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_18_n_0\,
      I1 => \douta[4]_INST_0_i_19_n_0\,
      O => \douta[4]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_20_n_0\,
      I1 => \douta[4]_INST_0_i_21_n_0\,
      O => \douta[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(4),
      I1 => \douta[7]_INST_0_i_2_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(4),
      O => \douta[4]_INST_0_i_9_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(6)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_3_n_0\,
      I1 => \douta[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(5),
      I1 => \douta[7]_INST_0_i_3_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(5),
      O => \douta[5]_INST_0_i_10_n_0\
    );
\douta[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(5),
      I1 => \douta[7]_INST_0_i_3_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(5),
      O => \douta[5]_INST_0_i_11_n_0\
    );
\douta[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(5),
      I1 => \douta[7]_INST_0_i_4_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(5),
      O => \douta[5]_INST_0_i_12_n_0\
    );
\douta[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(5),
      I1 => \douta[7]_INST_0_i_4_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(5),
      O => \douta[5]_INST_0_i_13_n_0\
    );
\douta[5]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(5),
      I1 => \douta[7]_INST_0_i_5_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(5),
      O => \douta[5]_INST_0_i_14_n_0\
    );
\douta[5]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(5),
      I1 => \douta[7]_INST_0_i_5_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(5),
      O => \douta[5]_INST_0_i_15_n_0\
    );
\douta[5]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[7]_INST_0_i_6_0\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(5),
      O => \douta[5]_INST_0_i_16_n_0\
    );
\douta[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(5),
      I1 => \douta[7]_INST_0_i_6_4\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(5),
      O => \douta[5]_INST_0_i_17_n_0\
    );
\douta[5]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_22_n_0\,
      I1 => \douta[5]_INST_0_i_23_n_0\,
      O => \douta[5]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_24_n_0\,
      I1 => \douta[5]_INST_0_i_25_n_0\,
      O => \douta[5]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[5]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[5]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[5]_INST_0_i_9_n_0\,
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(5),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(5),
      O => \douta[5]_INST_0_i_20_n_0\
    );
\douta[5]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(5),
      O => \douta[5]_INST_0_i_21_n_0\
    );
\douta[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(5),
      I1 => \douta[7]_INST_0_i_18_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(5),
      O => \douta[5]_INST_0_i_22_n_0\
    );
\douta[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(5),
      I1 => \douta[7]_INST_0_i_18_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(5),
      O => \douta[5]_INST_0_i_23_n_0\
    );
\douta[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(5),
      I1 => \douta[7]_INST_0_i_19_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(5),
      O => \douta[5]_INST_0_i_24_n_0\
    );
\douta[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(5),
      I1 => \douta[7]_INST_0_i_19_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(5),
      O => \douta[5]_INST_0_i_25_n_0\
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_10_n_0\,
      I1 => \douta[5]_INST_0_i_11_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_12_n_0\,
      I1 => \douta[5]_INST_0_i_13_n_0\,
      O => \douta[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_14_n_0\,
      I1 => \douta[5]_INST_0_i_15_n_0\,
      O => \douta[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_16_n_0\,
      I1 => \douta[5]_INST_0_i_17_n_0\,
      O => \douta[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_18_n_0\,
      I1 => \douta[5]_INST_0_i_19_n_0\,
      O => \douta[5]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_20_n_0\,
      I1 => \douta[5]_INST_0_i_21_n_0\,
      O => \douta[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(5),
      I1 => \douta[7]_INST_0_i_2_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(5),
      O => \douta[5]_INST_0_i_9_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_3_n_0\,
      I1 => \douta[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(6),
      I1 => \douta[7]_INST_0_i_3_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(6),
      O => \douta[6]_INST_0_i_10_n_0\
    );
\douta[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(6),
      I1 => \douta[7]_INST_0_i_3_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(6),
      O => \douta[6]_INST_0_i_11_n_0\
    );
\douta[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(6),
      I1 => \douta[7]_INST_0_i_4_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(6),
      O => \douta[6]_INST_0_i_12_n_0\
    );
\douta[6]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(6),
      I1 => \douta[7]_INST_0_i_4_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(6),
      O => \douta[6]_INST_0_i_13_n_0\
    );
\douta[6]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(6),
      I1 => \douta[7]_INST_0_i_5_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(6),
      O => \douta[6]_INST_0_i_14_n_0\
    );
\douta[6]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(6),
      I1 => \douta[7]_INST_0_i_5_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(6),
      O => \douta[6]_INST_0_i_15_n_0\
    );
\douta[6]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[7]_INST_0_i_6_0\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(6),
      O => \douta[6]_INST_0_i_16_n_0\
    );
\douta[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(6),
      I1 => \douta[7]_INST_0_i_6_4\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(6),
      O => \douta[6]_INST_0_i_17_n_0\
    );
\douta[6]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_22_n_0\,
      I1 => \douta[6]_INST_0_i_23_n_0\,
      O => \douta[6]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_24_n_0\,
      I1 => \douta[6]_INST_0_i_25_n_0\,
      O => \douta[6]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[6]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[6]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[6]_INST_0_i_9_n_0\,
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(6),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(6),
      O => \douta[6]_INST_0_i_20_n_0\
    );
\douta[6]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(6),
      O => \douta[6]_INST_0_i_21_n_0\
    );
\douta[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(6),
      I1 => \douta[7]_INST_0_i_18_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(6),
      O => \douta[6]_INST_0_i_22_n_0\
    );
\douta[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(6),
      I1 => \douta[7]_INST_0_i_18_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(6),
      O => \douta[6]_INST_0_i_23_n_0\
    );
\douta[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(6),
      I1 => \douta[7]_INST_0_i_19_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(6),
      O => \douta[6]_INST_0_i_24_n_0\
    );
\douta[6]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(6),
      I1 => \douta[7]_INST_0_i_19_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(6),
      O => \douta[6]_INST_0_i_25_n_0\
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_10_n_0\,
      I1 => \douta[6]_INST_0_i_11_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_12_n_0\,
      I1 => \douta[6]_INST_0_i_13_n_0\,
      O => \douta[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_14_n_0\,
      I1 => \douta[6]_INST_0_i_15_n_0\,
      O => \douta[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_16_n_0\,
      I1 => \douta[6]_INST_0_i_17_n_0\,
      O => \douta[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_18_n_0\,
      I1 => \douta[6]_INST_0_i_19_n_0\,
      O => \douta[6]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_20_n_0\,
      I1 => \douta[6]_INST_0_i_21_n_0\,
      O => \douta[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(6),
      I1 => \douta[7]_INST_0_i_2_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(6),
      O => \douta[6]_INST_0_i_9_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(6)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_n_0\,
      I1 => \douta[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_0\(7),
      I1 => \douta[7]_INST_0_i_3_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_3\(7),
      O => \douta[7]_INST_0_i_10_n_0\
    );
\douta[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_4\(7),
      I1 => \douta[7]_INST_0_i_3_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_3_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_3_7\(7),
      O => \douta[7]_INST_0_i_11_n_0\
    );
\douta[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_0\(7),
      I1 => \douta[7]_INST_0_i_4_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_3\(7),
      O => \douta[7]_INST_0_i_12_n_0\
    );
\douta[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_4_4\(7),
      I1 => \douta[7]_INST_0_i_4_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_4_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_4_7\(7),
      O => \douta[7]_INST_0_i_13_n_0\
    );
\douta[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_0\(7),
      I1 => \douta[7]_INST_0_i_5_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_3\(7),
      O => \douta[7]_INST_0_i_14_n_0\
    );
\douta[7]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_5_4\(7),
      I1 => \douta[7]_INST_0_i_5_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_5_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_5_7\(7),
      O => \douta[7]_INST_0_i_15_n_0\
    );
\douta[7]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[7]_INST_0_i_6_0\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_1\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_2\(7),
      O => \douta[7]_INST_0_i_16_n_0\
    );
\douta[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_6_3\(7),
      I1 => \douta[7]_INST_0_i_6_4\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_6_5\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_6_6\(7),
      O => \douta[7]_INST_0_i_17_n_0\
    );
\douta[7]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_22_n_0\,
      I1 => \douta[7]_INST_0_i_23_n_0\,
      O => \douta[7]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_24_n_0\,
      I1 => \douta[7]_INST_0_i_25_n_0\,
      O => \douta[7]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \douta[7]_INST_0_i_7_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \douta[7]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[7]_INST_0_i_9_n_0\,
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_0\(7),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_INST_0_i_8_1\(7),
      O => \douta[7]_INST_0_i_20_n_0\
    );
\douta[7]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[7]_INST_0_i_8_2\(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[7]_INST_0_i_8_3\(7),
      O => \douta[7]_INST_0_i_21_n_0\
    );
\douta[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_0\(7),
      I1 => \douta[7]_INST_0_i_18_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_3\(7),
      O => \douta[7]_INST_0_i_22_n_0\
    );
\douta[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_18_4\(7),
      I1 => \douta[7]_INST_0_i_18_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_18_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_18_7\(7),
      O => \douta[7]_INST_0_i_23_n_0\
    );
\douta[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_0\(7),
      I1 => \douta[7]_INST_0_i_19_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_3\(7),
      O => \douta[7]_INST_0_i_24_n_0\
    );
\douta[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_19_4\(7),
      I1 => \douta[7]_INST_0_i_19_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_19_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_19_7\(7),
      O => \douta[7]_INST_0_i_25_n_0\
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_10_n_0\,
      I1 => \douta[7]_INST_0_i_11_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_12_n_0\,
      I1 => \douta[7]_INST_0_i_13_n_0\,
      O => \douta[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_14_n_0\,
      I1 => \douta[7]_INST_0_i_15_n_0\,
      O => \douta[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_16_n_0\,
      I1 => \douta[7]_INST_0_i_17_n_0\,
      O => \douta[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_18_n_0\,
      I1 => \douta[7]_INST_0_i_19_n_0\,
      O => \douta[7]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\douta[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_20_n_0\,
      I1 => \douta[7]_INST_0_i_21_n_0\,
      O => \douta[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_2_0\(7),
      I1 => \douta[7]_INST_0_i_2_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_INST_0_i_2_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_INST_0_i_2_3\(7),
      O => \douta[7]_INST_0_i_9_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_01 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_08 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_15 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_22 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_25 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_34 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_37 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_42 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_44 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_48 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_52 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_54 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_56 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_60 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_62 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_64 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_66 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_71 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_72 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_74 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_75 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_76 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_77 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_78 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_79 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_01 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_08 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_15 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_22 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_25 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_34 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_37 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_42 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_44 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_48 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_52 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_54 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_56 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_60 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_62 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_64 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_66 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_71 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_72 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_74 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_75 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_76 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_77 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_78 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_79 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_01 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_08 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_15 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_22 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_25 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_34 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_37 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_42 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_44 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_48 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_52 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_54 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_56 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_60 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_62 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_64 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_66 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_71 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_72 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_74 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_75 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_76 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_77 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_78 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_79 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DEDFE3E9EDF0DDC5CACECDCECFCFCFCFCFCFD0D3D3CFC8BECDEDF0E9E5E1DDDC",
      INIT_01 => X"DBDADADCDEDDDCDBDADBDBDFE0E4E7E5E2E0DEDAD9D8D9D9DCDEDEE0E0DFDEDE",
      INIT_02 => X"E6F0E6DEDBD8D7D9DCDFE0DEDCDCDDDEDEDEDDDCDCDDDDDCDCDDDCDCDDDDDCDB",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCEC7C8",
      INIT_04 => X"DADBDCDBDDE2E7EBF2E3C0BDCBD0D2D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CDD1D1C9CAE6E7DEDCDFE0DBDADBDCDCDEDDDCDCDBDADADADADADBDCDBDCDDDC",
      INIT_06 => X"D9D9D9DBDCDCDCDCDBDADADBDCDEE0E2E4E8E3CECACECDCDCECFCFCFCFCFCDCB",
      INIT_07 => X"DCDDDCDCDDDCDCDCDDDCDBDBDBDADADAD9DADCDDDDDEE1E1E1E4E6E7E4E1E0DD",
      INIT_08 => X"DFD8D5D6D9E1E7E7E4DEDCDCDAD9D8D9DBDDDEDDDBD7D8DBDCDCDDDEDEDEDDDC",
      INIT_09 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE1E4",
      INIT_0A => X"DBDCDCDBDADADAD9DADCDCDDDDDBDADBDBDBDDE2E8E9E6E1DBD8D8DCE1E3DFDC",
      INIT_0B => X"E0C5C6CECDCDCECFCFCFCFCFCFD2D2CFC9BEC5E7F1EBE5E2DDDDDDDBDBDDDDDC",
      INIT_0C => X"DCDADADADADDE0E3E7E5E3E0DEDAD9D8D8D9DBDDDEDFE0DFDFDDDEDEE2E7EBF1",
      INIT_0D => X"D7D8DBDFE0DFDDDCDCDDDEDEDEDCDCDCDDDCDCDDDCDCDCDDDCDBDBDAD9DBDEDD",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC9C4DEF1E8E0DCD9",
      INIT_0F => X"E5E9F0E9C6BAC8CFD2D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"EADFDCDEE0DCDADADBDCDEDDDCDCDCDADADADADADBDCDCDCDDDCDBDBDCDCDBE1",
      INIT_11 => X"DCDCDBDBDADBDCDDDFE1E4E7E5D0C9CDCDCDCECFCFCFCFCFCECBCCCFD0C8C6E2",
      INIT_12 => X"DCDCDDDDDBDBDBDADADAD9DADCDDDDDEE1E2E3E4E6E7E5E2E0DEDBD9D9DBDCDC",
      INIT_13 => X"E6E7E6E0DBDCDAD9D7D9DADDDEDDDBD8D9DBDCDCDDDEDEDEDDDCDCDDDDDBDDDD",
      INIT_14 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE0E3DFD7D5D6D8DE",
      INIT_15 => X"DCDCDDDDDBDADBDADADEE2E8E9E5E0DAD8D8DDE2E2DEDCDCDCDCDCDCDCDCDCDC",
      INIT_16 => X"CFCFCFD0D3D3CFC8BECDEDF0E9E4E2DDDCDCDBDBDCDDDCDBDCDCDBDADADADADB",
      INIT_17 => X"E5E2E0DEDAD9D8D9D9DCDEDEE0DFDFDEDDDEDEE4E9EDF1DEC5CACECDCECFCFCF",
      INIT_18 => X"DEDEDEDDDCDCDDDDDBDCDDDCDCDDDDDCDBDBDADADCDEDDDCDADADBDADEE0E4E7",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCEC7C8E5F0E6DFDCD8D7D9DDDFE0DEDCDCDD",
      INIT_1A => X"D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"DCDEDDDCDCDCDADADADADBDCDBDBDCDDDCDADBDCDBDDE2E6EBF1E4C1BDCBD0D3",
      INIT_1C => X"E2E4E8E3CEC9CECECDCFCFCFCFCFCFCDCBCDD1D1C9CAE7E8DEDCDFDFDBDADBDB",
      INIT_1D => X"DAD9DADCDDDDDFE1E1E1E4E6E7E4E2E0DDD9D9D9DBDCDCDCDCDBDADADBDCDEE0",
      INIT_1E => X"D9DADDDEDDDBD7D8DBDCDCDEDEDEDEDDDCDCDDDCDCDDDCDCDDDEDCDBDBDBDADA",
      INIT_1F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE1E4DFD7D5D6D9E1E7E7E4DEDCDCDAD9D7",
      INIT_20 => X"D9D7DADEDEDDD8D6D5D6DBDFE1DEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_21 => X"C5CAE1E4DEDADAD8D9DBDCDCDCDCDEDDDCDBD9D9D9DADADBDCDEDEDDDDDDDCDB",
      INIT_22 => X"D9DCDEDFDFDFDDDDDBDADADCDDDEE2D6C4C9D1D3D3CDCACED0D0D1D0D0D1CDC9",
      INIT_23 => X"DEDEDEDEDDDCDBDADAD9D8D9DBDFDFDEDDDBDBD9DBDCDCDDDCDCDBD9D6D7D6D7",
      INIT_24 => X"CFCECDCFCFCECECBC7D9E7E0DAD8D6D6D9DBDEDFDEDBDADADBDCDCDCDDDEDEDE",
      INIT_25 => X"CDCDCDCDCDCDCECFD0CFCFCFCFCFCFCFCECDCDCDCDCDCECFCFD0D1D1D0D0D0CF",
      INIT_26 => X"D8D9D9DCDCDDDEDDDDDCDCDCDAD7D9DBDDE4DFC7C0C9CED1D1D0D0CFCDCDCDCD",
      INIT_27 => X"D3CDCBCED0D0CFCECBCACBCECAC7DBE1D9D6D7D8D8D9DBDDDDDDDDDEDDDCD9D8",
      INIT_28 => X"DDD9D7D7D8DAD9D9D9D9DADBDBDCDCDCDCDBDAD9D8D7D7D8D9DADCDDD0CCD1D2",
      INIT_29 => X"D9DADADBDCDCDCDCDDDEDEDEDEDEDEDEDCDBDADAD9D9D8D8D7D6D9DCDFDFE0DF",
      INIT_2A => X"DCDCDCDCDCDCDCDFE3DED7D6D6D6DBE0E2E2DEDCDFDCD7D6D5D6D6D8D9DADAD9",
      INIT_2B => X"D7DBE0E1DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2C => X"DBDBDCDCDDDEDDDCDBD9D9D9DADADBDCDDDEDDDEDDDCDBD9D8DADDDEDCD8D5D5",
      INIT_2D => X"DADADCDEE0E2D3C4CCD1D3D2CCCBCFD0D0D0D0D0D1CCC7C2CBE5E4DCDAD9D8D9",
      INIT_2E => X"D8D8D9DCDFDFDEDCDBDBDADCDCDCDDDCDBDBD9D6D6D5D7DADCDFDFDFDFDDDCDA",
      INIT_2F => X"DEE6DEDAD7D6D6D9DBDEDFDDDADADADBDCDCDCDEDEDEDEDEDEDEDEDCDCDBDAD9",
      INIT_30 => X"CFCFCFCFCFCFCFCECDCDCDCDCDCECFCFCFD1D0D0D0D0CFCFCDCDCFD0CDCCC9C9",
      INIT_31 => X"DBDBDCD9D8DADCDEE6DAC3C2CACFD2D0CFD0CFCDCDCDCDCDCDCDCECECDCED0D0",
      INIT_32 => X"CACCCFC8C9DEE0D8D6D7D8D8D9DBDDDEDEDEDDDCDBD9D8D9D9DADCDCDDDEDDDD",
      INIT_33 => X"D9DADBDBDCDCDCDCDBDAD9D8D7D8D9DADADDDACCCCD0D2D2CCCBCDCFCFCFCECB",
      INIT_34 => X"DEDEDEDEDFDEDDDCDBDADAD9D8D8D8D8D7D9DDDFDFE0DEDBD9D7D8D9DAD9D9D9",
      INIT_35 => X"DED7D6D6D7DDE1E1E0DCDDDFDED9D6D5D6D7D9DADBDBD9D9DADADBDCDCDCDDDE",
      INIT_36 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE0E3",
      INIT_37 => X"DEDCDCD9D9D9DADADBDCDDDFDDDDDDDCDBD9D7DADDDEDDD9D6D5D6DADFE1DEDC",
      INIT_38 => X"D6C3C9D1D3D3CCC9CDD0D0D1D0D0D1CDC9C5C9E0E4DEDAD9D8DADBDCDCDCDCDE",
      INIT_39 => X"DEDDDBDBD9DBDCDCDCDCDCDBD9D6D6D6D7D9DBDEDFDFDFDEDDDBDADADCDDDEE2",
      INIT_3A => X"D6D8DBDEDFDEDADADADBDCDCDCDDDEDEDEDEDEDEDEDDDCDBDAD9D8D8D8DBDFDF",
      INIT_3B => X"CFCECDCDCDCDCDCECFCFD0D1D1D0D0D0CFCFCECDCED0CECDCBC7D9E7DFDAD8D6",
      INIT_3C => X"DBDDE4E0C7C0C8CDD1D1D0D0CFCDCDCDCDCDCDCDCECDCECECFD0CFCFCFCFCFCF",
      INIT_3D => X"E1D9D7D7D8D8D9DBDDDDDDDDDEDDDCD9D8D8D9D9DCDCDCDEDDDDDCDCDCDAD7D9",
      INIT_3E => X"DCDCDBDADAD8D7D7D8DADBDCDDD0CCD0D2D2CDCACDCFCFCFCECBCACBCECAC6DB",
      INIT_3F => X"DDDCDCDADAD9D8D8D8D7D6D8DCDFDFE0E0DDD9D7D7D9DAD9D9D9D9DADBDBDBDC",
      INIT_40 => X"E0E1E2DEDCDFDCD7D6D5D6D6D8D9DADAD9D9DADADADCDCDCDDDEDEDEDEDEDEDE",
      INIT_41 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE0E3DED7D6D6D6DB",
      INIT_42 => X"DCDEDEDDDDDCDBDBD9D8DADDDEDCD7D5D5D6DBE0E1DDDCDCDCDCDCDCDCDCDCDC",
      INIT_43 => X"D0D0D0D0D1D1CCC7C2CBE5E4DCDAD9D8DADBDBDCDCDDDEDDDCDBD9D9D9DADADB",
      INIT_44 => X"DCDBDBD8D6D6D6D8DADCDFDFDFDFDDDCDADADADCDEE0E3D4C3CCD1D3D2CCCACF",
      INIT_45 => X"DBDCDCDCDDDEDEDEDEDEDEDEDDDCDBDADAD9D8D9DCDFDFDEDCDBDBDADBDCDCDD",
      INIT_46 => X"CFCFD1D0D0D0D0D0CFCDCDCFD0CDCCC9C9DEE6DEDAD7D6D6D9DBDEDFDDDADADA",
      INIT_47 => X"D0CFD0CFCDCDCDCDCDCDCDCECDCDCED0D0CFCFCFCFCFCFCFCECDCDCDCDCDCECE",
      INIT_48 => X"DEDEDEDEDCDBD9D8D8D9DADCDCDDDEDDDDDCDBDCD9D7DADBDEE6DBC3C2CACED2",
      INIT_49 => X"DADADDDACCCBD0D1D2CDCBCDCFD0CFCECBCACCCFC8C9DEE0D8D6D7D8D8D9DBDE",
      INIT_4A => X"D8D7D9DDDFDFDFDEDBD9D7D8D9DAD9DADAD9DADBDBDCDCDCDCDBDAD9D8D7D7D9",
      INIT_4B => X"D5D6D7D9DADBDBD9D9D9DADBDCDCDCDDDEDEDEDEDEDFDEDDDCDBDADAD9D8D8D8",
      INIT_4C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE0E3DFD7D6D6D7DDE1E1E0DCDDE0DED9D6",
      INIT_4D => X"DBDADBDBDCDBDAD9D9D9DBDDDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4E => X"E6E5DED9D6D7DADDDEDCDCDCDCDCDCDDDCDCDBDBDCDCDCDCDCDDDDDCDDDDDCDC",
      INIT_4F => X"DCDCDCDCDCDCDCDCDBDBDBDBDCDCDCDBD9DCDFE8E8CDBFC9D0D3D3D0CFCBC2CE",
      INIT_50 => X"DDDDDDDDDCDCDBDBDCDBDADBDCDDDDDDDDDCDCDCDBDCDCDCDCDBDBDBDADADADB",
      INIT_51 => X"CDCACACDD0CBC9D9DDDDDEDCDBDBDADADBDCDCDCDCDCDCDBDCDCDCDCDCDDDDDD",
      INIT_52 => X"CCCBCBCCCCCDCFCFD0CFD0D0D0D0D0CFCDCCCBCBCBCCCCCDCECFD0D0CFD0D1CF",
      INIT_53 => X"DADBDCDCDCDCDDDCDCDCDCDCDEDEDAD8D6D9DBDFE2CDC1CACFD0CFCFCCCBCBCB",
      INIT_54 => X"EAD0BEC7CECFCFD0CEC6C3D6DED7DBDEDEDCDAD8D8DADCDDDCDCDCDDDCDCDBDA",
      INIT_55 => X"DCDAD9D9DADBDBDBDBDBDCDCDCDCDCDCDCDCDBDCDBDADADADBDADBDCDCDCE0E5",
      INIT_56 => X"DBDCDBDBDCDCDCDCDDDDDDDDDDDCDDDDDCDCDBDCDCDBDADADADADBDCDDDEDEDD",
      INIT_57 => X"DCDCDCDCDCDCDCDDDEDDDAD9D9DADCDDDDDDDCDCDDDCDBDAD9D9D9DADBDCDCDC",
      INIT_58 => X"DADCDDDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_59 => X"DCDCDCDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDCDCDBDBDBDCDCDBDAD9D9",
      INIT_5A => X"DBDBDBDCDCDDDBDADCE0EBE5C7BFCCD1D3D2CFCEC8C1D1E7E1DDD9D6D7DBDDDD",
      INIT_5B => X"DBDADBDCDDDEDDDCDCDCDCDBDCDCDCDCDBDCDBDADADADBDCDCDCDCDCDCDCDCDB",
      INIT_5C => X"DEDEDCDBD9DADADBDCDCDCDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDCDCDCDCDC",
      INIT_5D => X"CFD0D0CFCFD0CECDCCCBCBCBCCCCCDCECFD0D0CFD0D1D0CCCACBCFD0C9CCDBDD",
      INIT_5E => X"DCDCDDDEDEDBD8D7DADDE2E1CAC2CBCFCFCFCECBCBCBCBCCCBCBCDCCCBCDCFD0",
      INIT_5F => X"C5C5DBDDD7DDDFDEDCD9D8D9DBDCDDDDDCDDDDDCDCDBDADADBDCDCDCDCDDDCDC",
      INIT_60 => X"DBDCDCDCDCDCDCDCDCDCDCDBDADADADADADBDBDADCDEE5E7CAC0C8CFCFD0D0CD",
      INIT_61 => X"DDDDDDDDDDDDDDDCDCDCDCDBDADADADBDBDBDCDDDFDEDCDCDAD9D9DADBDBDBDB",
      INIT_62 => X"DDDAD9D9DADCDEDDDDDCDCDDDCDBDAD9D9DADBDCDCDCDCDBDCDCDCDCDCDCDDDD",
      INIT_63 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDE",
      INIT_64 => X"DDDCDCDBDCDCDCDCDCDCDDDDDCDDDDDCDCDBDADBDBDCDBDAD9D9D9DBDDDEDCDC",
      INIT_65 => X"DBD9DCDFE8E8CDBFC9D0D3D3D0CFCBC2CDE6E5DED9D6D7DADDDEDCDCDCDCDCDC",
      INIT_66 => X"DCDCDCDCDCDBDBDCDCDCDBDBDBD9DADADADBDCDCDCDCDCDCDCDBDBDBDCDCDCDC",
      INIT_67 => X"DADBDCDCDCDCDCDCDBDCDCDCDCDCDDDDDDDDDDDDDDDDDCDCDBDCDADADBDBDDDD",
      INIT_68 => X"CFCDCCCBCBCBCCCCCDCECED0D1CFD0D1D0CDCACACDD0CBC9D9DDDDDEDCDBDBDA",
      INIT_69 => X"D8D7D9DBDFE1CDC2CACFD0CFCFCCCBCBCBCCCBCBCCCCCDCFCFD0CFD0D0CFD0D0",
      INIT_6A => X"DEDEDCDAD8D9DADCDDDCDCDCDDDCDCDBDADADBDCDCDCDCDCDCDCDCDCDCDEDEDA",
      INIT_6B => X"DCDCDBDBDCDBDADADADBDADBDCDCDCE0E5EAD0BDC7CECFD0D0CEC6C3D6DED7DB",
      INIT_6C => X"DCDCDCDBDCDCDBDADADADADBDCDDDEDFDDDCDAD9D9DADBDBDBDBDBDCDCDCDCDC",
      INIT_6D => X"DDDDDDDCDCDDDCDADAD9D9DADADBDCDCDCDCDCDCDBDCDCDCDCDDDDDDDDDDDDDD",
      INIT_6E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDAD9D9DADC",
      INIT_6F => X"DCDCDCDCDDDCDCDCDBDBDBDCDBDBDAD9D9D9DCDDDEDCDCDCDCDCDCDCDCDCDCDC",
      INIT_70 => X"D1D3D2D0CFC8C1D1E7E1DDD9D6D7DADDDDDCDCDCDCDCDCDCDCDBDBDCDCDCDCDC",
      INIT_71 => X"DBDBDCDBDADADADBDCDCDCDCDCDCDCDCDBDBDBDBDCDCDCDBDADDE0EAE5C7BFCC",
      INIT_72 => X"DCDCDCDCDDDDDDDDDDDDDDDDDCDCDCDBDCDBDADBDCDDDEDDDCDCDCDCDBDCDCDC",
      INIT_73 => X"CECFD0D0CFD0D1D0CDCACBCFD0C9CCDBDDDEDEDCDBDADADADBDCDCDCDCDCDCDC",
      INIT_74 => X"CFCFCFCECBCBCBCBCCCBCBCDCCCBCDCFD0CFD0D0CFD0D0CECDCCCBCBCBCCCCCD",
      INIT_75 => X"DCDCDDDDDCDCDADADADBDCDCDCDDDCDCDCDCDCDDDEDDDBD8D7DBDDE2E2CAC2CB",
      INIT_76 => X"DADADBDBDADBDDE5E7CAC0C8CFCFD0D0CEC4C5DBDDD7DCDFDEDCD9D8D9DBDCDD",
      INIT_77 => X"DADBDCDCDDDEDEDCDBDAD9D9DADBDBDBDBDBDCDCDCDCDCDCDCDCDCDBDADADADA",
      INIT_78 => X"D9D9DADBDCDCDCDCDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDCDCDCDCDBDADADA",
      INIT_79 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDCDAD9D9DADCDDDDDDDCDCDDDCDBDA",
      INIT_7A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7B => X"E8E6DBD7D7D9DDE1E1DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDBDBDCE3E5D5CECFCED3D3CFCFCDC5D1",
      INIT_7D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7E => X"CCC9C8CDD0C9C5DAE3DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7F => X"D1D0CECFCFCFD1CFCFD0CFCFCFCFCFD0D2D4D2D0CFCECCCCCCCDCECFCECCCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DCDCDCDCDCDCDCDCDCDCDCDDE0E2DFDAD6D5D9E4E8D3C7CFD0D0D1D0D2D2D2D2",
      INIT_01 => X"E7D4CBCECCCECFCFCFCDCBDADED9DADEE1E0DCD9DADCDCDCDCDCDCDCDCDCDCDC",
      INIT_02 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDAD9DBE2",
      INIT_03 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_04 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_05 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_06 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_07 => X"DCDCDCDCDCDCDCDBDBDDE6E4CFCCCECFD4D2CDD0CBC5D4EAE4DAD7D7DADEE1E0",
      INIT_08 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_09 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0A => X"D0CFCFCFCFCFD0D3D3D2D1CFCECDCCCDCFCECECDCDCFCFCBC8C9CED0C8CADFE1",
      INIT_0B => X"DCDCDEE1E1DDD9D6D5DAE6E5CFC6CFCFD0D1D0D1D2D2D2D1CFCFCFCFCFD1CFCF",
      INIT_0C => X"CDCCDDDDD8DADFE1DFDBD9DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9D9DCE3E5CFCCCDCCCFD0CED0",
      INIT_0E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_10 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_11 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_12 => X"DCDBDBDCE3E4D4CECECED3D3CFCFCDC5D1E8E6DBD7D7DADDE1E0DDDCDCDCDCDC",
      INIT_13 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_14 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_15 => X"D0D2D3D2D1CFCECDCCCCCDCECFCECCCFCFCCC9C8CDD0C9C4DBE2DDDCDCDCDCDC",
      INIT_16 => X"DAD7D5D8E4E7D2C7CFD0D0D1D1D2D2D2D2D2D0CECFCFCFD1D0CFD0CFCFCFCFCF",
      INIT_17 => X"DEE1E0DCD9D9DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE1E2DF",
      INIT_18 => X"DCDCDCDCDCDCDCDCDCDCDCDCDBD9D9DBE2E7D4CBCECCCECFCFCECDCAD9DED9DA",
      INIT_19 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1D => X"CED3D2CED0CBC4D4EAE4DAD7D8DBDEE1E0DDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDDE6E4D0CBCD",
      INIT_1F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_20 => X"CDCECFCECDCCCFCFCBC8C9CED0C8CADFE2DDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_21 => X"CFD0D1D0D1D2D2D2D1CFCFCFCFCFD1CFCFD0CFCFCFCFCFD0D3D3D2D1CFCECDCD",
      INIT_22 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEE1E1DDD9D6D5DAE6E5CFC6CE",
      INIT_23 => X"DCDCDCDAD9D9DBE3E5CFCCCDCCCFCFCED0CCCCDEDED8DBDFE1DFDBD9DADCDCDC",
      INIT_24 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_25 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_26 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_27 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_28 => X"DEDBD9D9DADCDFE1E1DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_29 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8D6D9E0E5ECDCC5C9CCC8D3E4E2DE",
      INIT_2A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2B => X"D1CFD0D3D4C8C6DDE2DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2C => X"D6D5D3D3D4D4D2CFCECCC9C9C9C9CBCDD2D3D2D1CFCECDCECFCFD1D0CDCACED1",
      INIT_2D => X"DCDCDCDCDCDCDCDCDCDCDCDDE0E2DFDCD9D8D8DCE0E0E4E6D3C8CDD1D4D6D7D6",
      INIT_2E => X"DEE5EEE0C7C7CCC6CBE6EAE2D9D9DCDFE1E0DCD8DADCDCDCDCDCDCDCDCDCDCDC",
      INIT_2F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8D7D6D8",
      INIT_30 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_31 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_32 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_33 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_34 => X"DCDCDCDCDCDCDCD9D7D6DBE1E7EBD4C5CBCCC8D6E3E0DEDDDBDAD9DADCDFE1E0",
      INIT_35 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_36 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_37 => X"CBC9C9C9C9CBCDD1D2D2D1CFCECECFCECFD0CFCBCACFD1D0CECFD4D3C7CBE1E2",
      INIT_38 => X"DCDCDDE1E1DEDBD9D7D8DBDFE1E5E3CDC8CED2D5D7D7D6D5D4D3D3D4D3D1CECE",
      INIT_39 => X"E8E8DED8DADDE0E1DFDAD8DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8D8D7D9DFE7EDD7C2C8CCC4D0",
      INIT_3B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3F => X"DCD9D8D6D9DFE6ECDCC6C9CCC8D2E3E2DFDEDCD9D9DADCDFE1E0DDDCDCDCDCDC",
      INIT_40 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_41 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_42 => X"CDD1D4D2D1CFCDCDCECFCFD1D0CDCACED1D1CFD0D3D4C9C6DDE2DDDCDCDCDCDC",
      INIT_43 => X"DCD9D8D8DCDFE0E4E7D3C7CDD1D4D7D7D7D6D5D3D3D4D4D2CFCECCC9C9C9C9CB",
      INIT_44 => X"DFE1E0DCD8D9DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE0E2DF",
      INIT_45 => X"DCDCDCDCDCDCDCDCDCDCDCDCDAD8D7D6D8DEE5EEDFC7C7CCC5CBE6EAE2DAD9DC",
      INIT_46 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_47 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_48 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_49 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4A => X"C5CACCC8D5E3E0DEDDDBD9D9DADDDFE1E0DDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD9D7D6DBE1E7EBD4",
      INIT_4C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4D => X"CFCFD1CFCBCACFD1D0CECFD4D3C6CBE1E2DDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4E => X"CDC8CED2D5D6D7D6D6D4D3D3D5D4D1CECDCCC9C9C9C9CBCED1D3D2D1CFCDCECF",
      INIT_4F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE1E1DEDBD8D7D8DBDFE1E5E4",
      INIT_50 => X"DCDCDCDAD8D8D7D9DFE7EDD8C2C8CCC4D0E7E8DFD9DADDE0E1DFDBD8DADCDCDC",
      INIT_51 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_52 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_53 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_54 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_55 => X"D9D8D9D9DADCDFE1E0DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_56 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8D6D5D9E2E8D5BDC0C5C3CEDEDEDA",
      INIT_57 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_58 => X"D4D6D7D6D4C6C4DDE2DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_59 => X"D2D2D3D4D6D6D0CCC8C4C0BFC0C2C6C7C7C6C6C7C7C8CACBCFD0D2D6D1CDD0D2",
      INIT_5A => X"DCDCDCDCDCDCDCDCDCDCDCDCDFE1DEDCDBDAD9D9DADADDDFCEC4C8C9CACECFD0",
      INIT_5B => X"D8E1EEDDC0C0C6BEC4E2E9DED9DADDE1E2DFDBD7D9DCDCDCDCDCDCDCDCDCDCDC",
      INIT_5C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D5D5",
      INIT_5D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_60 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_61 => X"DCDCDCDCDCDCDCD9D7D6D6DAE4E6CDBCC2C5C4D1DFDDDAD9D8D9DADADDDFE0DF",
      INIT_62 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_63 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_64 => X"C2C0C0C0C3C6C7C6C6C6C7C7C8CACCD0D0D3D5CFCDD0D3D5D6D7D6D2C4C8DFE2",
      INIT_65 => X"DCDCDCDFE1DEDBDADAD9D9DADBDEDCC8C4C8C9CBCFCFD0D2D2D3D4D6D5CECBC7",
      INIT_66 => X"E4E6DCD9D9DEE1E1DEDAD7DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_67 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D5D5D9E4EAD3BCC2C5BDC8",
      INIT_68 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_69 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6C => X"DCDAD8D6D5D9E2E9D6BDC0C5C3CDDEDEDAD9D8D9D9DADDDFE1E0DDDCDCDCDCDC",
      INIT_6D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6F => X"C7C7C6C6C7C7C8CACBCFD0D2D5D1CDCFD2D5D6D7D6D4C7C4DDE3DEDCDCDCDCDC",
      INIT_70 => X"DCDBDAD9D9DADBDDE0CEC4C7C9CACECFD0D2D3D3D4D6D6D0CBC8C3C0BFC0C2C6",
      INIT_71 => X"E1E2DFDBD7D9DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEE1DF",
      INIT_72 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D6D5D8E0EDDDC0C0C6BFC3E2E8DFD9D9DD",
      INIT_73 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_74 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_75 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_76 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_77 => X"BCC2C5C4D1DFDDDAD9D8D9DADBDDDFE0DFDDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_78 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8D6D6DAE4E7CD",
      INIT_79 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7A => X"D0D0D3D5CFCDD0D2D5D6D6D7D2C4C8DEE2DDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7B => X"C8C5C8C9CBCFCFD0D2D3D3D4D6D4CECBC7C2C0C0C1C3C6C7C6C6C6C7C7C8CACC",
      INIT_7C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFE0DEDCDADAD9D9DADBDEDC",
      INIT_7D => X"DCDCDCDCDBD8D6D5D9E4EAD3BCC2C5BDC7E4E7DCDAD9DEE2E1DEDAD8DADCDCDC",
      INIT_7E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_01 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_02 => X"D9D9DCDCDCDCDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_03 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D6D6DBDEDAD4D7DDDEDBD9D6D6",
      INIT_04 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_05 => X"D3D4D3CDD2DDD6DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_06 => X"CACAC9CACACAC6D6E2DDD7D6D7D9DCDDD8D4D4D7DDE1DFCDC5CACDD3D0CCCED0",
      INIT_07 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDDDCDCDCDDDCDADAD8D6DADCDFD3C2C2C7C8CA",
      INIT_08 => X"D5D9E2E1D8DBDFDBD5DADDD9D8DADEE1E1DEDAD9DADCDCDCDCDCDCDCDCDCDCDC",
      INIT_09 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDCD9D6",
      INIT_0A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0E => X"DCDCDCDCDCDCDCDCDCDAD6D6DBDDD8D3D8DDDDD9D9D7D7D9D9DCDCDCDCDDDDDD",
      INIT_0F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_10 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_11 => X"D8D6D6D7D9DCDDD9D4D5D8DDE0DBC9C6CBD0D3CFCCCED0D3D4D3CFD5DBD6DADC",
      INIT_12 => X"DCDCDCDCDDDCDCDCDCDCDADAD7D7DADBDECEC0C4C8C9CACACACACACBC9C8DBE0",
      INIT_13 => X"DBDCDAD8DBDFE1E0DCD9D9DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_14 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDBD7D5D6DBE2DCD7DDDEDAD6",
      INIT_15 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_16 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_17 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_18 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_19 => X"DCDCDBD9D6D6DBDEDAD4D7DCDEDBD9D6D6D9D9DCDCDCDCDDDDDCDCDCDCDCDCDC",
      INIT_1A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1C => X"DCD8D4D4D8DDE1DFCDC5CACDD3D0CCCED0D3D4D3CDD2DCD7DADDDCDCDCDCDCDC",
      INIT_1D => X"DCDCDDDCDADAD8D6DADDE0D4C2C2C7C8CACACACACACACAC6D5E1DDD7D6D7D9DC",
      INIT_1E => X"E1E1DDDAD9DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDD",
      INIT_1F => X"DCDCDCDCDCDCDCDCDCDCDCDCDEDFDCD9D6D5D9E2E1D8DBDEDBD5DADDDAD8DADE",
      INIT_20 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_21 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_22 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_23 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_24 => X"D3D8DDDDD9D9D7D7D9D9DCDDDCDCDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_25 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD9D6D6DADDD8",
      INIT_26 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_27 => X"C6CBD0D3CFCCCDD0D3D4D3CFD5DCD5DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_28 => X"DBDECDC0C4C8C9CACACAC9CACBC9C8DBE0D8D6D6D8D9DDDDD9D4D5D8DDE0DBC9",
      INIT_29 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDCDCDCDBDADAD7D7DA",
      INIT_2A => X"DCDCDCDEDEDBD8D5D6DBE2DCD7DCDEDAD6DBDCDAD9DBDFE1E0DDD9D9DADCDCDC",
      INIT_2B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2F => X"DDDFE0DFDDDCDAD9DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_30 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE1DFDBD8D7D7DDE4E8EAEBE5DCDADB",
      INIT_31 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_32 => X"CDD0CDC5CEE9E1D7D8DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_33 => X"CBC4BFBEC0BEBEDAEDEAE4E3E4E6E8E8E4E1E1E4E9EFECCCBBBFC4C8CACACACB",
      INIT_34 => X"DCDCDCDCDCDCDCDCDCDCDCDCDAD9DBDCDEDFDFDFDEDDDBDDE9F2DBC1C5CDD0D0",
      INIT_35 => X"D5D6DBE1E5E9EBE9DFD9D8D8DADBDDDFDFDDDAD9DBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_36 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEE2E2DDD8",
      INIT_37 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_38 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_39 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3A => X"DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3B => X"DCDCDCDCDCDCDCE0E2DFDAD7D7D9DFE4E8EBEAE2DCDBDCDDDFE0DFDDDBDAD9DA",
      INIT_3C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3D => X"DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3E => X"E7E4E4E4E6E9EAE6E1E1E5E9EEE5C6BBC0C5CACBCACBCBCED0CCC3D1E9DED7D8",
      INIT_3F => X"DCDCDBD8D8DBDDDEDEE0DFDEDCDBDEEAEFD2BCC7CFD1CFC9C3C1C0C1BDC2E0EC",
      INIT_40 => X"D9D8D8D9DBDEDFDFDCD9D9DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_41 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE2E1DCD7D5D7DCE2E6EAEBE8DF",
      INIT_42 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_43 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_44 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_45 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_46 => X"DCDFE1E0DBD8D7D8DEE4E8EBEBE5DDD9DADDDFE0DFDEDCDAD9D9DBDCDCDCDCDC",
      INIT_47 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_48 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_49 => X"E8E4E1E1E4E9EFECCDBBBFC4C8CACACACCCED0CDC5CEE9E1D7D8DCDCDCDCDCDC",
      INIT_4A => X"DCDEDFDFDFDEDDDBDDE9F2DBC1C5CCD0D0CAC4BFBEC0BDBEDAEDEAE4E4E4E5E8",
      INIT_4B => X"DFDFDCD9D9DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9DB",
      INIT_4C => X"DCDCDCDCDCDCDCDCDCDCDCDCDEE2E1DED8D5D6DBE0E6E9EBE9DFD9D8D8DADBDE",
      INIT_4D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_50 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_51 => X"E4E8EBEAE2DBDBDCDDDFE0DFDDDBDAD9DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_52 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE0E2DFDAD7D7D9DF",
      INIT_53 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_54 => X"BBC1C6CACBCACACBCED0CCC2D1EADED7D8DBDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_55 => X"EAEFD3BCC7CED1CFC9C3C1C0C1BDC1DFECE7E4E4E5E6E9EAE6E1E1E5E9EEE5C6",
      INIT_56 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D8DADCDEDEE0DFDEDDDBDE",
      INIT_57 => X"DCDCDCDFE2E1DCD8D6D7DCE1E6EAEBE9DFD9D8D8D9DCDEDFDFDCD9D9DADCDCDC",
      INIT_58 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_59 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5C => X"E0E3E1DFDEDCD9D9D9DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE0E3E3DEDAD7D7DADBDDDEDEDFE0E1E1",
      INIT_5E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5F => X"D0D3CEC5CDE5E1DBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_60 => X"CDC8D6DBD8D7D6DDDFDAD8D7D8DADCDEDEDEDEDEDFE1E1D7D1D2D8DAD5CECECD",
      INIT_61 => X"DCDCDCDCDCDCDCDCDCDCDCDCDAD9DADCDEDFE0E2E1E0E0E1E3E7D5C0CCD6D8D7",
      INIT_62 => X"D6D5D8DBDDDDDEDDD9D6D9D9DBDCDCDDDCDBDBDBDBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_63 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE4E4E1DA",
      INIT_64 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_65 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_66 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_67 => X"DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_68 => X"DCDCDCDCDCDCDCE1E4E2DDD9D7D7DADCDDDEDEDFE0E1E0E1E3E0DFDEDBD9D9D9",
      INIT_69 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6B => X"DBD8D7D8DBDCDEDFDFDFDFDFE2E0D6D1D3D9DDD3CCCDCDD1D3CCC4D1E6DFDBDB",
      INIT_6C => X"DCDCDBD8D7DADDDEDFE0E3E1E0E1E1E5E7CFBFCED7D8D6CCC9D9DBD9D7D6DDDE",
      INIT_6D => X"D8D9D9DBDCDDDDDDDBDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE0E5E4DED9D6D6D9DCDDDDDEDCD8",
      INIT_6F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_70 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_71 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_72 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_73 => X"DCE0E4E3DFDAD8D7DADCDDDEDEDFE0E1E0E0E3E1DFDEDCD9D9D9DBDCDCDCDCDC",
      INIT_74 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_75 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_76 => X"DEDFDEDEDEDFE1E2D8D2D2D8DBD5CECECDD0D3CEC5CDE5E2DBDBDCDCDCDCDCDC",
      INIT_77 => X"DCDEDFE0E2E2E0E1E1E3E8D5C1CBD6D8D7CEC8D5DBD9D8D6DDDFDAD8D7D8DADC",
      INIT_78 => X"DDDDDBDBDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9D9",
      INIT_79 => X"DCDCDCDCDCDCDCDCDCDCDCDCDFE4E4E1DAD6D5D8DBDDDDDEDDD9D7D9D9DBDCDD",
      INIT_7A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7E => X"DCDDDEDEDFE0E1E0E1E3E0DFDEDBD9D9D9DBDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE1E4E2DDD9D7D7DA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_01 => X"D1D4D9DDD4CCCDCDD1D3CCC4D1E6DFDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_02 => X"E5E7CFBFCED7D8D6CCCAD9DBD8D7D6DCDEDBD8D7D9DBDCDEDFDFDFDFE0E2E0D6",
      INIT_03 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8D7DADCDEDFE1E2E1E0E1E1",
      INIT_04 => X"DCDCDCE0E5E4DED9D6D6D9DBDDDDDEDCD8D7D9D9DBDCDDDDDDDBDBDBDCDCDCDC",
      INIT_05 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_06 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_07 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_08 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_09 => X"E0E0DFDEDCDCDBDADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE2E1DEDAD9D9DBDCDBDAD9DCE1E3E1",
      INIT_0B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0C => X"CACECBC1CBE5E8E6E3DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0D => X"C6C3DFECE3E3E3DDD8D6D6D6D6D8D9DBDEE1E0DFDDDCDBDCDDDDDEE0D5C9CBC8",
      INIT_0E => X"DCDCDCDCDCDCDCDCDCDCDCDCDADADADCDCDDDFE0E0E0E2E2E1E3D0BCC8D2D2D1",
      INIT_0F => X"D8D7D8DADAD9D8D8D9D9DADBDCDCDCDBDADBDCDDDDDCDCDCDCDCDCDCDCDCDCDC",
      INIT_10 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEE2E2DED9",
      INIT_11 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_12 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_13 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_14 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_15 => X"DCDCDCDCDCDCDCE0E2E1DEDAD9DADCDCDBD9D9DDE2E2E0E0E0DEDDDCDCDADADB",
      INIT_16 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_17 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_18 => X"D6D6D6D7D8D9DBDFE2E1DFDDDCDCDCDDDDDEE1D2C8C9C8CCCFCAC3D2E7E7E6E2",
      INIT_19 => X"DCDCDBDAD9DBDCDCDDDFE1E1E1E3E1E2E2CBBCCAD2D2D1C4C7E5EAE3E4E2DCD8",
      INIT_1A => X"DADBDBDCDCDBDADADBDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE3E1DCDAD9D7D9DADADAD9D8D9",
      INIT_1C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_20 => X"DCDFE2E1DEDAD8DADBDCDBDAD9DCE1E3E1E0E0DFDEDCDCDBDADBDCDCDCDCDCDC",
      INIT_21 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_22 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_23 => X"DBDEE1E0DFDDDCDBDCDDDDDEE0D6C9CBC8CACFCCC2CBE5E8E6E3DEDCDCDCDCDC",
      INIT_24 => X"DCDCDDDFE0E0E1E2E1E1E3D1BDC7D1D2D1C6C3DFECE4E3E4DDD8D6D6D6D6D8D9",
      INIT_25 => X"DBDADBDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADA",
      INIT_26 => X"DCDCDCDCDCDCDCDCDCDCDCDCDEE2E2DEDAD8D7D9DADAD9D8D8D9D9DADBDCDCDB",
      INIT_27 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_28 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_29 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2B => X"DCDBD9D9DDE2E2E0E0E0DFDEDCDCDBDADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE0E2E1DEDAD9DADB",
      INIT_2D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2E => X"DDDDDEE1D2C7C9C8CCCFCAC3D3E7E7E6E2DDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2F => X"E2E1CBBDCAD2D2D1C4C7E5EAE3E4E3DCD8D6D6D6D7D8D9DBDFE1E1DFDEDCDBDC",
      INIT_30 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9DADCDCDEDFE1E1E1E2E1",
      INIT_31 => X"DCDCDCDFE2E1DCDAD8D7D9DADADAD9D9D9D9DBDBDCDCDBDADADBDDDDDDDCDCDC",
      INIT_32 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_33 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_34 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_35 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_36 => X"DCDCDBDBDCDCDEDFDFDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_37 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDCDBDADADEE0E1E0DDDBDCDEDEDD",
      INIT_38 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_39 => X"CDD2D4CCCEDCE1E5E3DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3A => X"C8C6DBE4DEDCDEDBDADBDCDCDBDADBDCDDDEDEDDDDDCDAD9D9DBDCDDD7CECDCA",
      INIT_3B => X"DCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDCDCDBDBDCDCDDDDDEE0E3D4C5CBD1D1CE",
      INIT_3C => X"DADADCDDDDDBD7D8DADDDDDEDEDDDAD8D9DBDEDFDEDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D8",
      INIT_3E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_40 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_41 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_42 => X"DCDCDCDCDCDCDCDDDCDCDBDBDBDFE0E1DFDBDADDDFDEDDDCDBDBDBDCDDDDDEDE",
      INIT_43 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_44 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_45 => X"DCDCDBDBDBDBDCDDDEDEDDDCDBDAD9D9DCDCDED5CFCECBCFD3D3CBD0DEE1E6E2",
      INIT_46 => X"DCDCDCDDDEDDDCDBDBDBDCDCDDDEDFE1E1CFC4CDD2D0CEC5CAE0E3DDDDDEDBDB",
      INIT_47 => X"DDDEDEDEDCD9D8D9DBDFDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_48 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8D9DADADCDDDDDBD8D8DB",
      INIT_49 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4D => X"DCDDDDDCDBDADADEE0E1E0DDDADCDEDEDDDCDCDBDBDCDCDEDFDEDDDCDCDCDCDC",
      INIT_4E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_50 => X"DCDDDEDEDDDDDCDAD9D9DBDBDDD7CECDCACDD2D5CCCEDCE1E6E3DDDCDCDCDCDC",
      INIT_51 => X"DCDCDBDBDCDCDDDDDFE0E3D4C5CBD2D1CEC8C6DBE4DEDDDDDBDADCDCDCDBDADA",
      INIT_52 => X"D8D9DBDEDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDD",
      INIT_53 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D8DADADCDDDDDBD7D8DADDDDDEDDDCD9",
      INIT_54 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_55 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_56 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_57 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_58 => X"E1DFDBDADDDFDEDDDCDBDBDBDCDDDDDEDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_59 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDCDBDBDBDFE0",
      INIT_5A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5B => X"DADCDBDED6CFCFCBCFD3D3CAD1DEE1E6E2DCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5C => X"E1E1D0C5CDD2D0CEC6CAE0E3DDDDDDDBDBDCDCDBDBDBDBDCDDDEDEDDDCDBDAD9",
      INIT_5D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDEDDDCDBDADBDCDCDDDEDF",
      INIT_5E => X"DCDCDCDCDCDAD9D9DADADDDDDDDBD9D9DBDDDDDEDEDCD9D8D9DBDFDFDEDCDCDC",
      INIT_5F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_60 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_61 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_62 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDCDCDDDEDDDCDC",
      INIT_63 => X"DADAD9DADCDDDFE1E1DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_64 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9D9DADCE0E1E1E1E0DDDBDBDADA",
      INIT_65 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_66 => X"DFE3E4DED7D6D8DCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_67 => X"DBDADDDFDDDBDBDBDCDEE0DFDFDFDDDCDBDBDCDBDBDCDBDCDCDEE0E3E3E1DDDB",
      INIT_68 => X"DCDCDCDCDCDCDCDCDCDCDCDCDEE1DFDCDCDADADADADADADCDFE1E0DEDEDFDEDC",
      INIT_69 => X"DADBDEDFDFDDDAD9DCDFDFDFDFDDD9D9D9DBDEDFDEDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDCDCDCDCDCDBD8D6D7D9",
      INIT_6B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDCDCDDDEDDDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6E => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6F => X"DCDCDCDCDCDCDCDBD9D8D9DBDDE0E1E1E1DFDCDBDBDBDADADAD9DADCDEDFE0E0",
      INIT_70 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_71 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_72 => X"DFDFDFE0DFDDDCDBDCDBDBDCDCDCDCDDDFE2E3E3E1DEDCE1E4E4DCD5D6D8DDDD",
      INIT_73 => X"DCDCDCDFE0DEDCDAD9DADAD9DADBDDE0E1DEDDDEDFDDDCDBDBDDDFDCDCDBDBDC",
      INIT_74 => X"DFDFDFDFDCD9D9D9DCDEDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_75 => X"DCDCDCDCDCDCDCDCDCDDDDDEDDDCDCDCDCDCDBD8D6D8D9DADCDEDFDFDDDADADD",
      INIT_76 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_77 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_78 => X"DCDCDCDCDCDCDCDDDDDDDDDCDDDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_79 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7A => X"DCDCDAD9D9DADCDFE0E1E1E0DDDBDBDADADADAD9DADCDDDFE1E0DDDCDCDCDCDC",
      INIT_7B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7D => X"DCDBDBDCDBDBDCDCDCDDDEE0E3E3E2DDDBDFE3E4DFD7D6D8DCDDDCDCDCDCDCDC",
      INIT_7E => X"DCDBDAD9DADADADADCDFE1E0DEDEDFDEDCDADBDDDFDDDBDBDBDCDFE0DFDFDFDE",
      INIT_7F => X"D8D9DBDEDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEE1DE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DCDCDCDCDDDEDDDCDCDCDCDCDBD9D7D7DADBDBDEDFDFDDDAD9DCDFDFDFDFDCD9",
      INIT_01 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_02 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_03 => X"DDDCDCDDDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_04 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDE",
      INIT_05 => X"E1E1DFDCDBDBDADADADAD9DADCDEDFE0E0DDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_06 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D9D9DBDDE0E0",
      INIT_07 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_08 => X"DDDFE1E3E3E1DEDDE1E5E4DCD5D6D8DDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_09 => X"E0E1DFDDDEDFDDDCDBDBDEDFDCDCDBDBDCDFE0DFE0DEDDDCDBDBDBDBDBDCDCDC",
      INIT_0A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFE0DEDCDAD9DADAD9DADBDD",
      INIT_0B => X"DCDCDCDBD8D6D7D9DADCDEDFDEDCDADADDDFDFDFDFDCD9D9D9DCDFDFDEDCDCDC",
      INIT_0C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDDDCDC",
      INIT_0D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0F => X"DCDCDCDCDCDCDCDCDCDCDCDCDDDEDCDCDCDCDADADBDCDEDFDFDCDDDFE1DFDDDC",
      INIT_10 => X"DBDBDBDBDCDCDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_11 => X"DCDBDBDBDCDCDCDCDCDCDDDEDEDEDEDDDCDBDBDBDBDCDDDDDDDDDDDCDBDBDBDB",
      INIT_12 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDBDCDCDCDB",
      INIT_13 => X"DEE0DFDDDAD9DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_14 => X"DFDDDBDBDCDCDBDBDBDCDEDFE0DFDDDBDBDCDCDCDCDCDCDCDDDDDEDEDEDEDDDD",
      INIT_15 => X"DCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDCDCDBDBDBDBDBDBDCDDDDDEE0E0DFDFDF",
      INIT_16 => X"DBDCDCDDDDDCDCDBDCDDDDDDDDDCDBDBDBDCDCDDDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_17 => X"DCDCDBDADBDBDCDCDCDEDEDCDCDCDBDBDBDCDEDFE0DFDDDBDBDCDCDCDADADBDB",
      INIT_18 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_19 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1A => X"DCDCDCDDDEDDDCDCDBDADADCDCDEDFDEDCDDDFE0DFDDDCDADADCDDDEDCDCDCDC",
      INIT_1B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1C => X"DCDDDEDEDEDEDDDCDBDBDBDCDCDDDDDDDDDDDCDBDBDBDBDBDBDBDCDCDCDDDDDD",
      INIT_1D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDBDCDCDCDCDCDBDBDBDBDCDCDCDC",
      INIT_1E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1F => X"DDDDDEE0DEDCDCDBDCDCDBDCDCDCDDDDDDDEDEDFDEDDDDDFE0DFDCD9D9DADBDC",
      INIT_20 => X"DCDCDCDDDDDDDCDCDBDBDBDBDBDBDCDDDDDEE0E0DFDFDFDEDDDBDBDCDCDBDBDB",
      INIT_21 => X"DDDDDDDDDCDBDBDBDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_22 => X"DEDDDCDCDCDBDBDBDCDEE0E1DEDCDCDBDBDCDCDADADBDBDBDCDCDDDDDCDCDBDC",
      INIT_23 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDBDBDCDCDD",
      INIT_24 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_25 => X"DCDCDCDADADBDCDEDFDEDCDCDFE0DFDDDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_26 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDC",
      INIT_27 => X"DDDCDBDBDBDBDCDDDDDDDDDDDDDCDBDBDBDBDBDBDBDCDCDDDDDDDCDCDCDCDCDC",
      INIT_28 => X"DCDCDCDCDCDCDCDCDCDCDBDBDBDCDCDCDBDCDBDBDBDCDCDCDCDCDCDDDEDEDEDE",
      INIT_29 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2A => X"DCDBDCDCDBDCDCDCDCDDDDDEDEDEDEDDDDDEE0DFDDDAD9D9DBDCDCDCDCDCDCDC",
      INIT_2B => X"DCDCDBDBDBDBDBDBDCDDDDDEE0E0DFDFDFDEDDDBDBDCDCDBDBDBDCDDDFE0DFDD",
      INIT_2C => X"DBDBDCDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDD",
      INIT_2D => X"DBDBDCDDDFE0DFDDDBDBDCDCDCDBDADBDBDBDCDCDDDDDDDCDCDCDDDDDDDDDCDB",
      INIT_2E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADBDBDCDCDCDEDEDCDCDCDB",
      INIT_2F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_30 => X"DEDCDDDFE0DFDDDCDAD9DCDDDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_31 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDCDCDBDADADCDCDEDF",
      INIT_32 => X"DDDDDDDCDCDBDBDBDBDBDBDCDCDCDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_33 => X"DCDBDBDBDCDCDBDCDCDBDBDBDBDBDCDCDCDCDDDEDEDEDEDCDCDBDBDBDBDCDDDD",
      INIT_34 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_35 => X"DDDDDEDEDEDEDDDDDEE0DFDCD9D9DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_36 => X"DDDDDEE0E0DFDFDFDEDDDBDBDCDCDBDBDBDCDDDEE0DEDCDBDBDCDCDBDCDCDCDD",
      INIT_37 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDCDCDCDBDBDBDBDBDBDC",
      INIT_38 => X"DBDBDCDCDADADBDBDBDCDCDDDDDDDCDBDCDDDDDDDDDCDBDBDBDCDDDDDCDCDCDC",
      INIT_39 => X"DCDCDCDCDCDCDCDCDCDCDBDADBDBDCDCDCDEDDDCDCDCDBDBDBDCDEE0E1DEDCDC",
      INIT_3A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3B => X"DADCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDAD9DBDCDEDFDEDCDDDFE0E0DDDC",
      INIT_3D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3E => X"DAD9D9D9DBDCDCDCDCDCDCDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D9DADCDCDBDA",
      INIT_40 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_41 => X"DDDCDADADCDCDCDBDBDADCDEDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_42 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDEDE",
      INIT_43 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_44 => X"DCDCDBDADADADBDCDCDCDCDCDCDBDAD9D9DBDEE0E0DEDCDBDBDBDDDDDCDCDCDC",
      INIT_45 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_46 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_47 => X"DCDCDCDCDCDCDCDCDBD9D9DBDDDFDFDEDCDDDFE0E0DDDBD8D9DCDEDFDDDCDCDC",
      INIT_48 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_49 => X"DCDCDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D9DADCDCDBDBDBD9D9D9DADBDCDCDC",
      INIT_4B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4C => X"DBDCDDDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDEDEDDDCDADADCDCDBDBDB",
      INIT_4E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4F => X"DCDCDCDCDBDAD9DADCDEE0E0DEDCDBDADBDDDDDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_50 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADADADCDCDC",
      INIT_51 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_52 => X"DCDCDBDAD9DBDCDEDFDEDCDDDFE0E0DEDCDDDEDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_53 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_54 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_55 => X"DCDCDCDCDCDCDCDCDCDBDAD9DADCDCDBDADBD9D9D9DBDCDCDCDCDCDCDCDDDDDC",
      INIT_56 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_57 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_58 => X"DCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDEDEDDDCDADADBDCDCDBDBDADBDEDFDDDC",
      INIT_59 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5A => X"D9DADBDEE0E0DFDCDBDADBDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADADADBDCDCDCDCDCDCDCDA",
      INIT_5C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5D => X"DDDCDDDFE0E0DDDBD8D8DCDEDFDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D9DBDDDFDF",
      INIT_5F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_60 => X"DBD9D9DADCDCDBDBDAD9D9D9DADBDCDCDCDCDCDCDDDDDCDCDCDCDCDCDCDCDCDC",
      INIT_61 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_62 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_63 => X"DCDCDCDDDFDFDEDEDDDCDADADCDCDBDBDBDADCDDDEDDDCDCDCDCDCDCDCDCDCDC",
      INIT_64 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_65 => X"DADADDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_66 => X"DCDCDCDCDCDCDCDCDCDCDBDBDADBDCDCDCDCDCDCDCDBD9D9DADCDEE0E0DEDCDC",
      INIT_67 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_68 => X"D9DCDDDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_69 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDCDCDDDDDCDBDCDEE0E0DEDA",
      INIT_6A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6B => X"DDDCDCDDDCDCDCDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDDDEDDDDDD",
      INIT_6D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6E => X"DBDCDBDCDCDBDBDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDCDDDCDBDA",
      INIT_70 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_71 => X"DCDCDCDDDDDEDFDFDFDFDFDFDFDFDEDDDCDCDDDDDDDCDCDCDCDCDDDEDCDCDCDC",
      INIT_72 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_73 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_74 => X"DCDCDCDCDCDCDCDCDCDBDBDCDCDDDDDBDADBDEE0DFDDD9D8D9DCDFDFDDDCDCDC",
      INIT_75 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_76 => X"DBDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_77 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDEDDDDDDDDDCDCDDDDDCDCDCDB",
      INIT_78 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_79 => X"DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDCDDDCDADADBDCDBDCDCDBDCDCDB",
      INIT_7B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7C => X"DFDFDFDFDFDEDCDCDCDCDDDDDCDCDCDCDCDDDEDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDFDFDF",
      INIT_7E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7F => X"DCDCDCDBDBDCDCDDDDDCDBDCDEE0E0DEDBDDDEDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_01 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_02 => X"DCDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDCDCDDDCDCDCDCDBDCDCDCDCDCDC",
      INIT_03 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_04 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_05 => X"DCDCDCDCDCDCDCDCDCDDDEDDDCDDDCDBDADBDCDCDCDCDBDBDCDBDBDCDCDCDCDC",
      INIT_06 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_07 => X"DDDCDCDDDDDDDDDCDCDCDCDDDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_08 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDEDFDFDFDFDFDFDFDFDE",
      INIT_09 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0A => X"DBDADBDEE0E0DDD9D8D8DCDEDFDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDCDCDDDD",
      INIT_0C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0D => X"DCDDDCDDDEDDDDDDDDDCDCDDDDDCDCDBDBDBDCDCDBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_10 => X"DDDEDDDCDDDCDBDADCDCDBDCDCDBDBDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_11 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_12 => X"DCDCDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_13 => X"DCDCDCDCDCDCDCDCDCDCDCDCDEDEDFDFDFDFDFDFDFDFDEDCDCDCDCDDDDDCDCDC",
      INIT_14 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_15 => X"D9DADCDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_16 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDBDCDCDCDDDDDDDDDDDDDDDCDADCDEE0E0DDDA",
      INIT_17 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_18 => X"DEDFDFDFDEDCDCDCDCDCDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_19 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDFDFDFDFDEDEDE",
      INIT_1A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1B => X"DBDDDFDFDDDADBDDDDDCDCDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDFDEDDDCDBDAD9",
      INIT_1D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1E => X"DCDCDDDEDFE0E0E1E1E1E1E1E1E1E0E0DEDCDCDBDBDCDCDDDDDDDDDCDCDCDCDC",
      INIT_1F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDCDCDCDCDCDCDC",
      INIT_20 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_21 => X"DCDCDCDCDBDCDCDCDDDDDDDDDDDDDCDBDADADEE0DFDDD9D8D9DCDFDFDDDCDCDC",
      INIT_22 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_23 => X"DCDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_24 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDFE0E0DFDEDEDEDFDFDFDFDEDCDCDCDC",
      INIT_25 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_26 => X"DCDCDCDBDBDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_27 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDFDEDCDBDADADADBDEDFDEDCDADCDDDD",
      INIT_28 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_29 => X"E1E1E1E1E0E0DFDDDCDCDBDBDBDCDDDDDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEE0E0E0E1E1",
      INIT_2B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2C => X"DCDCDDDDDDDDDDDDDDDCDADCDDE0E0DDDADDDEDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDC",
      INIT_2E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2F => X"DCDCDCDCDCDCDCDCDCDEDFDFDFDFDEDEDEDEDFDFDFDEDCDCDCDCDCDCDBDBDBDC",
      INIT_30 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_31 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_32 => X"DCDCDCDCDCDCDCDCDCDEDFDFDDDBDADAD9DADDDFDFDDDADBDDDDDCDCDCDBDBDC",
      INIT_33 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_34 => X"E0DEDCDCDCDBDBDCDCDDDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_35 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEE0E0E0E0E1E1E1E1E1E1E0",
      INIT_36 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_37 => X"DBD9DADEE0E0DDD9D8D8DCDFDFDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_38 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDCDCDDDDDDDDDDDDDD",
      INIT_39 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3A => X"DEDFDFE0DFDEDEDEDFDFDFDFDEDCDCDCDBDCDCDCDBDBDCDBDCDCDCDCDCDCDCDC",
      INIT_3B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3D => X"DFDFDEDCDBDADADADBDEDFDFDCDADCDDDDDCDCDCDBDCDCDBDCDCDCDCDCDCDCDC",
      INIT_3E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_3F => X"DDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_40 => X"DCDCDCDCDCDCDCDCDCDCDDDEDFE0E0E1E1E1E1E1E0E0E0DFDEDCDCDBDBDBDCDD",
      INIT_41 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_42 => X"D8DADCDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_43 => X"DCDCDCDCDCDCDCDCDCDCDCDCDBD9DADDDEE0E1E1E1E0E0DFDDDDDEDFE0E1DFDC",
      INIT_44 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_45 => X"DADBDCDCDCDDDCDCDCDDDDDBDBDBDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_46 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADAD9D9D9",
      INIT_47 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_48 => X"DEDFE1E1DEDDDEE0E1E0DDDBD9DADEDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_49 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDDDCDCDBDC",
      INIT_4A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4B => X"DDDEDEDEDFDEDDDBDBDBDBDBDCDDDEDEDFDEDDDAD8DADCDEDFDFDEDCDCDCDCDC",
      INIT_4C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDDDCDCDCDCDCDC",
      INIT_4D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4E => X"DCDCDCDAD9DBDDDEE0E1E1E1E0DFDFDDDDDEE0E0E0DFDBD9D9DBDEDFDCDCDCDC",
      INIT_4F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_50 => X"DDDCDBDBDBDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_51 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDCDBDBDAD9D9D9DADBDCDCDCDCDCDCDD",
      INIT_52 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_53 => X"DFDDDBD9DBDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_54 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDDDCDBDCDDDDDFE2E2DEDDDFE0E1",
      INIT_55 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_56 => X"DBDBDBDCDDDEDFDFDEDCD9D9DADDDEDFDFDEDDDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_57 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDDDCDCDCDCDCDDDDDEDFDFDFDEDCDBDB",
      INIT_58 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_59 => X"DDDEE0E1E1E1E1E0DFDEDDDDDFE1E0DFDBDDDEDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9DA",
      INIT_5B => X"DBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5C => X"DCDCDCDCDCDCDCDCDCDCDCDBDBDAD9D9D9DADBDCDCDCDDDCDCDCDDDDDBDBDBDC",
      INIT_5D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5E => X"DEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5F => X"DCDCDCDCDCDCDCDCDCDDDEDFDDDCDBDBDCDEDFE1E1DFDDDEE0E1E0DDDBD9DADD",
      INIT_60 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_61 => X"DEDFDEDCDAD8DADCDEDFDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_62 => X"DCDCDCDCDCDCDCDCDCDEDDDCDCDCDCDCDCDDDEDFDFDFDEDDDBDADBDBDBDCDCDE",
      INIT_63 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_64 => X"DDDDDDE0E0E0DEDBD9D9DBDEDFDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_65 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9DBDCDEE0E1E1E1E1E0DF",
      INIT_66 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_67 => X"DCDCDBDBDAD9D9D9DADBDCDCDCDCDCDCDDDDDCDBDBDCDBDBDBDCDCDCDCDCDCDC",
      INIT_68 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_69 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6A => X"DEDFDFDDDCDBDCDDDDDFE2E2DFDDDFE1E1DFDDDBD9DADCDCDDDCDCDCDCDCDCDC",
      INIT_6B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6C => X"DFDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6D => X"DEDCDCDCDCDCDCDDDDDEDFDFDEDDDCDBDBDBDBDBDCDDDEDFDFDEDCD9D8DADDDE",
      INIT_6E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_6F => X"D9DBDDDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_70 => X"DCDCDCDCDCDCDCDCDCDCDCDCDBD8DADEE1E6E8E8E9E8E5E3E2E3E3E5E8E7E3E0",
      INIT_71 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_72 => X"DADCDDDCDDDFDFDEDFDFDFDEDEDCDBDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_73 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADAD9D9D9",
      INIT_74 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_75 => X"E5E6E8E8E4E4E7E9E9E8E1DCDADADEE0E0DDDBDBDBDCDBDBDCDCDCDCDCDCDCDC",
      INIT_76 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDFE1E2E4",
      INIT_77 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_78 => X"DEE0E1E1E1DEDCDBDAD9DADBDCDDDFE1E4E5DFD9D8DBDEE2E2E1DDDBDCDCDCDC",
      INIT_79 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDDDCDCDCDCDCDD",
      INIT_7A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7B => X"DCDCDCDAD8DBDFE2E6E9E8E9E8E4E3E2E3E3E6E7E5E1DFDDDBDCDFE0DDDBDBDB",
      INIT_7C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7D => X"DFDEDDDDDCDBDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADAD9D9DADADCDDDDDEE0DFDEDF",
      INIT_7F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E7E1DCDADBDFE0DFDCDBDBDCDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_01 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDFDFE0E1E2E4E5E6E8E8E4E3E8E9E9",
      INIT_02 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_03 => X"DAD9DBDDDEDFE2E5E4DFD9D9DCDFE2E3E0DCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_04 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDDDCDCDCDCDCDDDEDFE1E2E1DEDCDBDA",
      INIT_05 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_06 => X"DEE0E6E9E8E8E8E5E3E2E3E3E5E8E6E2DDDFDFDCDBDBDBDCDCDCDCDCDCDCDCDC",
      INIT_07 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8DA",
      INIT_08 => X"DBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_09 => X"DCDCDCDCDCDCDCDCDCDCDCDCDADAD9D8D9DADCDDDDDEE0DFDEDFDFDFDDDEDCDB",
      INIT_0A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0B => X"E0E0DDDBDBDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0C => X"DCDCDCDCDCDCDCDCDCDCDDDFDFDFE1E2E4E5E6E8E8E4E4E7E9E9E7E1DDDADADD",
      INIT_0D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0E => X"E1E4E5DFD9D8DBDEE2E2E1DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0F => X"DCDCDCDCDCDCDCDCDCDEDDDCDCDCDCDCDDDEDFE0E1E0DEDCDBDADADADBDCDDDF",
      INIT_10 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_11 => X"E3E3E3E6E7E5E2DFDDDBDCDEE0DDDBDBDBDDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_12 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD8DBDEE2E7E8E8E9E8E4E3",
      INIT_13 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_14 => X"DCDCDBDADAD9D9DADADCDDDDDEE0DFDEDFE0DFDDDDDCDBDBDBDCDCDCDCDCDCDC",
      INIT_15 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_16 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_17 => X"DCDDDFDFDFE1E2E4E5E6E8E8E4E4E8E9E9E7E1DCDADBDEE0E0DCDBDBDCDCDBDC",
      INIT_18 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_19 => X"E2E0DDDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1A => X"DEDDDCDCDCDCDCDDDEDFE0E2E1DEDCDBDADAD9DADDDEDFE1E5E4DFD9D9DBDFE2",
      INIT_1B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_1C => X"DBDDDFDFDCDBDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1D => X"DCDCDCDCDCDCDCDCDCDCDCDCDBD8D8DEE3E5E3E2E3E3E0DDDCDDE0E2E1E0DEDA",
      INIT_1E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1F => X"DDE0E0E0DCDAD9D9D9D9D8D6D5D7DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_20 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDFE0DFDDDAD9DB",
      INIT_21 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_22 => X"E2E3E4E3DFE0E3E4E4E2DCD8D4D3D6D9D7D6DBDDDBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_23 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDCE1E2DDDEE2",
      INIT_24 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_25 => X"DFE2E4DFDEE0DFE0DFDCDBDFE0E1E1E1E2E2DDD4D2D4D6DADDDFDCDADCDCDCDC",
      INIT_26 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDDDCDCDADADBDD",
      INIT_27 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_28 => X"DCDCDCDAD7D9E0E4E4E2E3E3E2DFDCDCDEE1E2E1E0DDDAD8D5D8D9D9D6D9DDDC",
      INIT_29 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2A => X"D9D9D7D5D8DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDFE0DFDDD9D9DBDDE0E0DFDBDADAD8D9",
      INIT_2C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2D => X"E1DBD6D3D3D6D9D6D7DCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDEE2E1DDDFE2E2E3E3E2DEDEE3E4E3",
      INIT_2F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_30 => X"DBDBDDE0E1E1E2E2E2DBD3D3D4D7DBDEDFDBDADCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_31 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDDDCDCDADADCDDDFE3E3DFE0E1E0E0DF",
      INIT_32 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_33 => X"DDE3E5E3E2E3E3E0DDDCDDE0E2E2E0DDD9DAD8D6DADDDCDCDCDCDCDCDCDCDCDC",
      INIT_34 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD8D8",
      INIT_35 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_36 => X"DCDCDCDCDCDCDCDCDDDDDFE0DFDEDAD9DBDDE0E0E0DCDAD9D9D9D9D8D6D5D7DB",
      INIT_37 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_38 => X"D9D7D6DBDDDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_39 => X"DCDCDCDCDCDCDCDCDCDCDBDCE1E2DEDEE1E2E3E4E3DFE0E3E4E4E2DCD8D4D3D6",
      INIT_3A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3B => X"E1E2E2DDD4D3D4D7DADDDFDCDADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3C => X"DCDCDCDCDCDCDCDCDCDEDDDCDCDBDADCDDDEE2E4DFDEE0E0E0E0DCDBDFE0E0E1",
      INIT_3D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3E => X"DCDEE1E2E1E0DDDAD9D6D8D9D8D6D9DDDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D9DFE4E4E2E3E3E2E0DC",
      INIT_40 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_41 => X"DEDFDFDFDDDAD9DBDEE0E0DFDAD9D9D8D9D9D9D7D5D8DCDCDBDCDCDCDCDCDCDC",
      INIT_42 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_43 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_44 => X"DBDBDEE2E1DCDFE2E2E3E3E2DEDEE3E4E3E1DCD6D3D3D7D9D7D7DCDCDCDCDCDC",
      INIT_45 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_46 => X"DEDFDBDADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_47 => X"DEDDDCDCDADADCDEDFE2E3DFE0E1E0E0DEDBDBDDE0E1E1E1E2E2DCD3D3D4D7DB",
      INIT_48 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_49 => X"D5D9DAD8D6DADDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4A => X"DCDCDCDCDCDCDCDCDCDCDCDCDBD7D8E1E6DACBCDCDCBCAC9C9C9CCCDCACCCECC",
      INIT_4B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4C => X"D3D6D9D8CEC7C7C6C7C6C5C4C3CCD9DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDBD7D8D8D4D0D0D1",
      INIT_4E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4F => X"CFCECDCACACACED1D0CCCBC5C0BFC3C7C5CAD8DEDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_50 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D7DBE4E1CFCCD0",
      INIT_51 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_52 => X"E0E3E3D3D1D9D9D7D6D4D2D7D8D9D9D8D3D0CDC4BFC0C3C6CDD9DCDADBDCDCDC",
      INIT_53 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDDDCDAD9D9DD",
      INIT_54 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_55 => X"DCDCDCDAD6DAE3E6D7CCCECDCBCBCAC9CACCCCCACDCECBC6C3C4C5C4C5D3DEDD",
      INIT_56 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_57 => X"C5C6C4C4D0DBDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_58 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDAD7D8D8D3D0D0D0D3D7D9D7CBC7C7C6C6",
      INIT_59 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5A => X"CCCAC4BFBFC4C6C5CCDBDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD7D7DEE6DDCCCCD0D0CFCCCAC9CACFD1CF",
      INIT_5C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5D => X"D2D2D6D8D8D9D7D1D0CBC2BFC0C3C7D0DBDBD9DBDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFDEDCDBD9D9DADDDFE3DFD0D2D9D9D6D4",
      INIT_5F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_60 => X"E1E7DACCCDCDCBCAC9C9C9CBCDCACCCDC6C6C4C7D6DEDDDCDCDCDCDCDCDCDCDC",
      INIT_61 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD7D8",
      INIT_62 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_63 => X"DCDCDCDCDCDCDCDDDEDCD7D8D8D4D0D0D1D3D6D8D8CEC7C7C7C7C6C5C4C3CCD9",
      INIT_64 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_65 => X"C7C5CAD8DEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_66 => X"DCDCDCDCDCDCDCDCDBD8D6DBE4E1CFCCD0D0CECCCAC9CACED1D0CCCBC6C0BFC3",
      INIT_67 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_68 => X"D8D3D0CDC4BFC0C3C6CDD9DCDADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_69 => X"DCDCDCDCDCDCDCDCDCDEDEDDDCDAD9DADDDFE3E3D4D1D9D9D7D6D4D2D7D8D9D9",
      INIT_6A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6B => X"C9C9CCCCCACDCECBC6C3C4C5C4C6D3DDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD6DAE3E6D7CCCECCCACACA",
      INIT_6D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6E => X"DAD6D8D8D3D0D0D0D3D7D9D7CCC7C7C6C7C6C6C4C4CFDBDDDCDCDCDCDCDCDCDC",
      INIT_6F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDE",
      INIT_70 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_71 => X"D7D7DEE5DDCCCCD0D0CECCCAC9CACFD1CFCCCAC4BFC0C4C6C5CCDBDEDCDCDCDC",
      INIT_72 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDB",
      INIT_73 => X"D0DBDBDADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_74 => X"DFDEDCDCD9D9DADEE0E3DFD0D2DAD9D6D4D2D2D6D8D9D9D6D2D0CBC2BFC0C3C7",
      INIT_75 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_76 => X"C3C6C5C4C7D6DDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_77 => X"DCDCDCDCDCDCDCDCDCDCDCDCDBD9DAE2E7D7C9CBCFCECBCBCBCDCDCCCACBCECC",
      INIT_78 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_79 => X"D1D3D7D5CBC6C9C8C5C3C1C2C1CBDCDFDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFDDD6D6D8D4D0D1D1",
      INIT_7B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7C => X"D1CECBCACBCCD1D3D1CCC9C3BEBDC1C5C3C7D7DCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD9D6D5DBE4E0CFCFD2",
      INIT_7E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7F => X"E0E2E1D2CED9D8D6D3D1D3D4D4D7D8D7D3CFCBC3BDBEC2C5CAD8DDD9D9DCDCDC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDDDCDAD9DADD",
      INIT_01 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_02 => X"DCDCDCDBD8DBE3E9D6CACDCFCDCCCCCBCCCDCCCACCCFCAC4C2C1C0BEC0D1DCDC",
      INIT_03 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_04 => X"C2C1C1C1D0DEDFDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_05 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDAD4D7D8D3CFD1D0D1D5D9D6C9C7C9C7C4",
      INIT_06 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_07 => X"CBCAC5BEBEC3C4C1C9D9DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_08 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD6D6DEE8DFCDCFD2D2CECBCACBCDD2D3D0",
      INIT_09 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0A => X"D1D1D2D5D8D8D6D1CFCAC1BCBDC3C6CDDBDCD9DADCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFDFDDDBD9D9DBDDDFE3DECED1D9D8D5D1",
      INIT_0C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0D => X"E2E7D8C9CCCFCECBCBCCCDCDCDCACBCDC2C0BEC2D4DCDCDCDCDCDCDCDCDCDCDC",
      INIT_0E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9DA",
      INIT_0F => X"DFDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_10 => X"DCDCDCDCDCDCDCDDDEDDD6D6D8D4D0D1D1D1D4D7D5CCC6C9C8C5C3C2C2C1CBDC",
      INIT_11 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_12 => X"C5C3C7D7DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_13 => X"DCDCDCDCDCDCDCDCDAD6D5DBE4E0CFCFD2D2CECBCACBCCD1D4D1CCC9C4BFBDC1",
      INIT_14 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_15 => X"D7D3CFCBC2BDBEC2C5CAD9DDD9D9DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_16 => X"DCDCDCDCDCDCDCDCDDDFDFDDDCDAD9DADDDFE2E2D2CFD9D8D6D3D1D3D4D4D7D8",
      INIT_17 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_18 => X"CBCBCDCCCACCCFCAC4C2C1C0BEC0D1DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_19 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9DBE3E9D6CACDCFCDCCCC",
      INIT_1A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1B => X"DAD5D7D8D3CFD1D1D1D5D9D6C9C7C9C7C4C2C1C1C2D0DEDFDDDCDCDCDCDCDCDC",
      INIT_1C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDE",
      INIT_1D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1E => X"D6D6DDE7DFCDCFD3D2CECBCACBCDD2D4D0CBCAC4BEBEC3C5C2C9D9DCDCDCDCDC",
      INIT_1F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDA",
      INIT_20 => X"CDDBDCD9DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_21 => X"DFDFDDDCD9D9DBDDDFE3DECED1D9D8D5D2D1D1D2D5D8D8D6D1CFCAC1BCBDC3C6",
      INIT_22 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_23 => X"C1C0C0BEC2D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_24 => X"DCDCDCDCDCDCDCDCDCDCDCDCDBDADDE4E8DACFD4D9DAD8D8D8D9DAD7CECBD6D7",
      INIT_25 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_26 => X"D5D9DAD3C9CBD2D1CECFCBC4C1CDDEDDDADBDBDADADADBDCDCDCDCDBDDDFDFDE",
      INIT_27 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDEDFE3DED2D2D9D6D3D4D3",
      INIT_28 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_29 => X"DEDAD8D8D8D9DBD9D4D0D1CEC7C7CAC7C1C7DBE1DDDADADCDADADBDDDDDCDCDC",
      INIT_2A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDCDCDCDCDCDCDBD9D8DCE4E2D6D7DB",
      INIT_2B => X"DADADCDCDCDCDCDCDDDEDEDEDEDEDDDCDCDCDDDEDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2C => X"E1E6E6D5CCD2D2D7D7D3D4D7D8D9D8D5D3D5D5CFCACACAC8CCDBDFD9D8DBDBDA",
      INIT_2D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDFDEDCDADBDCDD",
      INIT_2E => X"DCDBDADADADBDCDCDCDCDCDBDADADADADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2F => X"DCDCDCDBDADDE5EAD7CED5DADAD8D8D7D8DEDACCCDD8D4CDCAC6C2C0C2D3DFDD",
      INIT_30 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_31 => X"CECAC4C1D3E1DEDADBDADADADADBDCDCDCDCDBDCDFDFDEDCDCDCDCDCDCDCDCDC",
      INIT_32 => X"DCDCDCDCDCDCDCDCDCDCDDDEDEE0E2D9D0D4D9D4D3D4D4D7DADBD4C8CCD3D1CD",
      INIT_33 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_34 => X"CFD0CDC6C8C9C5C0CBDFE1DCD9DBDBDADADBDDDDDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_35 => X"DCDCDCDBDBDCDDDDDCDCDCDCDCDCDAD9D9DEE7E2D5D8DDDDD9D8D8D8DADBD9D3",
      INIT_36 => X"DEDEDEDEDEDCDCDCDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_37 => X"D5D4D5D9DAD8D4D3D6D5CDCACACAC8CEDDDED8D9DCDBDADADBDCDCDCDCDCDCDD",
      INIT_38 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDFDEDCDADBDCDCE1E7E3D1CED1D2D8D6",
      INIT_39 => X"DCDCDADADADADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3A => X"E4E8DACFD4D9DAD8D8D8D9DAD8CECBD4C6C1C0C6D7DFDDDCDBDADADADCDCDCDC",
      INIT_3B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADD",
      INIT_3C => X"DDDADBDBDADADADBDCDCDCDCDCDDDFDFDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3D => X"DCDCDCDCDDDEDEDFE3DED2D2D9D6D3D4D4D5D9D9D3C8CBD2D1CECFCBC4C1CDDE",
      INIT_3E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3F => X"C7C1C7DBE1DDDADADCDADADADDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_40 => X"DDDDDCDCDCDCDCDCDBD9D8DBE4E2D6D6DCDEDAD8D8D7D9DBD9D4D0D1CEC7C7C9",
      INIT_41 => X"DCDCDCDDDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDC",
      INIT_42 => X"D5D3D5D5CFCACAC9C8CCDBDFD9D8DBDBDADADADCDCDCDCDCDCDDDEDEDEDEDEDD",
      INIT_43 => X"DCDCDCDCDCDCDCDCDDDEDFDEDCDBDBDBDDE1E5E6D5CCD2D2D8D7D3D4D7D8DAD8",
      INIT_44 => X"DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_45 => X"D7D8DDDACCCDD8D4CDCBC6C2C0C2D3DFDDDCDBDADADADBDCDCDCDCDCDADADADA",
      INIT_46 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADDE4EAD8CED5DADAD8D8",
      INIT_47 => X"DCDCDCDBDCDEDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_48 => X"D9D0D4D9D5D3D4D4D6DADBD4C8CCD3D1CDCDCAC4C2D2E1DDDADBDADADADADBDC",
      INIT_49 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEE0E2",
      INIT_4A => X"DADADBDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4B => X"D8D9DDE7E2D5D8DDDEDAD8D8D8DADBD9D3CFD0CCC6C8C9C6C0CBDFE1DCD9DADB",
      INIT_4C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDCDDDDDCDCDCDCDCDCDA",
      INIT_4D => X"CEDDDED8D9DCDBDADADBDCDCDCDCDCDCDDDEDEDEDEDEDCDCDCDCDDDDDCDCDCDC",
      INIT_4E => X"DFDFDEDCDADBDCDCE1E7E4D1CED1D2D8D7D5D4D5D9DAD8D4D3D6D5CDCACACAC8",
      INIT_4F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDD",
      INIT_50 => X"C9C5C2C0C6D7DFDDDBDBDADADADCDCDCDCDCDCDADADADADADBDCDCDCDCDCDCDC",
      INIT_51 => X"DCDDDEDEDEDEDEDDDCDCDBDBDADAE0E7E9DCD0D6D7D2D4D5D2D1D6D8CCCBDADD",
      INIT_52 => X"DBDADBDDDDDEDDDCDBDCDBDADCDDDCDCDDDCDCDDDDDCDCDCDCDCDCDCDCDCDCDC",
      INIT_53 => X"D4D9D9D1CBD2D7D4D3D9D5C7C3D1E2DBD7D9DAD8D7D7D9DCDCDCDBD9DCE1E3E0",
      INIT_54 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDDDCDDDFE0E2E4E8E0D1CED6D2CFD1D2",
      INIT_55 => X"DCDCDCDDDDDBDBDCDADADADBDCDCDBDADBDBDCDCDCDCDDDDDCDCDCDCDCDCDCDC",
      INIT_56 => X"D5D4D5D5D5D5D8D6D2D1D5D3CED0D4CDC3CDE2E5DDD9D9DAD7D6D8DEDFDBDADA",
      INIT_57 => X"DCDCDCDCDCDCDCDCDCDCDCDCDAD9DBDEDFDEDCDBDADBDDDEDEDDDEE2E2DBD9D6",
      INIT_58 => X"D6D8DBDCDCDEDCDCDEE0E1E0DEDDDCDBDBDCDDDEDDDBDBDCDCDCDCDCDBDBDCDC",
      INIT_59 => X"E1E8E9D9D0D3D2D6D7D3D3D4D5D5D7D6D5D5D7D8D8D8D1C6CCE0E2DCDBDBD9D8",
      INIT_5A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDEDCDCDCDE",
      INIT_5B => X"DCDAD7D5D6DADBDCDCDCDBD9D7D6D7D7D8DBDDDBDADADBDCDCDCDCDBDCDDDCDC",
      INIT_5C => X"DBDBDBD9DBE1E8E9D6CED8D9D4D5D5D3D1D9DACDCEDDDBD1CECDC7C4CAD7DFDE",
      INIT_5D => X"DCDBDBDCDCDBDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDEDEDEDEDEDC",
      INIT_5E => X"D8D2C6C3D7E4DAD7DAD9D7D7D8DBDCDCDCDAD9DEE2E2DEDBDADBDDDDDEDDDBDB",
      INIT_5F => X"DCDCDCDCDEDEDEDDDCDDDFE0E2E5E7DCCFD0D5D0D0D1D3D5DBDCD1CBD1D6D3D4",
      INIT_60 => X"DADADBDCDBDADADBDCDCDCDCDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_61 => X"D1D4D2CDD3D4C9C2D1E4E3DBD8DADAD7D6D8DEDDDBDADADCDCDCDCDCDBDCDCDA",
      INIT_62 => X"DCDCDBD9D9DCDFDFDDDCDBDADBDEDEDEDDDFE4E1DAD9D6D4D4D5D5D4D6D8D5D2",
      INIT_63 => X"E1E2E0DFDDDBDBDBDCDEDEDCDBDADBDCDCDCDBDBDBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_64 => X"D4D2D3D4D6D7D7D4D4D8D8D8D7CFC7D0E3E2DADCDBD9D7D6D8DBDBDDDDDCDDDF",
      INIT_65 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDEDCDCDCDEE3EAEAD7D0D2D2D8D7",
      INIT_66 => X"DCDBD8D7D6D7D7D9DCDDDBDADADADCDCDCDBDBDCDDDCDCDCDCDCDCDCDCDCDCDC",
      INIT_67 => X"E7E9DCD0D6D7D2D4D5D3D0D5D7CCCCD8CEC6C4CDDADFDDDCDAD7D5D7DADBDCDC",
      INIT_68 => X"DCDDDCDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDDDEDEDEDEDEDDDCDCDBDBD9DAE0",
      INIT_69 => X"DBD7DADAD7D7D7D9DCDCDCDBD9DCE2E3E0DCDADBDDDEDEDDDCDBDBDCDADCDCDB",
      INIT_6A => X"DEDDDCDDDFE0E2E4E8E0D1CED6D2D0D1D3D5D9DAD1CBD2D7D4D3D9D5C7C3D1E1",
      INIT_6B => X"DADBDBDCDCDCDCDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDE",
      INIT_6C => X"CDC3CDE2E6DDD9D9DBD7D6D8DEDFDBDADADBDCDCDCDDDBDBDCDADADADBDCDBDA",
      INIT_6D => X"DEDFDEDCDBDADBDDDEDFDDDEE1E2DBD9D7D5D4D5D5D5D5D8D6D3D1D5D4CED1D4",
      INIT_6E => X"DBDBDBDDDEDDDBDBDBDCDCDCDCDBDBDCDDDCDCDCDCDCDCDCDCDCDCDCDCDAD9DC",
      INIT_6F => X"D5D5D4D7D8D8D8D1C6CCE1E3DCDBDBD9D8D6D8DBDCDCDEDCDCDEE0E2DFDEDEDC",
      INIT_70 => X"DCDCDCDCDCDCDCDCDCDCDDDEDEDCDCDCDEE1E8E9DAD0D3D2D6D7D3D2D4D4D5D7",
      INIT_71 => X"D7D8DBDDDCDADADBDCDCDCDBDADCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_72 => X"D2D1D9DACDCEDDDBD1CECDC8C4CAD7DFDEDCDAD7D6D6DADBDCDCDCDBD9D7D6D7",
      INIT_73 => X"DCDCDCDCDCDCDCDCDCDDDEDEDEDEDEDDDCDCDBDBD9DBE1E8E8D6CFD7D9D4D5D5",
      INIT_74 => X"DCDCDAD9DDE2E2DEDBDADBDDDDDEDDDCDBDCDBDADCDCDCDCDDDCDCDCDCDCDCDC",
      INIT_75 => X"DCCFD0D4D1D0D1D2D5DADBD1CBD1D6D4D3D8D2C6C4D6E4DBD7DAD9D7D7D7DBDC",
      INIT_76 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDEDEDDDCDDDFE0E2E5E7",
      INIT_77 => X"D7D6D8DEDEDADADADCDCDCDDDCDBDCDBDAD9DADBDCDCDADADBDCDCDCDCDCDDDD",
      INIT_78 => X"DEDDDFE3E1DAD9D6D4D4D5D5D5D6D7D5D2D1D4D2CDD2D4CAC3D1E4E4DCD9D9DA",
      INIT_79 => X"DCDCDCDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D9DCDFDFDDDCDBDADCDEDE",
      INIT_7A => X"D0E3E2DBDCDBD9D7D6D9DBDCDDDEDCDDDFE1E2E0DFDDDBDBDBDCDDDEDCDBDBDC",
      INIT_7B => X"DCDDDEDEDCDCDCDDE3EAEAD7D0D2D2D8D7D4D2D3D4D5D7D7D4D4D8D8D8D7CFC7",
      INIT_7C => X"DCDCDBDBDCDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7D => X"CECCC6C4CDDADFDCDCDAD6D5D7DBDBDCDCDCDBD9D7D6D7D7D9DCDDDBDADADBDC",
      INIT_7E => X"DCDBDCDCDCDDDEDCDCDBD9D9D8D7DCE3E5DACFD3D2CAC9C6C4C9D3D9D1D3D9D8",
      INIT_7F => X"D2D2D3D6D7D7D6D5D4D5D5D4D9DCDCDCDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C9D2D5CECDD5D8D1CDD6D8D1CED5D9D7DFE1DEDCDBDBDEDFDFDEDDDADBDEDDD7",
      INIT_01 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDCDBDBDCDDDEDFE3DED3CDCFCCC7C2C3",
      INIT_02 => X"DDDDDDDEDCD6D5D6D4D3D4D5D5D5D4D4D5D7DBDCDCDCDCDBDCDCDCDCDCDCDCDC",
      INIT_03 => X"CBC8C5C5C7CED7D4D5D9D6D2D1D6DDD7CED1D9D6D4E0E3E0DAD7D9E1E1DDDCDC",
      INIT_04 => X"DCDCDCDCDCDCDCDCDCDCDCDCDAD9DCDFDFDEDBD9D9DBDEDFDEDCDBDDDFD9D7CF",
      INIT_05 => X"DBDADCDFDFDFDEDCDBDCDDDAD7D5D3D3D3D4D7D7D6D6D5D5D8DBDCDBDBDCDBDB",
      INIT_06 => X"DEE4E5D7D3D7D2D1D0CBC4C3C7CDD2D7DDD8D4D4D9D9D2CBD3E1DCD9DFDFDDDC",
      INIT_07 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDCDDDBDAD9DA",
      INIT_08 => X"E4E1DBD8D8DCDDDEDEDEDDDBDAD9D9D6D4D5D7D5D3D3D4D5D5D5D5D5DADCDBDC",
      INIT_09 => X"DBD9D9D7D8DEE4E3D5CED4D2CAC8C4C5C9D4D8D2D5DADAD4D1D4D4D1D1D1CFD8",
      INIT_0A => X"D6D4D5DADCDCDDDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDDDC",
      INIT_0B => X"D8D8D1CED7D9D9E0E0DDDCDADBDEDFDFDEDCD9DCDEDCD5D1D2D3D5D7D6D5D4D4",
      INIT_0C => X"DCDCDCDCDDDDDDDCDBDBDCDDDEE0E3DDD2CFCECBC6C2C4CCD4D6CDD0D7D7CFCF",
      INIT_0D => X"D3D4D5D5D4D4D3D5D9DCDCDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0E => X"D9D4D0D2D9DDD4CDD3D9D5D7E2E3DFD9D6DBE2E0DCDCDCDDDDDDDDDAD6D6D6D4",
      INIT_0F => X"DCDCDBD9D9DDDFDFDDDAD9D9DBDFDEDCDCDBDEDDD9D8D1CBC8C5C6C7CFD5D4D7",
      INIT_10 => X"DCDDD9D6D4D3D3D3D5D7D7D6D6D4D5D9DBDCDBDCDCDBDBDCDCDCDCDCDCDCDCDC",
      INIT_11 => X"C9C3C4C9CFD4DADCD7D3D5D9D8D0CCD5E2DFD9E0DFDDDCDBDADCDEDFDFDDDCDC",
      INIT_12 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDDDDDBDAD9DADFE6E5D5D4D7D2D3D1",
      INIT_13 => X"DEDCDBDAD9D8D6D4D6D6D4D3D3D4D5D5D5D5D6DADCDCDCDDDCDCDCDCDCDCDCDC",
      INIT_14 => X"E3E6DACED3D2CACAC7C4C9D3D9D2D3D8D6D3D1D2D0CFDBE3DFDAD8DADCDDDEDE",
      INIT_15 => X"DCDCDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDBDCDCDCDDDEDDDCDBD9D9D8D7DC",
      INIT_16 => X"D7DEE1DEDCDBDADDDFDFDEDDDADBDEDDD7D2D2D3D5D6D7D5D4D4D5D5D4D9DCDC",
      INIT_17 => X"DDDCDADBDCDDDEDFE3DED3CECFCCC7C2C4CAD2D5CECED5D8D0CCD5D8D1CED5D9",
      INIT_18 => X"D4D5D7DBDCDCDDDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDD",
      INIT_19 => X"D7CED1D9D6D4E0E4E0DAD6D9E0E1DDDCDCDDDDDDDEDCD6D5D6D4D3D4D5D5D5D4",
      INIT_1A => X"DFDFDEDBD9D9DADEDFDEDCDBDDDFD9D7CFCBC9C5C5C6CDD7D4D5D9D6D2D1D6DD",
      INIT_1B => X"D3D3D4D7D7D6D6D6D5D8DBDCDBDBDCDCDBDCDCDCDCDCDCDCDCDCDCDCDCDAD9DC",
      INIT_1C => X"D7DCD8D4D4D8D9D3CBD3E2DCD9DFDFDDDCDBDADCDFDFE0DEDCDCDCDDD9D7D5D3",
      INIT_1D => X"DCDCDCDCDCDCDCDCDCDCDBDCDCDBD9D9DADEE4E5D8D3D8D2D2D0CAC4C2C7CDD2",
      INIT_1E => X"D6D4D5D6D5D4D3D4D5D5D5D5D5DADCDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1F => X"C5CAD5D9D2D4DADAD4D0D4D5D2D1D1CFD8E4E1DCD8D9DCDDDEDEDEDDDBDAD9D8",
      INIT_20 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDCDCDBD9D9D8D8DEE4E3D5CED4D2CAC8C4",
      INIT_21 => X"DFDEDCD9DCDFDCD5D1D2D3D5D7D6D6D4D4D5D5D5D9DCDCDCDCDCDDDDDCDCDCDC",
      INIT_22 => X"DCD2CFCFCBC5C2C4CCD4D6CDCFD7D7CFCFD7D7D1CFD7D9D9E0E1DDDCDADBDEDF",
      INIT_23 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDCDBDBDCDDDEE0E3",
      INIT_24 => X"D9D6DAE2E0DCDCDCDDDDDEDDDAD6D6D6D4D3D4D4D5D5D4D4D5D9DCDCDCDCDBDB",
      INIT_25 => X"DCDBDBDEDDD9D7D1CBC8C5C6C6CFD5D5D7D9D5D0D2D9DDD4CDD2D9D5D7E2E2DF",
      INIT_26 => X"D9DBDCDBDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDBD9D9DCDFDFDDDBD9D9DBDFDE",
      INIT_27 => X"D5E2DED9E0DFDDDCDADADDDFDFE0DDDBDCDCDDD9D7D4D3D3D3D5D7D7D6D5D4D5",
      INIT_28 => X"DBDBDDDDDBDAD8DADFE6E5D4D4D7D2D3D1C9C3C3C9CFD4DADCD7D4D5D9D8D0CC",
      INIT_29 => X"D5D5D5D6DADCDBDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2A => X"D1D5D4D1D1D1D0DBE3DFDAD8DADDDDDEDEDEDCDBDAD9D8D7D4D6D6D4D3D3D4D5",
      INIT_2B => X"DBD9D9D9D9DADADBDCDCDAD9D8D5D8DFE0D7CCD2D2C9C7C1C1C7D1D6CED1D5D4",
      INIT_2C => X"C9CBCDCED1D1D0CECED0D0D2D7DCDDDCDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_2D => X"C6D0D2CACCD4D3CCC9D2D8D3CFD8D8D8E6E6E0E0E0E0E2E2E1DEDCD9DAD9D7D0",
      INIT_2E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9D9D9D8D7D7DBD9D3D0D1CDC5BCBC",
      INIT_2F => X"DFDFDFDFDAD3D1D2D1D0D0D0D0D0D0D0D1D6DBDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_30 => X"CBC8C2BFC1CBD4D1D3DAD6D1D3DBDFDBD5D6D9D2D3E6ECE5DFD9DBE2E2DFDFDF",
      INIT_31 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDBDCDFDFDEDAD9D9DBDEE0DCD8D8D9DBD6D5D0",
      INIT_32 => X"E0DFDEDFE0DEDCDAD9D7D7D3CFCECDCDCDCFD1D1D0D1D0D1D5DBDDDCDCDDDCDC",
      INIT_33 => X"D8DDDDD0D1D8D2D1D1C7BCBBC3CACCD2DBD8CECED4D3CCCED9E0DBD7E0E3E0E0",
      INIT_34 => X"DCDDDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDCDCDBD8D5D6",
      INIT_35 => X"EBE7E0DEDEDFDFDFDEDDDEDEDEDEDCD6D1D0D1D0D0D0D0D0D0D0D0D2D9DCDCDC",
      INIT_36 => X"DBD9D9D7D5DAE1DFD3CDD2D0C9C5C0C2C8D2D5CFD2D5D5D5D4D8DCDBD6D0CAD8",
      INIT_37 => X"D0D0D1D8DCDDDDDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D9D9D9DADADBDC",
      INIT_38 => X"D5D8D1D1D9D6DAE7E4E0E0E0E0E2E2E0DEDCDADAD8D6CEC8CCCDCFD1D0CFCECF",
      INIT_39 => X"DCDCDCDCDCDCDCDAD9D9D9D8D7D9DCDAD2D0D0CCC3BBBCC7D1D3C9CFD5D2CACB",
      INIT_3A => X"D0D0D0D0D0D0D0D1D7DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3B => X"DAD3CFD5DCDFDAD5D7D8D1D7E9EBE6DED9DCE2E1DFDFDFDFDFDFDDD8D2D1D2D1",
      INIT_3C => X"DCDCDCDBDBDDDFDFDDDAD9D9DBDFDFDAD8D8DADBD7D6D2CDC8C1C0C2CCD3D0D6",
      INIT_3D => X"D7D7D1CFCECDCDCECFD1D1D1D2D1D0D5DCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_3E => X"C3BBBDC5CCCDD4DCD6CDD0D5D2CCD0DBE1DBD9E2E2E0E0E0DEDEDFDFDDDCDAD8",
      INIT_3F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDCDCDBD8D5D6D9DEDDCFD3D8D2D2CF",
      INIT_40 => X"DDDEDEDEDEDAD4D0CFD0D0D0D0D0D0D0D0D0D4DADCDCDCDCDCDCDCDCDBDCDCDC",
      INIT_41 => X"DFE1D8CCD2D2CAC6C1C1C7D1D5CED1D5D9DDDBD5CECBDDECE5E0DEDEE0DFDFDE",
      INIT_42 => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D9D9D9DADADADCDCDAD9D8D5D8",
      INIT_43 => X"D8E5E6E1E0E0E0E1E2E1DFDCD9DAD9D6D0C9CBCDCED1D1CFCECECFD0D2D7DCDD",
      INIT_44 => X"DCDBD9D9D9D8D7D7DBD9D4D0D1CDC5BCBCC5CFD2CACCD4D3CCC9D2D8D3CFD8D8",
      INIT_45 => X"D0D1D6DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_46 => X"DCD5D6D9D2D3E6ECE5DFD9DBE1E2DFDFDFDFDFDFDFDAD3D1D2D0D0D0D0D0D0D0",
      INIT_47 => X"DFDFDEDAD9D9DADEE0DCD8D8DADBD6D5CFCCC9C2C0C1CBD4D1D3DAD6D1D3DADF",
      INIT_48 => X"CDCDCFD1D1D1D1D1D1D5DCDDDCDCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDD",
      INIT_49 => X"D2DBD8CECED4D4CDCED9E1DAD8E1E3E0E0E0DFDEDFDFDEDCDAD9D7D7D3CFCECD",
      INIT_4A => X"DCDCDCDCDCDCDCDCDCDCDBDCDCDAD8D5D5D8DDDDD0D1D8D2D1D0C7BCBBC3CACC",
      INIT_4B => X"D6D1D0D1D0D0D0D0D0D0D0D0D2D8DCDCDCDDDCDCDCDBDBDCDCDCDCDCDCDCDCDC",
      INIT_4C => X"C2C8D3D5CED2D4D5D5D3D8DCDCD7D0CAD8EBE7E1DFDEDFDFDFDEDDDDDEDEDEDC",
      INIT_4D => X"DCDCDCDCDCDCDCDCDBDAD9D9D9DADADBDCDBD9D9D7D5DAE1DFD4CDD2D0C9C5C0",
      INIT_4E => X"E1DEDCD9DAD9D5CEC9CCCDCFD1D1CFCECFD0D0D1D8DCDDDCDCDCDDDCDCDCDCDC",
      INIT_4F => X"DAD2D0D0CBC3BBBCC7D1D2C9CFD5D2CBCBD4D8D1D1DAD6DAE8E4E0E0E0E0E2E2",
      INIT_50 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9D9D9D8D7D8DC",
      INIT_51 => X"DED9DCE2E2DFDFDFDFDFDFDED8D3D1D2D0D0D0D0D0D0D0D0D1D7DCDCDCDCDCDB",
      INIT_52 => X"DAD8D8DBDBD7D6D2CEC8C1C0C2CCD3D1D6DAD3CFD4DCE0DAD5D6D8D0D7E9EBE6",
      INIT_53 => X"D5DCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDBDDDFDFDDDAD9D9DBDFE0",
      INIT_54 => X"DBE2DBD9E2E2E0E0DFDEDEDFDFDDDCDAD8D7D6D1CFCECDCDCECFD1D1D1D2D1D0",
      INIT_55 => X"DCDBDCDCDBD8D5D6D9DEDDCFD4D8D1D2CFC4BBBDC5CCCCD4DCD6CDD0D5D2CCD0",
      INIT_56 => X"D0D0D0D3D9DCDCDCDDDCDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_57 => X"D5D9DDDBD5CECBDEECE5E0DEDEE0DFDFDDDDDEDEDEDDDAD5D0CFCFD0D0D0D0D0",
      INIT_58 => X"DBDADADAD9D9D9DADCDDDEDEDBD7DBE1E3D9CCD2D1C9CAC7C5C5CACDCACFD3D3",
      INIT_59 => X"CDCDD0D0D3D3CFCDCED0D1D1D5D9D9D8D7D9DCDDDBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5A => X"C6CCD0CDCED2CEC9C9D0D5D2CFD5D6D5E1E0DDE0E1E0E0E0DFDDDCDADBDAD8D4",
      INIT_5B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDCDCDAD8D9DCDAD3D1D4CEC7C0C0",
      INIT_5C => X"DEDEDDDDD9D2D0D1D1D1D1D1D1D1D0D0D1D4D8D9D9D9DADCDCDCDCDCDCDCDCDC",
      INIT_5D => X"CCCCC9C6C4C6CACBD2D9D3CCCFD6D7D6D8DBDBD6D5E5E8E4E1DAD9DFE1DFDFDF",
      INIT_5E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDCDAD9D9DCDFE1DEDADADCDCD7D6D1",
      INIT_5F => X"DFDFDEDEDDDADADBDBD9D9D3CFD0D0D0D1D0CFCFD0D1D1D1D4D8D9D8D8D9DBDD",
      INIT_60 => X"D9DEDDD1D3D9D2D1D0C9C2C2C5C8CCD2D5D0CACCD2D1CBCFDADDD9D6DEE0DFDF",
      INIT_61 => X"DADBDCDCDBDADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADBDDDEDDDBD9D8",
      INIT_62 => X"EAE4E1E1E0E0DFDDDCDCDDDFDFE0DDD6D0CFCFCFD1D1D1D1D1D1D1D1D6D9D9D9",
      INIT_63 => X"DDDEDDDAD7DEE2E2D5CED3D1C9C9C6C5C6CCCDCBD1D4D3D2D1D4D6D9DAD5CEDA",
      INIT_64 => X"D0D1D1D5D9D9D8D7DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADAD9D9D9D9DBDC",
      INIT_65 => X"D2D5D0D0D6D4D6E1DFDEE0E1E0E0E0DEDDDCDADAD9D9D3CCCED0D2D3D1CECDCF",
      INIT_66 => X"DCDCDCDCDCDCDCDCDBDCDCD9D8DADDDAD2D1D2CCC5BEC0C7CDD0CCCFD2CCC9CB",
      INIT_67 => X"D1D1D1D1D1D0D0D1D5D9D9D9D8DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_68 => X"D8D0CCD0D7D7D6D9DBDBD4D7E7E8E5E0DADAE0E0DFDFDEDDDEDEDCD7D1D1D2D1",
      INIT_69 => X"DCDCDCDCDDDEDFDEDBDAD9D9DDE1E2DDDBDBDCDBD7D6D3CEC9C6C5C3C6C9CBD4",
      INIT_6A => X"D9D7D1CFD0D0D0D0CFCFCFD0D1D1D1D4D8D9D8D8D9DBDDDCDCDCDCDCDCDCDCDC",
      INIT_6B => X"C6C1C2C5C8CCD3D6CFC9CDD3D0CBD2DBDDD7D5DEDEDEDFDFDFDDDEDDDADADBDB",
      INIT_6C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADBDCDEDDDBD8D8DBDFDED1D4D8D2D2CF",
      INIT_6D => X"DCDEDFDFDFDCD5D0CECED0D1D1D1D1D1D1D0D2D6D8D9D9DADBDCDCDBDADCDCDC",
      INIT_6E => X"E2E3D9CCD2D1CACAC7C6C5CACDCACFD3D4D7D9D8D3CEDEE9E2E1E1E0E0E0DEDC",
      INIT_6F => X"D8D7D9DCDCDBDCDCDCDCDCDCDCDCDCDCDCDBDADADAD9D9D9DADCDDDEDEDBD7DB",
      INIT_70 => X"D6E0E1DEE0E1E0E0E0DFDDDCDADBDAD8D4CDCDD0D1D3D3D0CDCED0D1D1D5D9D9",
      INIT_71 => X"DCDCDCDCDCDAD8D9DCDAD3D1D4CEC7C0C0C6CCD0CDCFD3CEC9C9D0D5D1CFD5D6",
      INIT_72 => X"D0D1D4D8D9D9D8DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_73 => X"D6D8DBDBD6D5E5E8E4E0DAD9DEE1DFDFDEDEDDDDDDD9D2D0D2D1D1D1D1D1D1D0",
      INIT_74 => X"DFDEDCDAD9D9DCE0E2DEDADADCDCD7D6D1CCCCC9C6C4C6CACAD1D8D2CCCED6D7",
      INIT_75 => X"D0D1D0CFCFD0D1D1D1D4D8D9D8D8D9DBDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDE",
      INIT_76 => X"D1D5D1CACCD2D1CBD0D9DDD9D6DEE0DFE0DFDFDEDEDDDADADBDBDAD8D3CFD0D0",
      INIT_77 => X"DCDCDCDCDCDCDCDCDCDADBDDDEDDDBD9D8D9DEDED0D3D9D2D1D0C9C2C2C5C8CB",
      INIT_78 => X"D6D0CFCFCFD1D1D1D1D1D1D0D1D5D9D8D9DADBDCDCDBDADBDCDCDCDCDCDCDCDC",
      INIT_79 => X"C5C6CCCDCBD0D3D3D2D1D4D6D9DAD5CEDAEAE4E0E1E0E0DFDEDCDCDDDFDFDFDD",
      INIT_7A => X"DCDCDCDCDCDCDCDCDBDADAD9D9D9D9DADCDDDEDDD9D7DDE2E2D5CED3D1CAC9C6",
      INIT_7B => X"DFDDDCDADBD9D8D3CCCED0D1D3D2CECDCFD0D1D0D5D9D9D8D7DADDDCDBDCDCDC",
      INIT_7C => X"DAD2D1D2CCC5BFC0C6CDD1CCD0D2CCC8CBD2D5D0D0D6D4D5E1DFDEE0E0E0E0E0",
      INIT_7D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9D8DADD",
      INIT_7E => X"E0D9DAE0E1DFDFDEDDDDDDDCD7D2D1D2D1D1D1D1D1D1D0D0D1D5D9D9D9D9DADC",
      INIT_7F => X"DEDBDBDCDCD7D6D2CEC9C6C5C4C5C9CBD5D8D0CBD0D6D7D6D9DCDBD5D7E7E8E5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D4D8D9D8D8DADCDDDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDFDEDBDAD9D9DDE1E2",
      INIT_01 => X"DADDD8D5DEDFDEDFDFDFDEDEDDDADADCDBD9D7D0CFD0D0D1D1CFCECFD0D1D1D1",
      INIT_02 => X"DADBDCDEDDDBD8D8DADFDED1D4D8D1D2CFC7C1C2C6C8CCD3D5CFC9CDD3D0CBD2",
      INIT_03 => X"D1D1D0D2D6D9D9D9DADBDCDCDADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_04 => X"D2D4D7D9D8D3CEDEE9E2E1E1E0E0E0DEDCDCDEDFDFDFDCD5D0CECECFD1D1D1D1",
      INIT_05 => X"DCDCDCDCDBDADBDDDFE3E6E7E5E2E5ECECDED0D4D3CACED1CEC8C9CED3D6D7D5",
      INIT_06 => X"D9D7D9D9DAD8D0CCCCCFD1D0D1D3D2D1D1D5DBDDDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_07 => X"C9C9CED4D6D6D2CCCDD4D7D4D5D3CCCDDADAD9DEE1E3E4E2E0E1E2E2E3E5E4E0",
      INIT_08 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE0E1E3E6E4E3E4E8E1D4D1D6CFCACACA",
      INIT_09 => X"E1E0E0DFDBD6D4D5D5D4D3D2D1D1CFCFD1D1D2D4D2D2D6DADCDCDCDCDCDCDCDC",
      INIT_0A => X"CCCDD0D2CFC9CBD0D9DDD1C8CAD0D1D0D8DDD7D0CEDDE2E2E3DEDCE0E4E5E3E2",
      INIT_0B => X"DDDCDCDCDCDCDCDCDCDCDCDCDCDCDFDEDDDBD9D8DADEE4E7E5E5E5E5E4DCDAD3",
      INIT_0C => X"E1E2E1E0E1E1E2E4E6E6E5DED9D9DAD9D7D4CFCCCECFD0D0D1D1D1D1D2D4D9DD",
      INIT_0D => X"E5EAEADCD8D9D2CFCECDCDCDC9C7D1DCD9D1CED1D5D3D0D4DBD8D2CFD7DBDBDE",
      INIT_0E => X"D4D8DCDDDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9DBE0E1E3E4E4E4",
      INIT_0F => X"E1DDE0E5E4E0E0E0DFDEE1E3E5E5E3DDD5D3D3D2D4D5D3D1D1D1D0CFD0D2D3D4",
      INIT_10 => X"E3E6E7E4E2E7ECECDDD2D6D2CACED0CCC7CACFD4D7D7D4CECCCCCDD3D9D4CAD4",
      INIT_11 => X"D0D1D0D2D3D2D1D2D7DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADADCDDE0",
      INIT_12 => X"D6D6D4D5D2CACBD9D9DADFE1E3E4E2E0E1E2E2E3E6E6E0D8D8DAD9D9D5CECCCD",
      INIT_13 => X"DCDCDCDCDCDCDDE0E1E5E6E4E3E5E8DFD1CFD3CDCACACAC7C8D0D5D6D6D1CCCE",
      INIT_14 => X"D5D4D2D1D0CFD0D0D1D2D4D2D2D6DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_15 => X"DCCFC8CCD1D0D0DADCD6CED0E0E2E2E1DDDDE1E2E4E3E1E0E0E0DEDAD4D4D6D5",
      INIT_16 => X"DCDCDCDCDDDFDEDCDAD8D8DBE0E5E7E6E6E5E4E0DCD9D3CECBCFD1CDC8C9D1DC",
      INIT_17 => X"E6E3DBD9D9DAD8D6D3CECDCFD0D0D0D2D1D1D1D2D5DADDDDDCDCDCDCDCDCDCDC",
      INIT_18 => X"CECDCCC7C7D4DCD7D0CDD2D6D3D1D6DBD5D0D0D8DBDCE0E2E2E1E0E1E1E2E5E6",
      INIT_19 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD9DCE0E2E4E4E4E4E6EBE9D9D8D8D1D0CF",
      INIT_1A => X"DFE1E4E4E4E3DCD6D3D3D2D4D5D3D1D1D1D0CFD1D3D3D4D4D9DCDDDCDBDCDCDC",
      INIT_1B => X"ECECDED0D4D3CBCDD1CEC8C9CED3D6D6CDCED4D7D2CAD9E0DDE1E6E3E1E1E0DE",
      INIT_1C => X"D1D1D5DBDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADBDDDFE2E6E7E5E2E5",
      INIT_1D => X"CDD9DAD9DEE1E3E4E2E0E1E2E2E3E5E5E0D9D8D9D9D9D8D1CCCCCFD1D0D2D3D2",
      INIT_1E => X"DDE0E1E4E6E4E3E4E8E2D4D1D6CFCACACAC9C9CED4D6D6D2CCCCD4D7D4D5D4CD",
      INIT_1F => X"CFD0D1D2D4D3D2D5DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_20 => X"D0D8DDD7CFCEDDE2E2E3DEDCE0E3E5E3E1E0E0E0DFDBD6D4D5D5D4D4D2D1D0CF",
      INIT_21 => X"DEDDDBD9D8DADEE4E7E5E5E5E5E3DCDAD2CCCDD0D2CFC9CACFD9DDD2C9CAD0D1",
      INIT_22 => X"D9D7D4CFCCCED0D0D0D1D1D1D1D2D4D9DCDDDCDCDCDCDCDCDCDCDCDCDCDCDDDF",
      INIT_23 => X"DCD9D1CED1D5D3D0D4DBD8D2CFD6DBDBDEE1E2E1E0E1E1E2E4E6E7E5DED9D9DA",
      INIT_24 => X"DCDCDCDCDCDCDCDCDBD9DBDFE1E3E4E4E4E5EAEADCD8D9D2CFCECDCDCDCAC7D0",
      INIT_25 => X"DDD5D3D3D2D4D5D3D1D1D1D0CFD0D2D3D4D4D7DCDDDCDBDCDCDCDCDCDCDCDCDC",
      INIT_26 => X"CCC8CACFD4D7D7D4CECCCCCDD3D9D4CBD4E0DDDFE5E5E0E0E0DFDEE1E3E4E4E3",
      INIT_27 => X"DCDCDCDCDCDCDCDCDCDCDCDBDADADCDEE0E3E6E6E4E2E7ECECDDD2D6D2CACED0",
      INIT_28 => X"E0E1E2E2E4E6E6E1D8D8DAD9D9D5CFCCCDD0D1D0D2D3D2D1D1D7DCDCDCDCDCDC",
      INIT_29 => X"DFD2D0D3CECBCACAC7C8D0D5D6D6D1CCCED5D6D4D5D2CACBD9D9DADEE2E3E4E2",
      INIT_2A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE0E2E4E6E4E3E5E8",
      INIT_2B => X"E2DDDDE1E3E4E3E1E0E0E0DED9D5D4D6D5D5D4D2D1D0CFD0D0D1D3D4D2D2D6DA",
      INIT_2C => X"E6E6E5E3E0DCD9D3CECBCFD1CDC7C8D1DCDCCFC8CBD1D0D0DADCD6CED0E1E2E2",
      INIT_2D => X"D1D2D1D1D2D5DADDDDDCDCDCDCDCDCDCDCDCDCDCDCDDDFDEDCDAD9D9DBE0E5E7",
      INIT_2E => X"DBD5D0CFD8DBDBE0E2E1E1E0E1E1E2E5E6E6E3DBD9D9DAD9D7D3CECDCED0D0D1",
      INIT_2F => X"D9DCE0E2E3E4E4E4E6EBE9DAD8D8D1D0CFCECDCCC7C6D4DCD7D0CDD2D6D3D0D7",
      INIT_30 => X"D1D1D0D0D1D3D4D4D4D8DCDDDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDB",
      INIT_31 => X"CCCCCED3D7D1CAD8E0DDE1E6E3E1E1E0DEDFE1E4E5E4E3DCD6D3D3D2D4D5D3D1",
      INIT_32 => X"DDE0E0DFDDDDDEE1E3DDDDE0DFDEE0E5E7DFD7D8D5CAC8CACBCBCBCFD0CFD1D3",
      INIT_33 => X"DAD9DBD8D5D8D3CDCBCFD1D1D1D1D0CFD1D3D6D9DBDCDCDCDCDDDDDCDCDCDCDC",
      INIT_34 => X"C7C8C9CACCD0CFCCCACED2D0D3D4CECFDBDCD9D7D8DCDEDAD9DBE0E2E3E5E4E0",
      INIT_35 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDDDDE0E4DEDDE0E1E3E3E4DFD6D1D4D0CDC9C7",
      INIT_36 => X"D9D9DADAD8D4D5D4D2D3D5D4D2D0D0D0CFCFD0D3D1D0D4D7DADBDBDCDCDCDCDC",
      INIT_37 => X"CFC9C8CBCECFCDCDD3D5CDC6C4C5C5C5CFD4D1CCCDDDE2D9DAD8D7D9DCDFDDDB",
      INIT_38 => X"DBDCDCDCDCDCDCDCDCDCDCDCDCDCDFDEDCDAD8D8DBD7D9DEDFE0E0E1E2DEDDD4",
      INIT_39 => X"DBDBDBDBDBE0E2E3E3E4E2DDDADAD9D5D6D7D1CBCDD0D1D1D1D0D0D0D0D3D7D9",
      INIT_3A => X"E1E8ECE1DCD9D1CFD0CDCACACAC6CAD3D3CCCCCECECAC9D2DCD8D4D3D7DBD7D7",
      INIT_3B => X"D1D4D7D8DADDDDDCDBDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDBDDE3E1DBDCDDDE",
      INIT_3C => X"DCDBDDDFDED9D9D9D8D9D9DCDFDFDFDDD7D5D5D0D2D8D5D3D1CFCFD0CFD1D3D2",
      INIT_3D => X"DBDDE0DFDEE2E5E6DFD6D8D2C9C9CACBCBCDD1D0CFD2D1C9C2C1C5C8CECDC9D3",
      INIT_3E => X"D0D1D1D1D1D0D0D2D4D7D9DBDCDDDCDCDDDDDCDCDCDCDCDEE0E0DEDDDDE0E2E1",
      INIT_3F => X"CFD1D0D2D2CDD0DDDBD9D7D8DBDCD9D9DCDFE2E3E6E5E1DAD9DBD7D6D8D2CCCC",
      INIT_40 => X"DCDCDCDCDCDDE2E4DEDEE0E2E3E4E5DED3D0D3D0CEC9C7C7C8CBCBCCCFCFCCCB",
      INIT_41 => X"D6D6D3D1D0D0D1CFCFD1D3D1D1D4D7DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_42 => X"D3CAC5C3C5C4C5D0D7D1CCD1E1E0D9DAD8D7D9DADEDCDAD9D9DADAD7D4D5D4D2",
      INIT_43 => X"DCDCDCDCDDDFDEDBD9D8D9DDDADBDEE0E0E0DFDFE0DCD4CEC8C8CCCDCFCCCFD5",
      INIT_44 => X"E3E1DCDADAD9D4D6D5CFCCCFD1D1D1D1D0D0D0D1D4D7D9DBDCDCDCDCDCDCDCDC",
      INIT_45 => X"CECACAC9C5CCD5D1CBCCCECDCACBD4D9D5D4D5D9DAD6D9DBDCDBDADCE1E3E3E3",
      INIT_46 => X"DBDBDCDCDCDCDCDCDCDCDCDCDCDCDBDBDFE3DFDBDDDDDEE2EAEBDDDCD9D1D1D1",
      INIT_47 => X"D8DADDDFDFDFD9D6D5D4CFD2D8D4D2D1CFD0D0CFD1D3D1D1D5D8D8DADCDDDCDC",
      INIT_48 => X"E5E7DFD7D9D4CAC8CACBCBCBCFD0CFD0C4C5C9CECBC9D7DCDCDCDFDEDAD9D9D8",
      INIT_49 => X"CFD1D3D6D9DADCDCDCDCDDDDDCDCDCDCDCDDE0E0DFDDDDDEE1E2DCDDE0DFDEE0",
      INIT_4A => X"CFDBDCD9D7D8DCDEDAD9DBE0E2E3E5E5E0DBD9DBD8D5D8D3CDCBCFD1D1D1D1D0",
      INIT_4B => X"E0E4DEDEE0E1E3E3E4DFD6D1D4D1CDC9C8C7C8CACBCCCFCFCCCACED1D0D2D4CE",
      INIT_4C => X"D0CFCFD1D3D2D1D4D7DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDD",
      INIT_4D => X"C5CED4D1CCCCDDE2DADAD8D7D9DCDFDDDBD9D9DADBD8D4D5D4D2D3D6D4D2D0D0",
      INIT_4E => X"DEDCDAD8D8DBD7D9DEDFE0E0E1E1DEDDD4CFC9C8CBCECFCDCDD3D4CDC6C4C5C5",
      INIT_4F => X"D5D6D7D1CCCDD0D1D1D1D0D0D0D0D3D6D9DBDCDDDCDCDCDCDCDCDCDCDCDCDDDF",
      INIT_50 => X"D3D3CCCCCECECBC9D1DCD8D4D3D6DBD7D7DBDCDBDBDCE0E2E3E3E4E2DDDADAD9",
      INIT_51 => X"DCDCDCDCDCDCDCDCDCDBDDE3E1DBDCDDDEE1E8ECE1DCD9D1CFCFCDCACACAC6CA",
      INIT_52 => X"DDD8D5D5D0D1D7D5D3D1CFCFCFCFD0D2D2D1D4D7D8DADCDDDCDCDCDBDCDCDCDC",
      INIT_53 => X"CBCBCDD1D0CFD2D1C9C3C1C4C8CECDC9D3DCDBDEDFDED9D9D9D8D9D9DCDFDFDF",
      INIT_54 => X"DDDDDDDCDCDCDCDCDEE0E0DEDDDDE0E2E1DBDEE0DEDEE1E5E6DFD6D8D2C9C9CA",
      INIT_55 => X"D9DCDFE1E4E6E5E1DAD9DBD7D6D8D2CCCCCFD1D1D1D1D0CFD2D4D6D8DBDCDCDC",
      INIT_56 => X"DED3D0D3D0CEC9C8C7C8CBCBCCCFCECCCBCFD1D0D2D2CDD0DCDBD9D7D8DBDCD9",
      INIT_57 => X"DADBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE1E3DEDEE0E2E3E4E5",
      INIT_58 => X"DAD8D7D9DBDEDDDAD9D9DADAD7D5D5D4D1D6D6D3D2D0D0D0CFCFD1D3D1D1D4D8",
      INIT_59 => X"E0E0E0DFDFE0DCD4CDC8C8CCCDCECCCFD4D3CBC5C3C5C4C5D0D7D1CCD1E1E0D9",
      INIT_5A => X"D1D0D0D0D1D4D7D9DBDCDCDCDCDCDCDCDCDCDCDCDCDDDFDEDBDAD8D9DDD9DBDE",
      INIT_5B => X"D9D5D4D5D9DAD6D9DBDBDBDADCE1E3E3E3E4E1DCDADAD9D4D6D5CFCBCFD1D1D1",
      INIT_5C => X"DBDFE3DFDBDCDDDEE2EBEADDDBD9D1D1D1CFCACAC8C5CBD4D1CBCCCFCECACBD4",
      INIT_5D => X"D1CFD0D0CFD1D3D1D1D5D8D9DADDDDDCDCDBDBDCDCDCDCDCDCDCDCDCDCDCDCDB",
      INIT_5E => X"C2C2C5C9CECBCAD7DCDCDCDFDDDAD9D9D8D8DADDDFDFDFD9D6D5D4CFD2D7D4D2",
      INIT_5F => X"DDE1E2E1DFDFE0E5E3CEC8CECECCCFD1D1D5D8DAD5CAC3BFC3CACDCBC4C3CBD2",
      INIT_60 => X"D0D1D3CFCFD9D6CECBCFD1D1D1D1D1D0D1D1D1D1D5DBDCDCDCDCDCDCDCDCDCDC",
      INIT_61 => X"C6C8C6C2C2C8CCCBC5C5C9CDCFD4D2D4E3E5DED0CDD1D1CDCDCFD4D7D6D3D2D1",
      INIT_62 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDBDDE6E6D3CCCFD1D2D2D0D3D4CFD3D1CDC3C0",
      INIT_63 => X"CDCCCDCFD0D1D4D0CAD0D8D6D2D0CFCFD0D0D1D4D3D1D1D1D4DADCDBDBDBDCDC",
      INIT_64 => X"CDC7C0C0C5CDCAC4C3C6CACBC6C1BFC2CCD3D4D2D3E5E5D3CFD1CFCDCFD2D1D0",
      INIT_65 => X"D9DCDDDDDDDDDCDCDCDCDCDCDCDCDEDEDCDAD8DBDECFC6CDCFCFCCCAD1DDDED3",
      INIT_66 => X"D2D2D2D2D1D2D5D7D6D3D0CDCCCCCCCCD7DAD1CBCED1D1D1D1D1D1D1D0D0D1D2",
      INIT_67 => X"D1D7DBDCDFDBD2CDCEC9C2C2C9C7C4C4C4C4C9CCC7C1C0CBD7D7D8D9DFE4D5CC",
      INIT_68 => X"D1D1D1D2D7DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE7DFCCC9CACB",
      INIT_69 => X"DFE1DDD3D1CFD0CFCDCCCDCFCFD1D1D1D4D5D4CDCCD6D8D3D0CFCECFCFD0D3D3",
      INIT_6A => X"CCC9CFCDCDD0D1D2D6D8D9D2C8C2BFC4CBCECBC3C3CDD1CABEBCC3C9CDD0CED6",
      INIT_6B => X"D0D1D1D1D1D1D0D1D1D1D1D6DCDDDCDCDCDCDCDCDCDCDCDFE2E2E0DFDFE1E7E2",
      INIT_6C => X"C5C9CDD1D3D2D8E5E4DCCECDD1D0CDCDCED3D7D5D2D2D1CFD2D2CDD0D8D5CDCB",
      INIT_6D => X"DCDCDCDAD9DEE8E4D1CDD0D1D2D2D2D5D4D1D3D0CBC1C1C7C9C7C1C1C9CECCC7",
      INIT_6E => X"D2D8D5D1D0CFCFD0D0D2D4D2D1D1D1D5DADCDBDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6F => X"C7C9CAC4C0C0C4CFD6D6D3D8E8E1D0D0D1CFCDD0D2D1CFCDCCCDD0D1D1D3CFCB",
      INIT_70 => X"DCDCDCDCDDDEDDDBD9D9DDDDCDC7CDD0CECBCBD3DEDCD4CDC4BFC1C7CDC9C4C3",
      INIT_71 => X"D3CFCCCCCCCCCDD5D7D0CBCFD1D1D1D1D1D1D0D0D0D1D4DADDDCDCDDDDDCDCDC",
      INIT_72 => X"C7C1C3C8C5C3C5C4C5CBCBC5BFC1CDD5D6D8DBE2DFD0CDD2D2D1D0D0D2D5D7D6",
      INIT_73 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE0E5DACACACACCD2D9DCDCDFDAD1CFCE",
      INIT_74 => X"CCCECFD0D1D0D1D4D5D3CCCED8D7D2D0CECED0CFD1D3D3D1D0D1D2D7DCDCDCDC",
      INIT_75 => X"D1D1D5D9DAD4CAC3BFC3CACDCBC4C3C9BFC4C9CECFCEDADFE0D7D0D1D0D0CFCD",
      INIT_76 => X"D0D1D1D1D1D5DBDCDCDCDCDCDCDCDCDCDCDDE1E2E1DFDFDFE5E3CEC8CECECCCF",
      INIT_77 => X"D5E3E5DED0CCD1D1CDCDCFD4D7D6D3D1D1D0D1D3CFCFD9D6CECBCFD1D1D1D1D1",
      INIT_78 => X"E6E6D4CCCFD1D2D2D0D3D3CFD3D1CDC3C0C5C8C6C2C2C8CCCBC6C5C9CDCFD4D1",
      INIT_79 => X"CFD0D0D2D4D2D1D1D1D4DADCDBDBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDD",
      INIT_7A => X"C2CCD3D3D1D3E4E5D3CFD1CFCDCFD1D1D0CDCCCDCFD1D1D3D0CACFD9D6D2D0CF",
      INIT_7B => X"DDDBDAD9DBDDCFC6CCCFCFCCCAD1DDDED3CDC7C0C0C6CCCAC4C3C6CACAC6C1BF",
      INIT_7C => X"CCD7DAD2CBCDD1D1D1D1D1D1D1D0D0D1D2D9DCDDDDDDDDDCDCDCDCDCDCDCDDDE",
      INIT_7D => X"C4C4C4C9CCC7C1C0CBD7D7D8D9DFE3D5CCD2D2D2D2D0D1D5D7D6D4D1CCCCCDCC",
      INIT_7E => X"DCDCDCDCDCDCDCDCDCDCDFE7DFCCC9CACBD1D7DBDCDFDBD2CDCEC9C2C2C9C7C4",
      INIT_7F => X"D1D3D5D4CECCD7D8D3D0CFCED0D0D0D3D3D1D1D1D2D7DBDCDCDCDCDCDCDCDCDC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_01 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_08 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_15 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_22 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_25 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_34 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_37 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_42 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_44 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_48 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_52 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_54 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_56 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_60 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_62 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_64 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_66 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_71 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_72 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_74 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_75 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_76 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_77 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_78 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_79 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C5CBCECBC3C3CDD1CABEBCC3C9CECFCDD6DFE1DDD3D1CFD0CFCDCCCDCFCFD0D0",
      INIT_01 => X"DCDCDCDCDCDCDCDCDFE2E2E0DFDFE1E7E2CDC9CFCDCDD0D1D2D6D8D9D2C8C2BF",
      INIT_02 => X"CDCED3D6D5D2D2D1CFD2D2CDD1D9D5CDCCD0D1D1D1D1D1D0D1D1D1D1D6DCDCDC",
      INIT_03 => X"D5D4D1D3D0CCC2C1C7C9C6C1C1C9CECCC7C5C9CDD1D3D2D8E5E4DCCECDD0D0CD",
      INIT_04 => X"D4DADCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9DEE8E3D1CDD0D1D2D2D3",
      INIT_05 => X"D0D1CFCED0D2D1CFCDCCCDD0D0D2D3CFCAD2D9D5D1D0CFCFD0D0D2D4D2D1D1D1",
      INIT_06 => X"D0CECBCAD3DEDCD4CDC5BFC1C7CDC9C4C3C7C9CAC4BFC0C4CFD6D6D3D8E8E1D0",
      INIT_07 => X"D1D1D1D1D0D0D1D4DADCDCDCDDDDDCDCDCDCDCDCDCDDDEDDDBD9D9DDDDCDC7CD",
      INIT_08 => X"D5D6D8DBE2DFD0CED2D2D2D0D0D2D5D7D6D3CFCCCCCCCCCDD5D8D0CBCFD1D1D1",
      INIT_09 => X"DCE0E5DACACACACCD2D9DCDCDFDAD1CFCEC7C1C3C8C4C3C5C4C5CBCBC5C0C1CD",
      INIT_0A => X"D0CFCED0CFD1D3D3D1D0D1D2D7DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_0B => X"BCBDC4C9CECFCEDADFE0D7D0D1D0D0CECDCCCECFCFD1D0D1D3D5D3CCCED8D7D2",
      INIT_0C => X"DDE1E1E0DEDDDFE5E6D0C8CED1CECECECDD3D6D8D4CAC6C1C1C8C9C6BDBDC7CF",
      INIT_0D => X"D1D4D2CFD2DCD9CECBD0D1D1D1D1D1D1D1D1D1D0D3DADCDDDCDBDBDCDCDCDCDC",
      INIT_0E => X"C6C9C7C2C0C5CBC8C0C2C7C9CBCFCFD6E6EBE4D3D1D7D5D2CFCED2D6D1CACACD",
      INIT_0F => X"DCDCDCDCDCDCDCDCDCDCDCDCDBDADDE8E6D2CBD1D3D1CDCCCFD0CED3D2CEC3C0",
      INIT_10 => X"CFCECED0D3D6DAD4CBD1D9D6D1CFCECDD0D1D3D4D2D1D1CFD1D8DCDBDCDCDCDC",
      INIT_11 => X"CFC9C2BFC2C8C6BEBCC1C6CCCBC5C3C5CFD4D7D8DBE9E9D9D8DCD6D3D4D4D2D1",
      INIT_12 => X"D9DCDBDCDCDBDCDCDCDCDCDCDCDCDCDCDCDAD9DEE3D3CBD1CFCDC9C5CDDCDED4",
      INIT_13 => X"D8D9D6D3D0CFD2D5D2CECBC8C8CBCCCDDADDD3CCCED1D1D1D1D1D1D0CFCFD0D2",
      INIT_14 => X"D1D2D4D7DDDBD2CCCBC7C4C5CBC7C4C1BFC4CBCBC2BEBDC6D0D3D4D7E3EBDDD3",
      INIT_15 => X"D1D0CFD1D7DADBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE9E1CAC9CDCE",
      INIT_16 => X"E4E2DFD7D6D3D2D4D2D1D0D1D1D1D1D3D9DCD9D1CDD7D8D4D0CFCDCFD1D1D3D4",
      INIT_17 => X"CDCAD0D1CECECDCED2D5D9D1C8C4C0C4C9C8C3BCBFC8CDCBC1BDC6CCCED3D5DD",
      INIT_18 => X"D0D1D1D1D1D1D1D1D1D1D1D5DADCDDDDDBDCDCDCDCDCDCDEE1E1E0DEDEDFE6E2",
      INIT_19 => X"C2C6C9CDD0D0D9E8EAE1D1D3D8D4D1CECED3D7D2CACBCED1D4D1CFD4DDD8CCCC",
      INIT_1A => X"DCDCDCDAD9DEE8E4D0CCD2D2D0CFCDD0D0D0D3D1CCC2C2C8C9C8C2C1C7CDC8C1",
      INIT_1B => X"D4D9D6D1D0CDCED1D1D2D3D1D1D0CFD3DADBDBDDDCDBDCDCDCDCDCDCDCDCDCDC",
      INIT_1C => X"C2C6CBC8C5C3C7D1D7D9D8DCEBE5D3D7DBD5D2D4D3D2D1CFCECED0D3D7DAD3CC",
      INIT_1D => X"DCDCDCDCDCDCDCDBDADAE0E1CFCBD1CFCDC9C6D0DDDBD3CEC7C1C0C4C8C4BDBD",
      INIT_1E => X"CDC9C7C9CCCCCFDBDBD2CCCFD1D1D1D1D1D1CFCFCFD0D3DADBDBDCDCDCDCDCDC",
      INIT_1F => X"C6C3C6C9C5C2C1C0C4CCC9C0BBBEC8D1D4D5D9E6E8D7D4D9D8D4D2CFD0D3D6D2",
      INIT_20 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDFE8DAC7CACDCFD1D3D4D9DDD9D0CCCA",
      INIT_21 => X"D1D1D0CED0D1D4DADBD8D0CFD8D7D3D0CECDD0D0D1D3D3D0CFCFD2D7DADBDCDC",
      INIT_22 => X"CECDD3D6D8D4CAC6C1C1C7C9C6BDBDC5BFC6CDCFD4D6DFE2E2DCD6D6D3D2D4D1",
      INIT_23 => X"D1D1D1D1D0D4DADCDCDCDBDBDCDCDCDCDCDDE1E1E0DEDDDFE5E6D0C8CED2CECE",
      INIT_24 => X"D6E6EBE4D3D1D7D5D1CFCED2D6D2CBCACDD1D3D2CFD1DCD9CECBD0D1D1D1D1D1",
      INIT_25 => X"E7E6D2CAD1D2D0CECCD0D0CED3D2CEC3C0C6C9C7C2C0C5CBC9C0C2C7C9CBCFCF",
      INIT_26 => X"CDD0D1D3D3D2D0D1CFD1D8DBDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADE",
      INIT_27 => X"C6CFD4D7D8DBE8E9D9D8DBD6D3D4D4D2D1CFCECED0D3D6DAD5CBD1DAD6D2CFCE",
      INIT_28 => X"DCDCDAD9DEE2D4CBD1CFCEC9C5CDDCDDD4CFCAC2BFC2C8C6BEBCC0C5CCCBC5C3",
      INIT_29 => X"CDDADDD3CCCED1D1D1D1D1D1D0CFCFD0D2D9DCDBDCDCDBDCDCDCDCDCDCDCDCDC",
      INIT_2A => X"C1BFC3CCCBC3BEBDC6D0D4D4D7E3EBDED3D8D9D6D3D0CFD2D6D2CECBC8C8CBCB",
      INIT_2B => X"DCDCDCDCDCDCDCDCDCDCDFE9E1CAC8CCCED1D3D4D7DDDBD2CCCBC7C4C5CBC8C4",
      INIT_2C => X"D3D9DBD9D1CDD8D9D4D0CFCDCFD1D1D3D4D2CFCFD1D7DADBDCDCDCDCDCDCDCDC",
      INIT_2D => X"C3C8C8C3BCBFC8CDCCC1BCC6CCCED3D5DDE4E2DFD7D6D3D2D4D2D1D1D1D1D1D1",
      INIT_2E => X"DCDBDCDCDCDCDCDCDEE1E1E0DEDDDFE6E3CDCAD0D1CDCECDCED3D5D8D1C8C4C0",
      INIT_2F => X"CFCED3D6D2CACBCED1D4D1CED4DDD8CDCCD1D1D1D1D1D1D1D1D1D1D1D5DADCDD",
      INIT_30 => X"D0D1D0D4D1CCC2C2C7C9C8C2C1C6CDC9C0C2C6C9CDD0D0D9E8EAE1D1D3D8D4D1",
      INIT_31 => X"D3D9DBDBDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD9DEE8E4D0CCD2D2D0CFCD",
      INIT_32 => X"D7DBD5D3D4D3D2D1CECECED0D3D7DAD3CCD4DAD6D1D0CDCED0D1D2D3D1D1D0CF",
      INIT_33 => X"CECDC9C6D0DDDBD3CEC7C0C0C4C8C4BDBCC2C6CBC8C4C3C7D1D7D9D8DCEBE5D3",
      INIT_34 => X"D1D1D1D0CFCFD0D3DADBDBDCDCDBDCDCDCDCDCDCDCDCDCDCDBD9DADFE1CFCBD1",
      INIT_35 => X"D1D3D4D9E6E9D7D4D9D8D5D2CFCFD3D6D3CDC9C8C9CCCCCFDBDCD2CCCFD1D1D1",
      INIT_36 => X"DBDFE8DAC7CACDCFD1D3D4D9DDD8D0CCCAC6C4C6C9C5C2C1C0C4CCC9C0BBBEC8",
      INIT_37 => X"D0CECDD0D0D1D3D4D1CFD0D2D7DBDBDCDCDCDCDBDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_38 => X"C0BDC6CDCFD4D6DFE2E2DCD6D6D3D2D3D1D1D0D0CED0D1D4DADBD8D1CFD8D7D3",
      INIT_39 => X"DEDFE0DEDCDCDEE5E4D1CBD1DDDCD4CFCFD3D2D6D4CCC8C5C5CACAC5BCBBC3CC",
      INIT_3A => X"DADBD3CDD0DCDAD1CFD1D1D1D1D1D1D1D1D1D1D0D1D3D5DBDCDCDCDDDCDCDCDD",
      INIT_3B => X"C7CBC9C2BFC5CDCBBFBDC4C8CACFCFD7E6E9E0CFCFD9DAD6D2CED2D6D4D0D1D4",
      INIT_3C => X"DDDCDCDCDCDCDCDDDDDDDDDDDBDADFE8E6D0C8D5DDDCD3CCCECFCED4D4CFC4C1",
      INIT_3D => X"D4D4D4D7D9DDDED0C9D0D8D6D3D1CECDD0D1D2D4D3D1D1CFD0D3D4D7DADCDBDC",
      INIT_3E => X"D0CBC5C3C7CCC7BFBCC0C7CDCBC7C5C6CDD2D7D9DBE6E5D5D6DAD7D4D5D8D6D5",
      INIT_3F => X"D3D4D5D9DCDCDCDCDCDCDCDDDDDDDEDEDDDCDDE2E7D9D2D7DADCD0C7CEDBDCD3",
      INIT_40 => X"D7DAD5D1D3D3D5D8D7D4D0D0D3D6CFCCD9DED5CECED1D1D1D1D1D1D0CFCFCFD0",
      INIT_41 => X"DBD3D0D0D8DAD2CCCCC8C4CACEC8C4C2C1C5CECDC3BDBCC4CDD1D4D8E2E9DDD3",
      INIT_42 => X"D2D0CFD0D2D3D7DCDCDCDDDCDCDCDCDCDCDDDEDDDDDEDEDDDDE1EAE0C8C9D9DF",
      INIT_43 => X"E0DEDCD4D5D6D4D6D9D8D4D3D3D4D5D8E0DED5CECDD7D7D5D3D0CDCFD1D1D3D4",
      INIT_44 => X"CDCBD4DEDAD1CDD0D2D1D5D1CAC7C4C7CBCAC3BABCC6CCCBC2BDC7CCCDD4D9DF",
      INIT_45 => X"D1D1D1D1D1D1D2D1D1D1D0D2D3D6DCDDDCDDDCDCDCDCDDDEE0E0DDDCDCDEE3E0",
      INIT_46 => X"BEC5C8CBCFD0D8E7E7DDCDD3DBD9D5D1CED3D7D5D1D3D6DBDAD1CCD4DFDAD0CF",
      INIT_47 => X"DDDDDDDADAE1E9E3CDCAD8DDDBD1CCCFCDCFD4D3CCC2C3C9CBC9C2C0C6CECABE",
      INIT_48 => X"D3D8D6D4D1CDCED0D1D2D4D2D2D1D0D0D3D4D7DBDCDBDCDDDCDCDCDCDCDCDDDD",
      INIT_49 => X"C2C8CECBC7C4C5CED5D8D8DBE9E2D2D5DAD7D4D6D8D6D5D4D4D4D7DADFDCCDC9",
      INIT_4A => X"DCDCDDDDDDDEDEDCDBDCE4E6D6D3D7DBDBD0C8D0DBDAD3CEC9C5C6C9CAC5BEBD",
      INIT_4B => X"D3D0D0D4D9CECEDDDDD2CDCFD1D1D1D1D1D1D0CFCFCFD1D4D4D6D9DCDCDCDCDC",
      INIT_4C => X"C5C5CCCEC8C3C0C0C6CECBC2BCBDC6CFD3D5D8E3E7D8D3D8DAD3D1D3D3D6D9D6",
      INIT_4D => X"DBDDDCDCDCDCDCDCDDDDDDDEDEDDDDDCE0EADCC6CDDCDED8D2CFD2DAD9CFCBC9",
      INIT_4E => X"D7D4D3D0D3D5DAE2DCD4CDCFD7D7D4D2CECDD0D1D1D3D3D0CFD0D1D2D3D8DCDC",
      INIT_4F => X"CFCFD2D2D6D4CBC8C5C4CACAC5BCBBC1BFC8CCCDD4D9E0DEDDD9D2D5D5D4D7DA",
      INIT_50 => X"D2D1D1D1D1D1D3D5DADCDCDCDCDCDCDCDCDEDFE0DEDBDCDEE4E4D1CAD1DCDCD4",
      INIT_51 => X"D7E6E8E0CFD0DADAD6D2CFD1D6D4D0D1D4DADBD3CDD0DCDAD2CFD1D1D1D1D1D1",
      INIT_52 => X"E8E6D1C7D5DCDCD4CCCECFCDD4D4CFC4C1C7CBC9C2BFC5CDCCC0BDC4C8CACFCF",
      INIT_53 => X"CDD0D1D2D3D3D1D1D0D0D3D4D7DBDCDBDCDCDCDCDCDCDCDCDDDDDDDDDDDBDADF",
      INIT_54 => X"C6CED2D7D9DBE6E6D6D6DAD7D4D5D8D6D5D4D4D4D6D9DDDED1C9D0D9D6D3D1CE",
      INIT_55 => X"DEDCDCDDE3E6D9D2D7DBDCD0C7CEDADBD3D0CBC5C3C7CCC7BFBCC0C7CDCAC7C5",
      INIT_56 => X"CCD9DED5CECED1D1D1D1D1D1D0CFCFCFD0D3D4D5D8DCDCDCDCDCDCDCDDDDDDDE",
      INIT_57 => X"C2C1C5CECDC4BDBDC4CED1D4D8E2E8DDD3D7DAD5D1D3D3D5D9D7D4D0D0D3D6CF",
      INIT_58 => X"DCDCDDDDDDDDDEDDDDDDE1EAE0C9C9D9DFDBD3D0D0D8DAD2CCCCC8C4CACFC9C5",
      INIT_59 => X"D8E0DED5CECDD7D8D5D2CFCDCFD1D1D3D4D1CFCFD0D2D3D7DCDCDBDCDCDCDCDC",
      INIT_5A => X"C7CBCAC3BABCC6CCCBC2BDC7CCCDD4D9DFE0DEDCD3D4D5D4D6DAD8D4D3D3D4D5",
      INIT_5B => X"DDDCDCDCDCDCDCDDDEDFE0DDDCDCDEE3E0CDCCD4DEDBD1CDD0D3D1D6D1CAC7C5",
      INIT_5C => X"D1CFD3D7D6D1D2D5DBDAD1CCD3DFDAD1CFD1D1D1D1D1D1D1D1D1D1D0D2D3D6DC",
      INIT_5D => X"CECECFD5D3CCC2C3C9CAC9C2C0C5CECABFBEC5C7CBCFD0D8E6E7DDCED3DBD9D5",
      INIT_5E => X"D1D3D4D7DBDCDBDCDDDCDCDCDCDCDCDDDDDDDDDCDADAE1E9E3CECAD8DDDBD2CD",
      INIT_5F => X"D5D9D7D4D6D8D6D5D4D4D4D6D9DFDCCDC9D4D8D6D4D1CDCED0D1D2D4D2D2D1CF",
      INIT_60 => X"DBDBD0C8D0DBDBD3CFC9C4C6C9CAC5BEBDC2C8CECBC7C4C5CED4D7D8DBE9E2D1",
      INIT_61 => X"D1D1D1D0CFCFCFD1D4D4D5D9DCDCDCDCDCDCDDDDDDDDDEDEDCDBDCE4E7D6D3D7",
      INIT_62 => X"CFD3D5D8E3E7D8D3D8DAD4D1D3D3D6D8D7D3D0D0D5D8CECEDCDDD3CDCFD1D1D1",
      INIT_63 => X"DCE0EADCC6CDDCDFD8D2D0D2DAD9D0CBC9C6C5CBCEC8C4C0C0C6CECBC2BCBEC6",
      INIT_64 => X"D2CFCDD0D1D1D3D3D1CFD0D1D2D3D7DCDCDBDCDBDBDCDCDCDCDDDDDDDDDEDEDD",
      INIT_65 => X"BFBEC8CCCED5D8DFDEDDD8D2D5D4D4D7DAD7D4D3D0D3D5DAE2DCD4CDCED7D7D4",
      INIT_66 => X"E0E0E1DEDADADCE2E2D2CED6E3E0D6D0D0D3D2D5D3CCCAC8C8CFD0CABFBDC6CE",
      INIT_67 => X"D9DCD0CACFDEDED4CFCED0D2D1CFCFD0D2D2D3D3D2D0D2D9DCDCDDDDDCDBDCDE",
      INIT_68 => X"C9CBC9C3C2C9CFCEC5C0C5C9CCD2D2D7E6E7DBCBC9D1D1CBCCCACACCCCCCCFD0",
      INIT_69 => X"DDDEDEDEDDDCDCDEE0E0E0E0DFDFE1E6E3D2C9D6E0DFD5CBD1D2CFD5D2CEC6C4",
      INIT_6A => X"CECECDCFD4DDDAC9C5D1DBD8D3CFCDCFD2D1D0D4D4D1D0CFD0D0CFD3D9DCDBDB",
      INIT_6B => X"D0CBC7C8CED4CFC6C1C5CCCFCAC6C6C6CBD0D4D6D6E0E0CECDD2D4CFCFD1D0CE",
      INIT_6C => X"D0CFD2D7DCDDDDDDDBDCDDDFE1DFDDDCDEE0E2E5E5DAD4D8DDE1D7CACFDBD9D1",
      INIT_6D => X"D0D1CDC7C9CBC9CCD1D1D1D3D6D8CFCBD9DED7D0CDCECFCFCFD0D1D1D0CFD1D2",
      INIT_6E => X"DDD2CECFD8DAD2CECCC8C6C9CDC8C4C3C4C9D0D0CBC4C0C5CED3DADCE1E6DACE",
      INIT_6F => X"D1D1D0D0D0D0D5DCDCDCDDDCDDDEDDDCDDDDDEE0DFDDDEE0E0E4E7DECDCCDCE2",
      INIT_70 => X"DDD9D6CECECFCCCDD5D1CCCBCACCCED3DDD8CBC5CCDAD7D3D0CECED0D1D1D2D2",
      INIT_71 => X"D0CFD9E2DED4D0D2D4D1D3D0CBC8C6C9D0D1C8BDBEC9CFCCC3C0C7CACCD4D8DD",
      INIT_72 => X"CED0D2D1CFCFD1D2D3D3D3D1CFD3DBDCDCDDDDDCDBDDDDDEE0E0DDDADADDE3E0",
      INIT_73 => X"C4CAC9CBD0D3DBE7E4D9CACCD2CFCBCBC8CACDCCCDCFD2DCDBCCC7D1E0DCD2CE",
      INIT_74 => X"E0E0E0DEDFE2E7E2D0CBDCE1DED3CCD1D1D0D4D1CCC5C5CACAC7C2C2C9CFCDC5",
      INIT_75 => X"D6DBD7D2CFCDD0D1D0D1D5D4D1D0CFD0D0CFD3DADDDCDCDDDEDEDEDDDCDCDFE0",
      INIT_76 => X"C6CDD1CBC6C5C6CCD0D3D5D6E2DBCCCED3D2CECFD1D0CECFCDCDD0D5DDD7C6C7",
      INIT_77 => X"DCDDDDE0DEDCDCDFE0E0E5E5D8D5D7DEDFD4CBD1DAD9D3CECAC7C9D0D4CDC4C1",
      INIT_78 => X"D1D1D3D7D9CECDDCDDD4CECDCECFCECFD1D1D0CFD0D1D1D0CFD2D9DDDDDDDCDB",
      INIT_79 => X"C6C7CDCDC8C4C3C4CAD1CFCBC3C1C8D0D7DADCE2E4D6CFD1D1CBC8CBCAC9CED1",
      INIT_7A => X"DBDDDCDDDDDCDCDEDDDEE0DEDDDFE1E0E3E6DBCBD0DFE3DAD1D0D1D9D9D0CCCA",
      INIT_7B => X"D1CCCBCACBCED6DED5C8C5CFD9D6D2D0CECED0D1D1D2D2D1D0D0D0D0D1D7DCDC",
      INIT_7C => X"D0D0D3D1D5D2CCCAC8C8CED0CABFBDC4C3C9CACCD4D7DEDBD8D2CCCFCECACED5",
      INIT_7D => X"D0D2D3D3D3D2D0D2D9DCDCDDDDDCDBDCDEE0E0E1DEDADADCE2E1D2CED7E3E0D6",
      INIT_7E => X"D8E6E7DCCCC9D1D1CCCCCACACCCCCCCED0D9DDD0C9CFDEDED4CECED0D1D1CFCF",
      INIT_7F => X"E6E4D3C9D6E0DFD5CCD1D2CED4D2CEC7C5C8CBC9C3C2C9CFCEC5C1C5C9CCD2D2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFD1D0D0D4D4D1D0CFCFD0D0D3D9DCDBDBDDDEDEDEDDDCDCDEE0E0E0E0DFDFE1",
      INIT_01 => X"C6CBD0D4D5D6E1E0CECDD2D3CFCED1D0CFCFCECDCFD4DDDAC9C4D1DCD8D3CFCE",
      INIT_02 => X"DCDDE0E2E5E5DAD4D8DDE1D7CACFDBD9D1D0CBC7C8CDD4CFC6C2C5CCCFCAC6C5",
      INIT_03 => X"CBD9DED7D0CECECFCFCFD0D1D1D0CFD1D2D0CFD1D7DCDDDDDDDBDCDEDFE1DFDD",
      INIT_04 => X"C3C4C9D0D0CBC4C0C5CED4DADCE1E5D9CED0D1CDC8CACAC9CCD1D1D1D3D6D8D0",
      INIT_05 => X"DCDDDDDEE0DFDDDEE0E0E4E6DECDCCDCE2DDD2CECFD7DAD2CECCC8C5C9CDC8C5",
      INIT_06 => X"D3DDD9CBC5CCDAD8D3D0CECED0D1D1D2D2D1D0D0D0D0D0D5DCDCDBDDDCDDDDDC",
      INIT_07 => X"CACFD1C8BDBEC9CFCCC4C0C7CACCD4D8DDDDD9D5CECECECBCDD5D1CCCBCBCCCE",
      INIT_08 => X"DCDCDDDDDCDBDDDDDEE0E0DDDADADDE3E0D0CFD8E2DED4D0D2D3D1D3D0CBC9C6",
      INIT_09 => X"CBC8CACDCCCDCFD2DCDBCCC7D0E0DCD2CECFD1D2D1CFCFD1D2D3D3D3D1D0D3DB",
      INIT_0A => X"D1D1D0D4D1CCC5C6C9CAC7C2C2C9CFCDC4C4CAC9CBD0D3DBE7E5D9CACCD2CFCB",
      INIT_0B => X"D0D0CFD3DADCDCDCDDDEDEDDDCDCDCDFE0E0E0E0DFDFE3E7E2D0CBDCE1DED3CC",
      INIT_0C => X"CED3D2CECFD1D0CECFCDCCD0D5DDD7C7C7D6DBD6D3CFCED0D2D0D1D5D4D1D0CF",
      INIT_0D => X"DDE0D5CBD1DAD9D3CFC9C7C9D0D4CDC5C1C6CCD1CCC7C5C6CCD0D3D4D6E2DBCB",
      INIT_0E => X"CFD0D1D1CFCFD1D2D0CFD2D8DDDDDDDCDBDCDDDDE0DFDDDCDEE0E0E5E5D8D5D7",
      INIT_0F => X"D0D6DADCE2E4D7CFD1D1CBC7CBCACACED1D1D1D3D7D9CECDDCDDD4CFCECECFCE",
      INIT_10 => X"E0E3E6DBCBD0DFE3DAD1CFD0D8D9D1CDC9C6C8CDCEC9C4C3C4CAD1CFCBC3C1C8",
      INIT_11 => X"D0CECED0D1D1D2D2D1D0D0D0D0D1D6DCDCDBDDDCDDDDDCDDDDDDDEE0DEDDDFE0",
      INIT_12 => X"C2C2C9CBCDD5D7DEDBD8D1CCCFCECACED5D1CDCBCACBCED6DED5C8C6CFD9D6D2",
      INIT_13 => X"D9DFDFDAD5D5D6D8DBDADADCDCD9D8D6D3D6D6D5D0C7CACBCBCDCCC9C7C8CACB",
      INIT_14 => X"D3D9CCC7CCDCDDD4CCC9D1D7D3CAC8CDD2D5D4D5D6D1D2D9D9DADEE0DCDADDDB",
      INIT_15 => X"C8C6C7C9C9C9CAC8C6CACCC9CBD0D1D8E6E9E1D0CCCEC8C6CBCAC6C6C2BFC1C6",
      INIT_16 => X"DEE0DFDFDDDBD7D6D7D7D9DCDCDCDCDCDBD7D5D8DADAD7D5D8D6D0D2CECCCCCB",
      INIT_17 => X"CEC9C2C5CEDDDACAC5D1DAD7D1CACBD2D6D0CCD3D5D1D0D1D1D1D0D3DADCDBDC",
      INIT_18 => X"CFCCCBC9CACDCDCBC9C9CBCBCBC9C9C8CDD2D4D3D4E0E1D0CFD1D2CECCCAC9CB",
      INIT_19 => X"D2CFD2D6DBDDDFDEDADCDCD9DFDCD2CFD6DEDCD9D7D7D8D9DBDDDCD5D7E0DDD3",
      INIT_1A => X"D0CDC6C5CAC8C4C5C8C7CBD0D4D2CCCAD7DCD7D3CFCCCFCCCBCED0D1D0CDD1D5",
      INIT_1B => X"D7D6D7D9DCDCD7D2CCC9CCCDCAC8C8C7C7C9CACBCFCEC6C6D0D7DAD8DDE5DCD2",
      INIT_1C => X"CFD0D1D1D1D1D5DCDCDCDDDEE1E1DFDEDDD4D7DDD7D3D7DCDCDCDDDBD8D6D7D8",
      INIT_1D => X"DDDCD7CECDC9C4C7CFCDCBC9C4C3C4CEDDDACDC7CEDBD4CECDCFD2D3D4D2D2D0",
      INIT_1E => X"DADADCDAD8D8D5D3D5D4D5CFC8CACACBCDCDC8C6C8CBCBCBCACACACACFD5D6DC",
      INIT_1F => X"CAD3D7D1C9C9CED3D5D4D7D5D0D3DAD9DBDFDFDBDBDEDADADFDDD9D4D3D5D9DB",
      INIT_20 => X"CECEC9CBD0D3DBE7E7DECDCDCDC7C7CCC8C6C5C1BFC3C9D7D8CAC5CDDCDBD1CA",
      INIT_21 => X"D8D9DCDDDCDCDCDBD6D5DBDBD9D7D6D8D5D2D3CDCCCDCBC7C6C7C9C9CACAC8C7",
      INIT_22 => X"D5D9D6CFCACDD3D6CECDD4D4D1D0D1D1D1D0D5DBDCDCDCDFE0DFDFDCDBD7D7D7",
      INIT_23 => X"C9CACCCBC8C8C9CED4D4D2D3E0DFD1CFD2CFCCCBCAC9CBCDC6C2C6D1DED7C7C7",
      INIT_24 => X"DDDAD8DFDAD1D1D9DEDBD9D8D8D9D8D9DDDBD5D8DFDBD3CFCCCBC9CBCDCDCBC9",
      INIT_25 => X"C7CCD1D5D2CACBD7DBD6D2CECBCDCBCBCFD1D1CECDD2D5D1CFD2D7DCDEDFDDDA",
      INIT_26 => X"C9CECEC9C8C8C6C7CACBCCCFCCC6C8D2D8DAD8E0E5D9D2D0CBC4C5C9C7C5C6C8",
      INIT_27 => X"DBDDDFE2E1DEDFDED6D9DCD5D1D8DDDCDCDDDAD9D7D7D8D7D7D8D9DCDBD5D1CA",
      INIT_28 => X"CDCBCAC5C2C5D3DED7CBC9D0D9D2CECED0D2D4D4D2D2CFD0D1D1D1D1D1D8DCDB",
      INIT_29 => X"D5D3D6D5D5D0C8CACBCBCCCCC9C7C7CACBCACBD0D6D6DCDBDBD4CECDC8C3C7CF",
      INIT_2A => X"CDD1D5D4D5D6D2D2D9D9DBDEE0DCDADDDBDADFDFDAD5D5D6D8DBDADADCDCD8D7",
      INIT_2B => X"D9E6E9E1D0CCCDC8C6CBC9C6C6C2BFC1C6D3DACCC7CCDCDDD4CBC9D0D7D2CBC8",
      INIT_2C => X"DCDBD7D5D8DADAD7D5D8D6D0D2CECDCDCBC8C6C7C9C9C9CAC8C6CBCCC8CBD0D1",
      INIT_2D => X"D2D6D0CCD3D5D1D0D0D1D1D0D3DADCDBDCDEE0DFDFDDDBD8D6D7D7D9DCDCDCDD",
      INIT_2E => X"C9CCD2D4D3D4E0E1D0CED1D2CECDCAC9CBCECAC2C4CDDCDBCAC5D1DAD7D1CACB",
      INIT_2F => X"D0D6DEDCD9D8D8D9D9DBDDDCD5D7E0DDD3D0CCCBC9CACDCDCBC9C9CACBCBC9C8",
      INIT_30 => X"CAD7DCD7D3CFCCCECCCBCED0D1D0CDD1D4D1CFD2D6DADDDFDEDADCDCD9DFDDD2",
      INIT_31 => X"C7C6C9CACBCFCEC7C6D0D7DAD8DDE4DCD2D1CDC6C5CAC8C4C5C8C7CAD1D4D3CB",
      INIT_32 => X"DEDED3D7DDD8D3D7DCDCDCDCDBD8D6D7D8D8D7D7D9DCDCD6D2CCC9CCCDCAC8C8",
      INIT_33 => X"CEDDDACDC7CEDBD5CFCECFD1D3D4D2D2D0D0D1D1D1D1D1D6DCDCDBDDDEE1E1DE",
      INIT_34 => X"CBCDCDC9C6C8CBCBCBCACBCACACFD5D6DBDDDBD7CFCDC9C4C6CFCECBC9C5C2C4",
      INIT_35 => X"D9DBDFDFDBDBDEDADADEDDD9D4D3D5D9DBD9DADBDAD8D8D5D3D5D4D5D0C8CACA",
      INIT_36 => X"CCC8C6C5C1BFC3C9D7D8CAC5CDDDDBD2CACAD3D7D1C9C9CED2D5D5D7D5D0D3DA",
      INIT_37 => X"D9D5D2D2CDCCCDCBC7C6C7C9C9CACAC7C7CECFC9CCD0D2DBE7E7DECECCCDC7C7",
      INIT_38 => X"D1D1D0D4DBDCDBDCDFE0DFDFDCDBD7D7D7D8D9DCDCDCDCDCDAD6D5DBDBD9D7D6",
      INIT_39 => X"CFD2CFCDCBCACACBCEC7C2C6D1DED8C8C7D5DAD6CFCACDD3D6CECCD5D5D1D0D1",
      INIT_3A => X"D9DDDBD5D8DFDBD3CFCCCBC9CBCDCDCBC9C9CACCCAC8C8C9CED4D4D2D3E0DFD0",
      INIT_3B => X"CBCED0D1CECDD2D5D1D0D2D7DCDDDFDDDADDDAD8E0DAD0D1D9DEDBD9D8D7D9D8",
      INIT_3C => X"D2D8DAD8E0E5D9D2CFCBC4C5C9C7C5C6C8C8CBD1D5D2CBCBD8DBD6D2CECBCDCB",
      INIT_3D => X"DCDCDCDAD9D7D7D8D8D7D8D9DCDBD5D1CAC9CECFC9C8C8C6C7CACBCCD0CCC6C8",
      INIT_3E => X"CECFD2D3D4D2D2D0D0D1D1D1D1D1D7DCDCDCDDDFE2E1DEDFDED5DADCD5D1D8DC",
      INIT_3F => X"CACACACBD0D6D5DCDCDCD4CECDC8C3C8CFCDCBCAC5C2C5D3DED7CBC9D1D9D2CE",
      INIT_40 => X"D9DEDBD7D3D1D2D4D6D8D9D7D5D3D3D3D3D6D6D5D1C7CACDCDCCC9CACBCBCBCA",
      INIT_41 => X"D6D8CAC5CADADED7CFCFDDE5DBCCC8CDD2D4D4D4D4D1D2D9D8D9DEE1DDDADDDA",
      INIT_42 => X"C9C7C9CCCDCCCAC6C6CED0C9CACECFD7E4E6E1D0CBCDC7CAD1D0CFCCC8C2C1C8",
      INIT_43 => X"DDDDDEDEDCDAD7D4D2D2D2D5D6D8D9D7D5D5D6D5D5D6D6D8DCD8D1D1CDCDCECD",
      INIT_44 => X"CDC6BEC1CADAD9C9C6D4DEDCD4CBCED7D9CFC9D0D3D1D1D1D1D1D0D2D9DCDBDC",
      INIT_45 => X"D0CECECCCBCBCACCCDCDCBCBCCCBCACACED4D7D4D5E3E5D5D3D5D4D0CDC8C8CA",
      INIT_46 => X"D1D0D2D5DADDE0DFDADCDEDADFDDD1CBD3DBD8D3D1D4D6D4D3D5D8D4D6DFDCD3",
      INIT_47 => X"D5D1CBCFD7D5D2D0CBC5C7CDD2D1C9C7D2D7D5D4D5D5D8D3CFD0D0D1D0CBCDD2",
      INIT_48 => X"D4D7DCDFDEDDD9D3CCC9CECECAC9CCCAC7CACAC9CECFC9C8D2D8DAD5DCE5DDD5",
      INIT_49 => X"CED0D1D1D1D1D5DCDCDCDCDDE0E0DEDDDDD5D7DBD4CDD0D5D5D5D7D8D7D5D2D2",
      INIT_4A => X"DEDFDBD1D0D2CAC9CFCECDCAC2BEC2D0DFD9C9C7D4DFDAD3D3D7D9DADAD7D2CE",
      INIT_4B => X"D9D8D7D5D3D3D3D3D6D6D6CFC7CBCDCDCCCACACACACACACACCCCCBCBCFD4D2D9",
      INIT_4C => X"D1E0E4D8CBC9CED3D5D4D6D5D0D3DAD8DADEE1DCDBDFDBDBDDDAD5D2D0D1D4D7",
      INIT_4D => X"D0CEC8CCCFD0DAE5E5DFCDCCCCC8CCD3D2CECBC6C1C2CBD9D7CAC6CDDBDDD5CD",
      INIT_4E => X"D3D3D5D6D8D9D7D5D6D6D5D5D6D7DADDD7D2D2CDCDCFCDC9C7CACDCDCBC9C5C7",
      INIT_4F => X"D8DDDBD2CACFD7D9CDC9D0D3D1D1D1D1D1D0D4DBDCDBDBDDDEDEDEDBDAD5D4D2",
      INIT_50 => X"CBC9CACCCBCACAD0D7D5D2D6E5E2D4D2D5D3CFCBC7C8CBCCC4BFC3CEDCD6C6C8",
      INIT_51 => X"DDDDDAE0DBCFCCD4DBD8D2D2D5D6D3D3D6D7D3D6DDDAD3CFCECECCCBCBCACCCD",
      INIT_52 => X"C3C8CFD2CEC7C8D2D6D3D4D5D5D7D2CFD0D1D1CECACFD3D1D1D3D7DADEE1DEDA",
      INIT_53 => X"CACFCDC9CACCC9C8CAC9CACECEC8CBD3D8DAD6DEE8DCD4D3D0CACDD6D4D2D1CA",
      INIT_54 => X"DCDCDFE0E0DDDEDED6D9DAD3CCD1D6D6D6D8D9D9D5D2D2D4D9DEDFDDDCD7D2CA",
      INIT_55 => X"CDCDCAC3BFC4D6E0D5C8CBD7DFD8D3D4D8DADADAD6D1CED0D1D1D1D1D1D7DCDC",
      INIT_56 => X"D3D3D6D6D6D1C7CACDCDCCCACACBCBCBCCCBCBCFD3D4DDDEDFD9D2D4D2CACACF",
      INIT_57 => X"CDD2D4D4D4D4D1D2D9D8D9DEE1DDDADDDAD9DDDBD7D3D1D2D4D6D9D9D7D5D3D3",
      INIT_58 => X"D7E4E6E1D0CBCCC7C9D1D1CFCCC7C2C1C8D6D8C9C5CADADED7CFCEDDE5DBCCC8",
      INIT_59 => X"D7D6D5D6D5D5D6D7D8DCD8D1D1CECDCECDC9C7C9CCCDCBCAC7C5CED0C9CACECF",
      INIT_5A => X"D7DAD0C9CFD3D1D1D1D1D1CFD2D9DCDBDBDDDEDEDEDCDAD7D3D2D2D3D5D6D8D9",
      INIT_5B => X"CACED4D7D4D5E3E5D6D3D5D4D0CDC8C7CACDC6BEC1CAD9D8C9C5D4DEDCD4CACD",
      INIT_5C => X"CBD3DBD8D2D1D4D7D4D3D6D8D4D6DFDCD3D0CECECCCBCBCACBCDCDCCCCCCCBCA",
      INIT_5D => X"C7D1D7D4D3D4D4D8D3CFD0D0D1D0CBCED2D1CFD1D5DADDE0DFDADCDDDADFDDD1",
      INIT_5E => X"CAC7CACAC9CECFC9C9D2D8DAD5DCE5DDD5D4D1CBCFD7D5D2D0CBC5C7CDD2D1C9",
      INIT_5F => X"DDDED4D7DBD5CED0D5D5D5D7D8D7D5D2D2D4D8DDDFDEDCD9D3CCC9CECEC9C9CB",
      INIT_60 => X"D0DFD9C9C7D4E0DAD3D3D7D9DADBD7D2CFCFD1D1D1D1D1D5DCDCDCDCDDE0E0DE",
      INIT_61 => X"CDCBCACACACACACACACBCCCBCACFD5D2D9DEDFDBD2D0D2CAC8CFCECDCAC2BEC2",
      INIT_62 => X"D8DADFE1DCDADFDBDADDDAD5D2D0D2D4D6D9D8D7D5D3D3D3D3D6D5D6D0C7CACD",
      INIT_63 => X"D4D2CECBC6C1C2CBD8D7CBC6CDDBDDD5CDD1E0E4D9CBC9CED3D5D4D6D5D0D3DA",
      INIT_64 => X"DDD7D2D2CDCDCFCDC9C7CACCCDCBC9C5C7D0CFC8CCCFD0D9E5E5DFCECCCDC8CC",
      INIT_65 => X"D1D1D0D4DBDCDBDCDDDDDEDEDBD9D5D4D2D3D3D5D7D8D9D7D5D5D6D5D5D6D7DA",
      INIT_66 => X"D2D5D3CFCBC7C8CACCC4BFC3CEDDD6C6C8D8DEDBD2CACED7D9CDC9D0D3D1D1D1",
      INIT_67 => X"D3D6D7D3D6DDDAD2CFCECECCCBCBCBCCCDCBCACBCBCACACAD0D6D5D2D6E5E2D4",
      INIT_68 => X"CFD0D1D1CECBCFD3D1D1D4D7DADDE1DEDADDDCDAE0DACECCD4DBD8D2D2D5D6D3",
      INIT_69 => X"D4D8DAD6DEE8DCD4D3D0CACDD6D4D2D0C9C3C8CFD3CFC7C7D2D6D3D4D4D5D7D2",
      INIT_6A => X"D5D5D7D9D9D5D2D2D5D9DEDFDDDCD8D2CACACFCDC9CACCC9C8CAC9CACFCEC8CB",
      INIT_6B => X"D4D8DADADAD6D1CECFD1D1D1D1D1D7DCDCDCDCDEE0E0DDDEDED6D9DAD3CDD1D6",
      INIT_6C => X"CCCCCBCBCFD3D4DDDEDFD9D2D4D2CACACFCDCDCAC3BFC4D5E0D5C8CCD7DED8D3",
      INIT_6D => X"D3D5D6D3CFCECFD0D1D1D0CFD0D3D5D2D1D5D5D5D1CAC9C8C9CACBC9C3C3C8CA",
      INIT_6E => X"D9DAD2D1D4DCDCD6CFCFDDE4DED4CFD0D4D2D0D1D1CFD2D9D8D8DADBD7D4D8D6",
      INIT_6F => X"C8C9C9C8C7CBCCC8C5C8CBC9CACFCFD4E3E8E4D5D1D1CCCDD3D5D5D4D1CECBD0",
      INIT_70 => X"D6D4D5D7D5D4D3D0D0D6D7D3D3D3D2D0D0D1D1D1D1D2CECDD3D6D2D3CECBC8C7",
      INIT_71 => X"CCCAC6C8CCD5D4CCCDD7DCDBD5CDD0D6D7D1CDD2D4D1D1D1D1D1D0D2D9DCD8D6",
      INIT_72 => X"D1CFCAC7C8CCCDC8C7C7CACECBC7C5C6CED4D8D6D7E7E9DAD6D7D4CFCBCCCCCC",
      INIT_73 => X"D0D0D2D6DADADBD9D4D7DBD9DCD8D0CDD3D8D4CFCED1D3D2D1D1D0CCD0D7D5D1",
      INIT_74 => X"D8D4CFD1D6D7D4D2CDCBCECFCFD2D2D0D4D3D1D1D3D7DAD6D3D6D5D4D0CACCD0",
      INIT_75 => X"CFCFD2D5D8DCD9D3CBC6C7C7C9CBCAC6C4C8CCCAC7C7C5C8D2D8DAD5DBE5DDD8",
      INIT_76 => X"CED0D1D1D1D1D5DBDCDBD7D7D6D6D6D5D8D5D5D8D4D0D0D2D1D0D0D2D0CFCFCE",
      INIT_77 => X"DFE2E0D9D8D7D0CFD1CDCCCBC8C5C8D0D7D5CECFD6DAD6D1D1D3D5D7DDDAD1CD",
      INIT_78 => X"D1CFCFD0D4D5D1D2D5D5D6CFC9C8C8C9CBCBC9C4C4C9CAC8C3C2C7C9CBD2D1D8",
      INIT_79 => X"D1DFE3DDD3CED1D5D3D0D1D0CFD3DAD9D8D8DAD6D4DAD8D4D6D6D2CECDCFD1D1",
      INIT_7A => X"C8CBC9CCCECFDAE6E7E2D3D2D1CDCED4D6D5D3CFCDCCD2DAD9D3D3D6DBDBD5CD",
      INIT_7B => X"D7D6D3D3D4D1D0D1D1D1D1D1D1CDCDD5D5D2D3CDCAC8C7C9C9C8C7C7CACBC7C4",
      INIT_7C => X"D9DCDAD3CCD0D8D9D1CDD2D3D1D1D1D1D1D0D4DBDCD7D6D5D3D5D7D4D3D1D2D2",
      INIT_7D => X"C7CACCCAC7C5C8D0D6D8D5DAEAE5D7D7D7D3CDCBCCCCCDCCC9C6CACED6D3CBD0",
      INIT_7E => X"D8DBD9DBD7D0CCD3D8D3CECED2D3D2D1D1CECCD1D6D3D1D1CFC9C7C8CCCCC8C6",
      INIT_7F => X"CBCFCFD0D1D0D0D2D1D0D1D4D8DAD4D2D5D5D4CFCACED0CFD1D4D7D9D9DBD8D4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C6C7C7C8CCC9C5C5C9CCC9C7C6C4CBD3D8D9D7DEE6DCD7D7D4CFCFD7D7D4D1CC",
      INIT_01 => X"DBD8D7D6D6D6D6D7D3D6D7D5D1D1D3D1CFD0D2D0CFCECECFD0D3D5D8DBD7D2C9",
      INIT_02 => X"CDCCCAC7C6CAD2D8D3CCD0D8DAD5D1D1D3D5D8DBD7D0CDD0D1D1D1D1D1D7DCDD",
      INIT_03 => X"D3D2D5D5D6D1C9C9C8C9CACBC9C3C3C7C4C8C9CCD2D4DEE0E3DED9DAD6CFD0D1",
      INIT_04 => X"D0D4D3D0D1D1CFD2D9D9D8D9DAD7D4D8D6D3D5D6D3CFCDCED0D1D0D0CFD0D3D5",
      INIT_05 => X"D5E3E8E5D5D1D1CCCDD3D5D6D4D1CECBD0D9DAD3D1D4DCDBD6CFCFDCE3DED4CF",
      INIT_06 => X"D1D1D1D1D0D1D2CFCED4D6D2D3CECBC8C7C9C9C9C8C7CBCCC9C5C8CBC9CACECE",
      INIT_07 => X"D7D7D1CDD2D3D1D1D1D1D1CFD2D9DCD8D6D6D4D5D7D5D4D4D0D0D6D7D3D3D3D2",
      INIT_08 => X"C7CED4D8D6D7E7E9DAD6D7D4CFCCCCCBCCCCC9C6C8CCD5D4CCCED8DCDBD5CED0",
      INIT_09 => X"CDD3D8D4CECED1D3D2D1D1D0CCD0D7D5D1D1D0CBC8C9CCCDC8C7C7CACECBC7C6",
      INIT_0A => X"D0D4D3D1D1D2D7DAD6D3D6D5D3CFCACCD0D0CFD2D6DADADADAD4D7DBD9DCD8D0",
      INIT_0B => X"C6C4C8CCCAC8C7C6C8D2D8DAD4DBE5DED8D8D4CFD1D7D7D4D2CDCBCECFCFD2D2",
      INIT_0C => X"D5D8D5D5D8D4D0D0D3D1D0D0D2D0CFCECECFCFD2D5D8DCD9D3CAC6C7C7C9CBCA",
      INIT_0D => X"D0D7D5CECFD5DAD6D1D1D3D5D7DDDBD1CDCFD1D1D1D1D1D5DBDCDBD7D6D6D6D6",
      INIT_0E => X"CACBCBC9C4C4C9CAC8C3C2C7CACBD1D2D8DFE2E0D9D8D7D0CFD1CECCCBC8C6C8",
      INIT_0F => X"D9D8D9DBD6D4DAD9D4D6D6D2CECECFD1D1D1D0CFD0D4D5D2D2D6D5D6CFC9C8C8",
      INIT_10 => X"D4D6D5D2CFCCCBD1DAD9D3D3D6DBDBD5CDD1DFE3DDD3CFD1D4D3D0D1D0CFD4DA",
      INIT_11 => X"D5D5D2D3CDCAC8C7C9C9C9C7C7CACBC7C4C8CBC8CCCFCFDAE7E6E2D3D2D2CDCE",
      INIT_12 => X"D1D1D0D3DBDCD7D6D5D3D5D7D4D3D2D2D2D7D6D3D3D4D1D0D1D1D1D1D1D1CDCD",
      INIT_13 => X"D7D7D3CECBCCCCCDCCC9C7C9CED6D3CBD0DADCDAD3CDD1D7D8D0CDD2D3D1D1D1",
      INIT_14 => X"D0D1CFCCD1D7D3D1D1CEC9C7C7CCCCC8C6C7CACCCAC7C5C8D0D6D8D5DAEAE5D7",
      INIT_15 => X"D3D5D5D4CFCACED0CFD1D4D7D9D9DBD8D3D8DBD9DBD6D0CCD3D8D3CECFD2D3D2",
      INIT_16 => X"D3D8DAD7DEE6DDD7D6D3CFD0D7D6D3D1CCCBCFCFD0D2D0D0D3D1D0D1D4D8DAD4",
      INIT_17 => X"D1CFD0D2D0CFCECECFCFD3D5D8DBD8D2C9C6C7C7C8CCC9C5C4C9CBC9C7C6C4CB",
      INIT_18 => X"D1D3D6D8DBD8D0CDCFD1D1D1D1D1D7DCDDDBD8D7D6D6D6D6D7D4D6D7D5D1D1D2",
      INIT_19 => X"C2C3C8C9CCD2D4DEE0E3DED9DAD6CFD0D1CDCCCAC8C6CAD2D8D3CCD0D8DAD5D1",
      INIT_1A => X"CECED4D2CCCBCCCDCECECDCCCED4D5D0D0D1CFD3D2C9C6C1C3C9CCC6BCBDC7CC",
      INIT_1B => X"D2D5D7DADAD7D4CFCAC9D0D6DAD9D3D3D4D1CDCDCECED2D9DAD9D6D4D1CFD3D3",
      INIT_1C => X"C6CAC9C3C0C9CECAC3C0C5C8CACECED2E4EBE6D9D6D5CFCCCFD1D3D2D1D1D0D0",
      INIT_1D => X"CDC9CBD0D0CFCFCED2DAD9D4D1CDCCCCCCCCCCCDCFD1CAC4CCD3CFD3CFC8C1C1",
      INIT_1E => X"CFCFCFD1D0D2D4D4D6D4D0D0CFCCCED4D6D3D4D6D5D1D1D1D1D1D1D2D9DCD5D0",
      INIT_1F => X"D2D0C6C0C2CDD1C7BEBEC9D0C9BFBEC4CFD4D7D8D8E7E9DDD8D7D2CCCDD0CFCE",
      INIT_20 => X"CECFD3D6DAD8D5D3CFD1D5D5D6D3D1CED1D4CFC9C9CED3D3D0D0CBC7CCD1D2D0",
      INIT_21 => X"DAD5CDCACCCECDCBCCD3D6D1CDD0D9DBD7D0CFCECBD1D6D2D1D8DAD7CFC9CCD0",
      INIT_22 => X"CDC7C7CBD2DBD9D4C9BFBFC1C8CDC8C1C0C6CDCAC2BFBFC5D1D8DAD4D9E3DCD9",
      INIT_23 => X"CFD1D1D1D1D1D5DBDCD8D2D1CECDCED0D4D4D5D7D6D5D2D2CECBCCCDCDCCCCCD",
      INIT_24 => X"E0E4E2DCDCD3CCCED1D1CFD0D0CFCFCFD1D4D7D6D0CDC9C7C9CBCED2DDDDD1CD",
      INIT_25 => X"CECDCCCFD6D5CFD0D2D1D4D1C8C5C0C5CBCCC5BDC0C9CCC8BEBBC4CAC8CED1D8",
      INIT_26 => X"CAD2D7DBD7D2D3D4D0CDCECECFD4DADAD8D5D4D0CFD5D3CBCFD5D1CCCBCCCDCE",
      INIT_27 => X"C1C6C9CCCECFDAE9EAE4D8D7D4CECDD0D2D2D0D0D1CFD0D2D4D7DAD9D6D3CEC8",
      INIT_28 => X"DBD8D3D0CDCCCCCCCCCCCDCFD1C8C5CFD2D1D3CDC6C0C2C8CAC8C2C1C9CDC8C1",
      INIT_29 => X"D3D0D0CECBD0D5D4D5D6D6D4D1D1D1D1D1D1D4DBDBD3D0CDC9CDD0CECECFD0D4",
      INIT_2A => X"C0CAD0C6BDBFC6D0D5D8D7DBEAE7DADAD8D0CBCED1D0D1D0CECED0D0D3D4D5D6",
      INIT_2B => X"D3D6D5D6D3D0CDD2D4CDC8CAD0D4D2D0CFCAC6CBD1CFCFD2CEC4C0C2CCCEC3BD",
      INIT_2C => X"D3D5D0CDD3DADAD5D0CFCDCCD2D5D1D0D7DAD6CFC9CBCFCED0D3D7D9D6D5D2CF",
      INIT_2D => X"BFBFC2C9CDC6C0C1C9CEC8C1BFBFC9D3D8D8D4DBE3DBDAD9D4CECBCDCECCCACC",
      INIT_2E => X"D8D2D1CDCDCFD1D2CFD4D6D8D6D2D2CDCBCCCDCCCCCCCECCC6C8CDD5DBD7D2C6",
      INIT_2F => X"D1CFCFCFD1D0D0D2D4D6D4D1CCC9C7CACBCFD3DCDAD0CED0D1D1D1D1D1D7DCDC",
      INIT_30 => X"D1CFD1D0D3D2C9C6C2C2C9CCC7BDBEC5BFC6C9CBD1D2DDE1E6E0DDDBD1CDCFD2",
      INIT_31 => X"D3D4D1CECDCECED2D9DAD9D6D4D1CED3D3CECFD4D2CCCBCCCDCECECCCCCED4D5",
      INIT_32 => X"D2E3EBE7DAD7D5CFCCCFD2D3D1D1D1CFD0D2D5D7DADAD7D4CFC9C9D0D6DAD9D3",
      INIT_33 => X"CCCCCCCCCDCFD1CAC4CCD2D0D3CFC8C1C1C6CAC9C3C0C9CECAC2C0C5C8CACECF",
      INIT_34 => X"D4D6D4D4D6D5D2D1D1D1D1D1D2D9DCD5D0CEC9CBD0D0CFCFCED2D9D9D4D1CDCC",
      INIT_35 => X"C4CFD4D7D8D8E7EADDD8D7D2CBCCD0CFCECFCFCFD1D0D2D3D4D6D4D0D0D0CCCE",
      INIT_36 => X"CED1D5CFC9C9CED3D3D0D0CBC7CCD1D2D1D2D0C6C0C2CDD1C7BEBFC9D0C9BFBE",
      INIT_37 => X"DBD7D0CFCDCBD1D6D2D1D8D9D7CFCACCD0CECFD3D6DAD8D5D3CFD1D5D5D7D3D1",
      INIT_38 => X"C1C0C6CDC9C2BFBFC5D1D8DAD4D9E3DDD8DAD5CDCACCCECDCBCCD3D6D1CDD0D9",
      INIT_39 => X"D0D4D4D5D7D6D5D3D2CFCBCCCECDCCCCCDCDC7C7CBD2DBD9D3C9C0BFC1C8CDC8",
      INIT_3A => X"D0D1D4D7D6D1CCC9C7C9CBCED2DDDED1CDD0D1D1D1D1D1D5DBDCD8D2D1CECDCE",
      INIT_3B => X"C5CCCCC5BDC0C9CBC8BEBBC4CAC8CED1D8E0E4E2DCDCD4CDCED1D1D0D0CFCFCF",
      INIT_3C => X"DAD8D5D4D0D0D5D3CBCFD5D1CCCBCCCDCECECCCCCFD6D5CFD0D2D0D3D1C8C5C1",
      INIT_3D => X"D0D2D2D0D0D1CFD1D2D5D7DAD9D6D3CEC8CAD2D7DBD8D2D3D4D0CDCECDCFD4DA",
      INIT_3E => X"CFD3D1D3CDC6C1C2C8CAC8C2C2C9CDC8C1C1C6C9CCCFCFDAE9EAE4D8D7D4CECD",
      INIT_3F => X"D1D1D0D4DBDBD4D0CDC9CDD0CFCECFD0D4DBD8D3D0CDCCCCCCCCCCCDD0D1C8C5",
      INIT_40 => X"DAD8D0CBCED1D0D1D0CECED0D0D2D4D5D6D3D0D0CECBD0D5D4D5D6D6D3D1D1D1",
      INIT_41 => X"CFCFCAC6CBD1CFCFD2CEC4C0C2CBCEC3BDBFCAD0C6BDBFC5D0D5D8D7DAEAE7DB",
      INIT_42 => X"D0D6DAD5CFC9CBCFCED0D3D7D8D6D5D2CFD3D6D5D6D3D1CDD2D4CEC8CAD0D4D2",
      INIT_43 => X"D4D8D8D4DBE3DBD9D9D4CECBCDCECCCACCD4D5D0CDD3DADAD5CFCFCDCCD1D4D1",
      INIT_44 => X"CDCBCDCDCCCCCCCECCC6C8CDD5DBD8D2C6BFBFC2C9CDC6C0C0C9CEC8C1BEBFC9",
      INIT_45 => X"CACBCFD3DCDAD0CDD0D1D1D1D1D1D7DBDCD8D2D1CDCDCFD1D2CFD4D6D8D5D3D2",
      INIT_46 => X"BBBDC6C9CBD1D2DDE1E6E0DCDBD1CCCFD1D0CFD0CFD1D1D0D1D5D6D4D0CCC9C8",
      INIT_47 => X"CDCFD6D1CCCACACBCBCCCBCACBCBC7C6CACECED3D3CBC7C2C5CCCEC8BFBDC7CE",
      INIT_48 => X"CFD1D4D6D8D4D2CECED4D7D5DCDBD3D1D1D0CDCDCDCED2D9DAD9D5D5D1CED3D3",
      INIT_49 => X"C9CCCBC4C1CBD1CCC3C0C6C9CBCFCFD3E2E6E1D5D2D4D1CECED0D6D8D5D2CFCE",
      INIT_4A => X"CBC9CCD3D3D2D1CFD0D7D2CBCACACACAC9C9CACBCECFCAC7D0D3CDD0CFC8C2C2",
      INIT_4B => X"D8D6D6D7D4D4D6D5D6D3D2D5D4D7D6D7D8D5D0D1D2D1D1D1D1D1D0D2D9DCD5CF",
      INIT_4C => X"D2D0C8C2C3CED2C8C0C0C9D2CBC0BFC5CFD3D5D4D6E6E8D9D6D7D4D1D1D2D1D4",
      INIT_4D => X"CFD0D2D6D9D6D5D3CFD1D4D4D7D5D3CCCCCEC9C3C4CBD3D1CCCBC7C3C9D2D2D0",
      INIT_4E => X"DAD5CFCED0D3D6D7D6D9D8D4D1D2DAE0DCD4D2D5D7D8D8D4D3D7D6D4D0CBCCD0",
      INIT_4F => X"CCC8CACDD3DBD9D4C9BEBFC1C9D2CCC1C0C9D2CBC1BFBEC6D2D8DAD4DAE4DCD8",
      INIT_50 => X"D0D1D1D1D1D1D5DBDDD8D1D0CECED0D1D7D5D6D5D4CFCACCCAC8C9C9C9C9C9CC",
      INIT_51 => X"E0E4E1DBD9D3CFCED0D3D7D9D8D4D4D6D5D6D9D8D5D2D2D2DADCD3D3DDDDD0CD",
      INIT_52 => X"CCCAC9CBCCC7C6CCCFCED2D3CBC6C2C6CDCFC8BEC0CACEC9BDBBC6CBCAD0D1D9",
      INIT_53 => X"D5D6D6DCD9D2D2D1CFCDCDCDCFD4DADAD9D6D5D0CFD5D4CBD1D6D0CBCACACACB",
      INIT_54 => X"C2C8CACDCFCFDAE5E5E0D4D3D4D0CECED1D8D9D5D1CECECED0D3D7D8D4D1CECF",
      INIT_55 => X"D7D0CACACACACAC9CACACBCECFC8C8D2D3D0D1CDC6C0C3CBCCCAC3C2CCD1CBC2",
      INIT_56 => X"D3D4D4D2D6D6D7D6D4D0D0D2D1D1D1D1D1D0D3DADCD4CFCCCBCED2D2D2D2CFD2",
      INIT_57 => X"C1CBD2C7BFC0C7D0D4D5D4D9EAE7D9D6D7D4D1D2D2D2D7D8D4D4D6D4D5D5D5D6",
      INIT_58 => X"D2D6D6D8D6D1CBCDCEC8C2C6CDD3CFCACAC6C2C9D1D0D0D2CEC6C1C4D0D0C5BF",
      INIT_59 => X"D8D7D3D1D6DDE0DAD3D3D5D7D8D8D4D3D7D6D3CFCACCD0CFD0D3D7D8D5D5D3CF",
      INIT_5A => X"BEBFC2CCD2C9C0C1CCD2C8C0BFBFC9D3D8D8D3DBE3D9D8D9D5D1CED1D1D3D6D6",
      INIT_5B => X"D7D0CFCECFD0D3D6D4D7D4D3CECACCCAC8C9C9C9CACACDCCC7CBCFD6DBD7D2C5",
      INIT_5C => X"D4D8D9D8D8D7D5D5D7D9D8D4D2D2D3DCDBD3D2DFDBCFCED0D1D1D1D1D1D6DCDC",
      INIT_5D => X"C6CACECED3D2CBC7C2C4CCCEC8BFBEC5BEC7CBCCD1D1DCE1E4DFDBD9D3CFCED0",
      INIT_5E => X"D1D2D0CECDCDCED2D9DAD9D5D4D1CED3D4CDCFD6D1CCCACACBCCCCCBCACACBC8",
      INIT_5F => X"D3E2E6E1D5D2D4D1CECED0D6D8D5D2CFCDCFD2D4D6D8D4D2CECED4D7D5DBDBD3",
      INIT_60 => X"CAC8C9CACBCED0CAC7D0D3CDD1CFC8C1C1C9CCCBC5C1CBD1CDC3C0C6C9CBCFCF",
      INIT_61 => X"D6D8D5D0D0D2D1D1D1D1D1D0D2D9DCD5CFCCC9CDD3D3D1D1CFD0D6D2CBCACACA",
      INIT_62 => X"C5CED3D4D4D6E6E8D9D7D7D4D1D1D2D2D5D8D5D6D8D4D4D6D5D6D3D2D4D4D7D6",
      INIT_63 => X"CBCCCECAC3C5CBD2D1CBCBC7C3C9D1D2D1D2D0C8C2C3CED3C9C0C0CAD2CBC0BF",
      INIT_64 => X"E0DCD4D2D4D7D9D9D4D3D7D6D5D0CBCCD0CFD0D3D6D9D6D5D3CFD1D4D5D7D5D3",
      INIT_65 => X"C1C0C9D2CBC1BFBEC6D2D8DAD5DAE3DCD7DAD5D0CED0D3D6D7D6D9D8D4D1D2D9",
      INIT_66 => X"D2D7D5D7D5D4CFCBCDCBC8C9C9C9C9C9CCCDC8CACDD3DBD9D4C9BFBFC1C9D2CC",
      INIT_67 => X"D6D5D6D9D8D4D1D2D2DADCD3D3DDDDD0CDD0D1D1D1D1D1D5DBDDD8D1D0CECED0",
      INIT_68 => X"C6CDCFC8BEC0CACEC9BEBBC6CBCAD0D2D9E0E4E2DBD9D4D0CECFD3D7D9D8D4D4",
      INIT_69 => X"DAD9D6D5D0CFD5D4CBD0D6D0CBCACACACBCBC9C9CBCBC7C6CBCFCED2D3CBC6C2",
      INIT_6A => X"CED1D7D9D5D2CECECFD0D3D7D7D4D1CDCFD5D6D6DCD9D2D2D1CFCDCDCDCFD4DA",
      INIT_6B => X"D2D3D0D1CDC6C1C3CACCCAC3C3CCD1CBC2C2C8CACDCFCFDAE5E5E0D4D3D4D0CE",
      INIT_6C => X"D1D1D0D3DADCD4CFCCCBCED2D2D2D2CFD2D7D0CBCACACACAC9CACACCCFCFC8C8",
      INIT_6D => X"D7D7D3D0D2D2D2D7D8D5D5D6D3D5D6D5D6D3D3D4D2D6D5D7D7D4D0D1D2D1D1D1",
      INIT_6E => X"CACAC6C2C9D0D0D0D2CEC6C2C4CFD1C5BFC1CBD2C8BFBFC7CFD3D5D4D8E9E7D9",
      INIT_6F => X"D3D7D6D2CECACCD0CFD0D3D7D8D5D5D2CFD3D6D6D8D6D1CBCDCEC8C2C5CCD3CF",
      INIT_70 => X"D4D8D8D3DBE3D9D8D9D5D1CED1D2D4D6D6D9D7D3D2D7DDE0DAD2D3D5D7D8D7D3",
      INIT_71 => X"CAC8C9C9C9CACACDCCC7CBCED6DBD7D2C5BEBFC2CCD2C9C0C1CCD1C8C0BFBFC9",
      INIT_72 => X"DCDAD2D2DEDCCFCDD0D1D1D1D1D1D6DCDCD7D0CFCECFD0D2D6D4D7D5D3CECBCC",
      INIT_73 => X"BBBDC7CBCBD1D1DCE0E5DFDBD9D3CFCED0D4D8D9D8D8D8D5D4D7D9D8D4D2D2D3",
      INIT_74 => X"CDD0D7D3CECAC9CACCCCCDCBC9C6C1C1C5CBD1D6D5CEC8C2C4CDCEC9C0BEC6CC",
      INIT_75 => X"C8C9CBCFD1D0CAC8D0DAD7D0D6D7D0D0D2D0CECFCFCED2D9DAD7D5D6D2CFD3D3",
      INIT_76 => X"C9CDCDC5C0CAD1CDC3C0C5C9CDD1CFD6E3E5E1D2CFD3CFCAC9CDD5D8D3D0CDCA",
      INIT_77 => X"CDCDD0D6D6D6D6D1CFD5CEC8C8CBCACACBCBCCCED0D0C8C6CFD2CDD1CFC8C2C2",
      INIT_78 => X"D4D3D1D2D0CFCECFD1D0D1D5D8DBD8D8D9D5CFCFD1D1D1D1D1D1D0D2DADCD5CF",
      INIT_79 => X"D2CEC6BFC1CED2C8BFC0CAD2CBC1C0C6CDD0D1D2D4E2E7D7D2D3D3D0CCCAC8CE",
      INIT_7A => X"D0D0D3D6D8D5D5D3CED1D4D4D8D5D2CBCACCC7C2C4CBD3D3CECDC9C5CAD2D3D0",
      INIT_7B => X"D4D2CECCCDCDD2D6D3D3D4CFCBCDD5DAD6CDCBD2D8DBD8D3D3D6D2D1D1CFCED0",
      INIT_7C => X"CCCACDCFD4DBD9D2C8BFBEC0C8D2CCBFBEC9D2CBC1BFBEC6D2D8DAD4DBE5DCD4",
      INIT_7D => X"CFD0D1D1D1D1D5DBDDD8D1CFD0D2D3D4DAD5D6D6D3CCC8CCCCCACACCCCCCCCCC",
      INIT_7E => X"E0E3E0D5D2D0CCC9C7C7D0D5D4D1D1D0CECFD1D1D0D1D3D9E3E1D0D0DDDDD0CD",
      INIT_7F => X"CDCDCBC9C7C1C1C7CDD1D5D3CBC6C1C5CDCFCABEBFC8CDC9BDBBC4CCCDD1D4DC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBD5CFD5D6CFD0D2D0CDCECECFD3DADADAD6D6D0CFD5D4CCD3D6D2CDCAC9CACC",
      INIT_01 => X"C1C7C9CECFCFDAE6E6E0D1D0D2CECAC9CED7D9D3CFCCCAC9C9CBCFD1CFC9C9D3",
      INIT_02 => X"D5CCC8C9CBCACACBCCCCCED1CEC7C8D1D1CFD1CDC6C1C4CCCDCBC3C2CCD2CBC1",
      INIT_03 => X"D2D2D6D8DBD9D9DAD5CFCFD1D1D1D1D1D1D1D4DBDBD4CFCDCED2D6D6D6D4CFD0",
      INIT_04 => X"C2CDD1C8C0C0C7CDD0D1D1D5E6E6D6D2D3D3CFCBC9C8D1D5D2D1D1D0CFCECFD2",
      INIT_05 => X"D2D6D5D7D4D1CACBCCC6C2C6CDD4D1CDCDC8C5CCD2D2D1D2CDC4BFC2D0D1C5BE",
      INIT_06 => X"D3D4CECACFD7DAD4CCCCD2D7DAD7D2D3D7D3D1D1CFCFD1D0D1D4D7DAD7D5D3CF",
      INIT_07 => X"BFBFC1CAD3C9BEC0CCD1C7C0BEBEC9D3D8D8D3DCE4D7D4D4D1CDCCCCCBD0D5D2",
      INIT_08 => X"D6D0CFD1D2D2D6DAD6D7D5D2CCC9CCCCCACACCCCCCCBCDCCC9CDD0D6DBD7D3C6",
      INIT_09 => X"C9D2D5D4D2D2CFCED0D1D0D0D2D4DBE6E0D1D1DFDACFCED0D1D1D1D1D0D6DCDC",
      INIT_0A => X"C0C5CBD1D6D5CDC8C2C4CDCEC9C0BEC4BFC6CCCDD2D4DDE0E2DCD4D2CFCBC9C7",
      INIT_0B => X"D0D2D0CECFD0CFD2D9DAD7D4D5D2CFD3D4CDCFD7D2CECBC9CACCCCCDCBC9C7C1",
      INIT_0C => X"D6E3E5E1D2CFD2CFCAC9CCD5D8D3D0CDCAC8C9CBCFD1D0CBC8CFDAD7D0D5D7D0",
      INIT_0D => X"CACACBCCCDD0D0C8C6CFD2CDD1CFC8C2C2C9CDCCC5C0CAD1CDC3C0C5C9CDD1CE",
      INIT_0E => X"D8D9D5CFCED0D1D1D1D1D1CFD2DADCD5D0CDCDD0D5D6D6D6D1CFD5CFC8C9CACB",
      INIT_0F => X"C6CDD0D1D2D4E3E7D7D2D3D3D0CCCAC8CDD4D3D1D2D0D0CECFD2D1D1D5D8DAD8",
      INIT_10 => X"CBCACCC7C2C4CBD3D3CECDC9C5CAD1D3D1D2CFC6BFC1CDD2C8BFC0CAD2CBC1C0",
      INIT_11 => X"DAD6CDCBD2D8DBD8D3D3D6D2D1D1CFCED0D0D0D4D6D8D5D5D4CED1D4D5D8D5D2",
      INIT_12 => X"C0BEC9D2CBC1BFBEC6D2D8DAD4DAE5DCD3D5D2CECCCDCDD2D6D3D3D4CFCBCDD5",
      INIT_13 => X"D4DAD5D6D6D3CDC8CBCCCACACCCCCCCCCDCCCACDCED4DBD9D2C8BFBEC0C8D2CC",
      INIT_14 => X"D0CECFD1D0D0D1D3D9E3E1D1CFDDDDD0CDCFD1D1D1D1D1D5DBDDD8D1CFD0D2D3",
      INIT_15 => X"C5CDCFC9BEBFC8CDC9BDBBC4CCCDD0D4DCE0E3E0D5D3D0CCC9C7C7D0D5D4D2D1",
      INIT_16 => X"DAD9D6D6D0CFD5D4CCD2D6D2CDC9C9CACCCDCDCBC9C6C1C1C6CDD2D5D3CBC6C1",
      INIT_17 => X"C9CED7D9D3CFCDCAC9C9CBCFD1CFCAC9D2DBD5CFD5D6CFD1D2CFCDCECECFD3DA",
      INIT_18 => X"D1D1CED1CDC6C2C4CBCDCBC3C2CCD1CBC1C1C7CACED0CFDAE6E6E1D1D0D2CDC9",
      INIT_19 => X"D1D1D1D4DBDBD4CFCDCDD1D6D6D6D4CFD0D5CCC8C9CBCACBCBCCCCCED1CFC7C7",
      INIT_1A => X"D2D3D3CFCBC9C9D1D5D2D1D1D0D0CED0D2D2D2D5D7DBD9D9DAD5CFCFD1D1D1D1",
      INIT_1B => X"CDCCC8C5CCD3D2D0D2CEC4BFC3D0D1C5BEC2CDD1C8C0C0C7CDD0D1D1D5E6E5D5",
      INIT_1C => X"D3D7D3D1D1CFCFD1D0D1D4D7DAD7D5D3CFD3D6D5D7D4D1CACBCCC6C2C5CDD4D1",
      INIT_1D => X"D3D8D8D3DBE3D7D3D4D2CECCCCCCD1D5D2D3D4CECACFD7D9D4CBCCD2D8DBD7D1",
      INIT_1E => X"CCCACACCCCCCCBCDCCC9CDD0D6DBD7D3C6BFC0C1CAD2C8BEC0CCD2C8C0BEBEC9",
      INIT_1F => X"E5E0D1D1DFDACFCDD0D1D1D1D1D0D6DCDCD6D0D0D1D2D2D5DAD6D7D5D2CCC9CC",
      INIT_20 => X"BDBDC6CCCDD1D3DDDFE2DCD4D2CFCBC9C7C9D1D5D3D3D2D0CECFD1D1D0D2D4DB",
      INIT_21 => X"CDCED5D1CBC7C6C8CBCAC8C7C8C6C1C0C7CDD2D6D5CEC8C4C5CBCBC9C2C0C7CC",
      INIT_22 => X"C9CAC8CACBCDCAC6CAD1CFCBCFD1CCCFD3D2CFD1D2D0D2D9DAD6D5D6D2CFD3D3",
      INIT_23 => X"C9CBCAC6C4CACFCBC4C3C6C9CCCFCED6E2E7E3D6D2D4CDC5C2C6CBD0CDCBCBCA",
      INIT_24 => X"CFCFD4D7D7D7D6D1D1D6CFC8C6C8C9C8C9C8C6C8CDCEC5C2CCD1CED3CFC9C5C4",
      INIT_25 => X"CECAC7C6C6C9C8C6C7CACBCCCFD3D6DCDED9D5D2D2D1D1D1D1D1D0D2DADCD5D0",
      INIT_26 => X"D1CDC5C0C3CDD1C9C1C2CBD1CAC3C2C6CCCFCFD0D3DFE4D5CECFCFCAC5C3C2C9",
      INIT_27 => X"D1D0D3D6D7D5D5D3CED1D4D4D4D0CEC9C6C7C3C2C3C6C9CACCD0CEC9CED6D7D2",
      INIT_28 => X"D3CFC8C4C2C0C4CBCBCACBC9C4C5CCCECCC7C5C9CBD3D4D0D0D2CECFD2D2D2D2",
      INIT_29 => X"CDC9CCCED4DBD9D0C8C1C2C4CACFCAC4C3C9CFCCC5C3C1C7D2D8DAD4D9E2DAD3",
      INIT_2A => X"CFD1D1D1D1D1D5DBDDD8D1D1D3D4D3D4DAD4D4D5D3CEC7C7C7C8C9C9C7C7C8CC",
      INIT_2B => X"DDDEDDD2CDC8C1BFBEC0CACFCCC9C9C9C9C7C6C5C5C9C9CBD3D6CBCCDDDDD0CD",
      INIT_2C => X"C9C8C8C8C6C1C0C8CED3D7D4CBC7C3C6CCCCC9C0BFC7CDCAC2C0C5CBCED3D4DB",
      INIT_2D => X"D1CFCBD2D2CCD0D3D1CFD1D1D0D3DADADAD6D6D0CFD5D4CCD1D4D0CAC7C7C9CB",
      INIT_2E => X"C3C7C9CDCFCFDAE8E8E0D3D2D5CEC4C3C7CED0CDCBCBCACBC9C8CACCCDC9C6CA",
      INIT_2F => X"D7CEC7C6C9C9C9CAC9C7C9CDCEC5C4CFD2CFD2CDC8C4C5CBCBC9C4C4CCCFC9C3",
      INIT_30 => X"CBCACDD0D3D7DCDEDAD5D2D1D1D1D1D1D1D1D4DBDBD4CFCED0D5D7D7D7D5D0D3",
      INIT_31 => X"C4CDD0C7C2C3C8CDCFCFCFD3E1E2D3CFCFCEC9C5C3C3CCCFC9C6C6C7C9C7C6C8",
      INIT_32 => X"D2D6D5D4D0CEC7C6C6C4C3C4C7CACACDD0CDCAD1D8D6D2D0CDC4C0C4CFD0C6C0",
      INIT_33 => X"CACCC8C3C7CECFCBC4C6C9CBD0D3CFD0D1CFD1D3D2D2D2D0D1D4D7DAD7D5D3CF",
      INIT_34 => X"C4C4C4CACFC9C3C4CBCFC9C4C2C1C8D1D8D9D6DDE2D7D3D1CDC7C4C1C0C6CAC9",
      INIT_35 => X"D5D0D2D3D4D3D6DBD5D6D5D2CCC7C7C7C8C9C9C7C7C8CCCCC8CCD0D6DBD7D1C7",
      INIT_36 => X"C2CCCFCBCACAC9C9C6C5C5C6C9C9CCD6D5CACFDEDAD0CED0D1D1D1D1D0D6DCDC",
      INIT_37 => X"C0C6CDD1D6D5CEC8C5C5CACCC9C2C0C6C2C6CBD0D3D4DDDEE0DBD0CDC7C0BFBE",
      INIT_38 => X"CED3D2D0D1D2D0D2D9DAD6D4D5D1CFD3D4CDCED4D1CBC7C6C8CBCAC8C7C8C6C1",
      INIT_39 => X"D6E2E7E3D6D2D4CEC5C3C6CBD1CECBCBCAC9CAC8CACBCECAC6CAD1CFCBD0D1CC",
      INIT_3A => X"C9C9C8C6C8CCCEC5C2CDD1CED3CFC9C5C4C9CBCBC6C4CBCFCBC5C4C6C9CCCFCE",
      INIT_3B => X"DCDED9D5D2D2D1D1D1D1D1CFD2DADCD5D0CFD0D4D7D7D7D6D2D1D6CFC8C6C8C9",
      INIT_3C => X"C6CCCFCFCFD2DFE4D5CFCFCECAC5C4C2C8CECAC7C6C6C9C8C6C7CACACCCFD3D6",
      INIT_3D => X"C9C6C7C3C2C3C6C9CACCD0CEC9CED7D8D2D1CDC6C0C3CDD1C9C1C2CBD1CAC3C1",
      INIT_3E => X"CECCC7C5C8CBD2D4D1D0D2CECFD2D2D2D2D0D0D4D6D7D5D5D4CED1D4D4D4D0CE",
      INIT_3F => X"C4C3C8CFCCC5C3C1C8D2D8DAD4D8E2DAD2D3CFC8C5C2C0C4CBCBCACBC9C4C5CC",
      INIT_40 => X"D4DAD5D4D5D3CEC7C6C7C8C9C9C7C7C8CCCDC9CCCED4DBD9D0C8C1C2C4CACFCA",
      INIT_41 => X"C9C9C7C6C5C5C9C9CBD3D6CBCCDDDDD1CDCFD1D1D1D1D1D5DBDDD8D1D1D3D4D3",
      INIT_42 => X"C6CCCCC9C0BFC7CDCAC1C0C5CBCED3D4DBDDDEDED2CDC8C1BFBEC0CACFCCCAC9",
      INIT_43 => X"DAD9D6D6D0CFD5D4CCD0D4D0CAC6C7C9CBC9C9C8C8C6C1C0C8CED2D6D4CBC6C3",
      INIT_44 => X"C3C7CDD0CDCBCBCACBCAC8CACCCDC9C6CAD1CFCBD2D2CCD0D3D1CFD1D1D0D3DA",
      INIT_45 => X"CFD1CFD2CDC8C5C6CBCBCAC5C5CCCFCAC3C3C7C9CDCFCFDAE8E8E0D3D2D5CEC4",
      INIT_46 => X"D1D1D1D4DBDBD4CFCFD0D4D7D7D7D5D0D3D7CEC7C6C9C9C9CAC9C7CACECEC6C4",
      INIT_47 => X"CFCFCEC8C5C3C3CCCEC9C7C6C7C9C7C6C8CBCACCCFD3D7DDDEDAD4D2D1D1D1D1",
      INIT_48 => X"CDD0CDCAD1D8D6D2D0CDC5C0C4CFCFC6C0C4CED0C8C2C3C8CDCFCFCFD2E1E2D3",
      INIT_49 => X"D1D1CFD1D3D2D2D2D1D1D4D7DAD7D5D3CFD3D6D5D3D0CEC7C6C7C4C3C4C7CACA",
      INIT_4A => X"D1D8D8D6DDE3D8D3D1CDC7C4C1C0C6CBCAC9CBC8C3C7CECECAC4C6C9CBD0D2CF",
      INIT_4B => X"C7C8C9C8C7C7C9CCCCC8CCD0D6DBD7D1C7C4C4C4CACFC9C3C4CBD0C9C5C2C1C8",
      INIT_4C => X"D6D5CACFDEDACFCDD0D1D1D1D1D0D6DCDCD6D0D2D4D4D3D6DAD5D6D5D2CCC8C7",
      INIT_4D => X"C0C1C6CBCFD3D4DDDDDFDBD0CDC7C0BFBFC2CCCFCBCACAC9C9C6C6C5C6C9C9CD",
      INIT_4E => X"CED0D8D4CBC2C2CCD0C9C2C3CAC8C2C1CAD0D3D6D5CCC9CACBCACACAC8C8CACB",
      INIT_4F => X"CECDC6C3C8D2D1C7C3C9CCCBD0D2CECFD3D3D1D2D2D0D2D9DAD6D5D6D2CFD3D4",
      INIT_50 => X"CCCACACCCDCDCBC8C9CDCECACBCECED3DDDFDDD3D0D0C9C0BEBFC4C9C8C8C9CA",
      INIT_51 => X"CFD1D5D7D5D6D5D1D1D7D1C6C0C4CDD0CCC3C0C7CED0C7C4CFD5D1D3CECACCCE",
      INIT_52 => X"CFC6BEBCC0CAC8BEBDC3C8C6C2C4CCD8DDD8D3CFCFD0D1D1D1D1D0D2DADCD5D0",
      INIT_53 => X"D1CECBC8C9CDCFCDCBCACCCFCDCCCBCACCCFCFD1D2DBDDD3CFCFCEC8C3C2C2CA",
      INIT_54 => X"CFD0D3D6D8D5D5D3CED1D4D4D6D4D2CBC4C3C3C6C8C5C2C2C8D1D0CBD2D9D9D2",
      INIT_55 => X"D4CFC7C1C0BEC0C8C8C3C4C7C7C6C5C4C7C7C6C3C0C9D4D4D2D0CBCDD2D2D3D3",
      INIT_56 => X"D1CED0D1D5DBD9D2CAC7CDCCCACCCCCCCBCCCCCBCCCEC9CAD2D7DAD6D5DCD9D4",
      INIT_57 => X"D0D1D1D1D1D1D5DBDDD8D1D2D4D4D3D4D8D3D3D3D3CDC3C0C1C9D0CBBFBFC8CF",
      INIT_58 => X"D6D7D8D2CEC5BDBCBFC3CCCDC5BFC1C8CCC6BEBDC2C7C5C0C6CBC7CBDDDDD1CE",
      INIT_59 => X"C7C2C6CBC8C2C4CCD1D3D7D3CBC9CACBCBCACAC8C7C9CBCBC9C8C8C8CED3D4D8",
      INIT_5A => X"CACCCCD2D2CCCFD4D3D1D3D2D0D3DADAD9D6D6D0CFD5D4CDD2D9D3C7C2C6CFD0",
      INIT_5B => X"CCCCC9CBCECFD8E0DEDBD0D0D2CAC0BFC1C6C9C8C8C9CACFCCC5C3C9D1CFC4C1",
      INIT_5C => X"D8D0C5BFC5CED0CBC2C2CAD0D1C6C6D2D4CFD2CCCACCCDCBC9CBCCCDCDCBC8C9",
      INIT_5D => X"C5C7C5C1C5CED9DDD8D2CFCFD1D1D1D1D1D1D4DBDBD4CFCFD1D5D7D5D6D3CFD2",
      INIT_5E => X"CBCDCFCCCBCCCCCDCFCFD1D2DCDCD2CFCFCDC7C3C2C3CCCFC6BDBCC3CCC6BDBE",
      INIT_5F => X"D2D6D5D6D4D1CAC3C3C3C6C8C4C3C3CAD0CECBD4DBD9D3CFCDCAC8CACECFCDCB",
      INIT_60 => X"C3C4C7C6C7C5C5C7C6C6C1C0CAD4D3D3CFCBCFD3D2D3D3D1D1D4D7DAD6D5D3CF",
      INIT_61 => X"C9CCCCCBCCCCCCCCCCCDCBCDCCC7CAD2D8DAD5D7DDD7D5D2CDC6C2BEBEC2C8C7",
      INIT_62 => X"D5D0D3D4D4D3D4D8D4D4D4D2CBC3C0C2CAD0C9BEC1CAD0D0CDD0D2D6DBD6CFC9",
      INIT_63 => X"C4CDCDC5C0C0C8CBC3BDBEC3C8C4C1C8CBC6CDDEDAD1CED1D1D1D1D1D0D6DCDC",
      INIT_64 => X"C2C9D0D2D6D5CCC9CACACACACAC8C8CAC9C8C9CED3D4D9D6D9D7D0CDC4BCBDBF",
      INIT_65 => X"CFD3D3D1D2D3D0D2D9DAD6D4D5D1CFD3D4CECFD8D4CBC2C2CCD0CAC3C4CAC8C2",
      INIT_66 => X"D3DDDFDDD4CFD0C9C0BEC0C4CAC8C8C9CACECDC6C4C8D2D1C7C2C9CCCBD0D2CE",
      INIT_67 => X"D0CDC3C0C7CED0C7C4CFD5D0D3CECACCCECCCACACCCDCDCBC9C8CDCECACBCECE",
      INIT_68 => X"D7DDD8D3CFCFD0D1D1D1D1CFD2DADCD5D0CFD0D4D6D5D5D6D1D1D7D2C7BFC3CD",
      INIT_69 => X"CACDCFCFD1D2DBDDD3CFCFCEC8C3C2C3CACEC7BEBCC0CAC8BEBDC3C7C6C2C4CC",
      INIT_6A => X"CBC4C3C3C5C7C4C2C2C8D0CFCBD2D9D9D2D0CECBC8C9CDCFCDCBCBCCCFCDCCCB",
      INIT_6B => X"C4C7C8C7C3BFC9D4D4D2D1CBCDD2D2D3D3D0D0D4D7D7D5D5D4CED1D5D4D6D3D1",
      INIT_6C => X"CCCCCCCCCBCCCEC9CAD3D8DAD6D5DCD8D4D4CFC7C2C0BEC0C8C8C3C4C7C7C6C5",
      INIT_6D => X"D3D8D4D2D3D3CDC3C0C1C9D0CBBFBFC8CFD0CED0D1D4DBD9D2CAC7CDCDCBCCCC",
      INIT_6E => X"C7CCC6BEBDC2C7C5C0C6CBC7CBDDDDD1CED0D1D1D1D1D1D5DBDDD8D0D2D4D4D3",
      INIT_6F => X"CBCBCAC9C7C7C9CBCBC9C8C9C8CED3D4D8D6D7D8D1CEC5BDBCBFC3CCCEC5BFC1",
      INIT_70 => X"DAD9D6D6D0CFD5D4CDD2D9D4C8C2C6CFD0C7C3C6CAC8C2C3CCD1D3D6D3CBC9CA",
      INIT_71 => X"BFC1C6CAC8C9C9C9CFCCC6C4C9D2CFC4C1CACCCCD2D1CCCFD3D3D1D3D2D0D3DA",
      INIT_72 => X"D2D4CFD2CCCACDCDCCCACBCCCDCDCBC9C9CDCCC9CCCFCFD8E0DEDBD1D0D2CAC0",
      INIT_73 => X"D1D1D1D4DBDBD4CFCFD1D5D6D5D5D3CFD3D8CFC5BFC5CED0CBC2C3CAD1D1C7C5",
      INIT_74 => X"CFCFCDC7C3C2C3CCCFC6BDBCC3CCC6BEBEC5C7C5C1C4CDD8DCD8D1CECFD1D1D1",
      INIT_75 => X"CAD0CECBD4DBD8D3D0CDCAC8CACECECCCBCBCDCFCCCCCCCCCDCFCFD1D2DBDCD2",
      INIT_76 => X"D3CFCACFD3D2D4D3D1D1D4D7D9D7D5D3CFD3D6D5D6D4D2CAC3C3C3C7C8C4C3C3",
      INIT_77 => X"D2D8DAD5D7DDD8D5D2CDC6C1BEBEC2C8C7C3C4C8C6C7C5C4C7C6C6C1C0CAD4D4",
      INIT_78 => X"C2CAD0CABEC1CAD0D0CDD0D2D7DBD7CFC8C9CDCCCBCDCCCCCCCCCCCACDCDC7CA",
      INIT_79 => X"C8CBC6CDDEDAD1CED0D1D1D1D1D0D6DCDCD6D0D3D4D4D3D4D8D4D4D4D2CBC3C1",
      INIT_7A => X"C8C8C8C9CED3D4D9D6D8D7D0CDC4BCBDBFC4CDCDC6C0C0C8CBC3BDBEC4C8C4C1",
      INIT_7B => X"CFD2D9D5CBC0C2D0D5CDC6C6CDCCC6C5CCD2D4D6D4CBC9CBCBCCCBCAC9CACACA",
      INIT_7C => X"CECAC0BDC2CFD2C7C2CACFCFD5D8D3D2D4D3D1D1D1D0D2D9DAD6D5D6D2CFD3D4",
      INIT_7D => X"CAC7C8CBCDCCCAC8C8CDCFC9CBCECFD1D6D4D4CECCCEC6BEBDBEC4C9C8C9C7C7",
      INIT_7E => X"CFCFD2D4D3D1CFCDCDD4D3C8C0C5D2D4CEC2BFC9D1D2C9C5D0D6D2D2CDCBCDCE",
      INIT_7F => X"CFC7BDBAC0CECDC2C0C7CAC7BFBEC8D4D9D6CECACDD0D1D1D1D1D0D2DADCD5D0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D0CDCCC9CACBCCCCCBCACBCBCACBCCCACDD2D4D6D5D8D7D1D2D0CEC9C2C1C0C9",
      INIT_01 => X"D0D0D3D6D8D5D5D3CED1D4D4D7D6D7D1C7C6C8CDD0C9C6C4C8CDCAC8D0D9D7D1",
      INIT_02 => X"D4D0CCC5C4C3C5CCCBC4C6C9C8C7C4C3C7C9C8C3BEC7D7DAD5D1CACBD2D3D2D1",
      INIT_03 => X"D1CFD3D4D6DBD9D2C9C8CFCECACACACACACBCAC9CECFC9C8D1D7DBD7D3D8D8D6",
      INIT_04 => X"D1D1D1D1D1D1D5DBDDD8D1D2D4D4D2D1D4CED0D1D1CDC4C2C4CDD6CFC0C0CBD1",
      INIT_05 => X"D0D0D5D5D4CAC4C2C0C3CBCDC6C0C1C9D0C8BEC0C8D0CDC4C9CBC8CDDDDED4D1",
      INIT_06 => X"CBC6CACECBC5C7CDD2D4D7D3C9CACBCCCCCBCACACACACACACACACBC8CAD1D5D5",
      INIT_07 => X"CCCFD0D5D5D1D2D4D3D0D1D1D0D3DADAD8D6D6D0CFD5D5CED5DCD5C6BFC6D3D3",
      INIT_08 => X"CDCDC9CBCFCFD3D6D3D4CECDCDC6BFBDBFC6C8C9C9C6C7CEC8BEBDC4D0D0C5C3",
      INIT_09 => X"D5D1C6C0C8D2D4CDC1C1CBD3D1C9C8D3D3D0D2CCCCCECDC9C7C9CDCCCBCAC7C9",
      INIT_0A => X"C9C9C6BFBFCAD7DBD5CDCBCED1D1D1D1D1D1D4DBDBD4CFCECFD2D4D2D1CFCCCD",
      INIT_0B => X"CACBCBC9CBCBCBCED2D5D7D5D8D7D0D0CFCDC7C1C0C1CACEC5BCBAC4D0CAC0C2",
      INIT_0C => X"D2D6D6D8D6D6CEC6C6C7CDCEC8C6C4C8CCC9C8D1DAD7D2CFCECBC9CACBCBCCCC",
      INIT_0D => X"C5C7C9C8C7C3C4C8C9C7C1BECBD9D9D6D0C9CDD2D2D3D1D0D1D4D8DAD6D5D3CF",
      INIT_0E => X"CACECDCACBCACACACBC9CACFCEC9CBD3D8DAD4D2D9D7D6D4D0CAC5C3C2C6CCC9",
      INIT_0F => X"D5D0D3D4D4D2D1D1CED0D1D2CDC3C2C5CFD5CCBEC2CDD2D1D0D4D4D7DBD7CFC8",
      INIT_10 => X"C3CCCEC6C0C1CBCFC5BDC1CAD1CAC4CACDC9CEDEDBD3D1D1D1D1D1D1D0D6DCDC",
      INIT_11 => X"C5CBD2D4D6D5CCCACBCBCCCCCACACACACBCAC8CBD3D5D3CED2D5D4D3CAC3C1BF",
      INIT_12 => X"D2D4D3D1D1D1D0D2D9DAD6D4D5D1CFD3D4D0D2D9D5CBC0C2D0D4CDC6C6CDCCC6",
      INIT_13 => X"D1D5D4D4CECCCEC6BEBDBEC5C9C7C9C7C7CDCAC0BDC2CED1C8C2CBCFCFD5D8D3",
      INIT_14 => X"D4CEC2BFC9D1D2C9C5D0D6D2D3CDCBCDCECAC7C8CCCDCCCAC8C8CDCECACBCECF",
      INIT_15 => X"D4DAD6CFCACDD0D1D1D1D1CFD2DADCD5D0CFCFD2D4D3D1D0CDCDD5D3C8C0C5D1",
      INIT_16 => X"CACDD2D4D7D5D8D8D1D2D0CEC9C2C1C1C9CFC7BDBAC0CECDC2C0C7C9C7C0BEC7",
      INIT_17 => X"D1C7C6C8CDD0C9C6C5C8CDCAC8D0D8D7D1CFCDCCCACACBCCCCCBCACBCBCACBCC",
      INIT_18 => X"C3C7C9C8C3BDC7D8D9D5D1CACBD2D3D3D2CFD0D4D7D8D5D5D4CED1D5D4D7D6D6",
      INIT_19 => X"CACACBCAC9CDCFC9C8D1D7DBD7D3D7D8D6D4D0CCC5C4C3C4CCCBC4C6C9C7C7C4",
      INIT_1A => X"D1D4CECFD1D2CEC4C2C4CDD6CFC0C0CBD1D0CFD3D4D5DBD9D1CAC9CFCECACACA",
      INIT_1B => X"C9D0C8BFBFC7D0CDC4C8CBC8CCDDDDD4D1D1D1D1D1D1D1D5DBDDD8D0D2D4D4D3",
      INIT_1C => X"CCCCCBCACACACACACACACBCBC8C9D1D5D5D0D0D5D5D4CAC3C1C0C2CBCEC6C0C1",
      INIT_1D => X"DAD8D6D6D0CFD5D5CED5DCD5C6BEC6D3D3CBC6CACECBC5C7CDD2D4D6D3C9CACB",
      INIT_1E => X"BDBFC6C9C9C9C6C7CEC8BEBDC4D0D0C5C3CBCFD0D5D5D1D2D4D3D0D1D1D0D3DA",
      INIT_1F => X"D2D3D0D3CCCBCECDC9C7C9CDCDCBCAC7C9CECDC9CCCFCFD3D6D3D4CECDCDC6BF",
      INIT_20 => X"D1D1D1D4DBDBD4CFCFCFD2D4D2D0CFCCCDD5D1C7BFC8D3D3CDC1C1CBD3D2C9C7",
      INIT_21 => X"D0CFCDC7C1C0C1CBCEC5BCBAC4CFCAC0C2C8C9C6BEBFCAD7DBD5CCCACED1D1D1",
      INIT_22 => X"C8CCC8C8D1DAD7D2CFCECCC9CACBCBCCCCCACBCBC9CBCCCBCED2D5D7D5D8D7D1",
      INIT_23 => X"D5D0C9CDD2D3D3D1D0D1D4D7D9D6D5D3CFD3D6D6D8D6D6CEC6C6C7CDCEC9C7C3",
      INIT_24 => X"D3D8DBD4D2D8D7D6D4D0CAC4C3C2C6CCC9C4C7C9C8C7C3C4C8C9C8C1BECBD9D9",
      INIT_25 => X"C5CFD6CCBEC2CDD2D0D0D4D4D7DBD7CFC8CACFCDCACBCACACACBC9CACFCEC9CB",
      INIT_26 => X"CACDC8CEDEDBD3D1D1D1D1D1D1D0D6DCDCD6D0D2D4D4D2D1D1CED0D1D2CDC3C2",
      INIT_27 => X"CACBCAC8CBD3D5D4CFD2D5D5D3CAC3C0BFC3CCCEC7C0C1CBCFC5BDC1CAD1CAC4",
      INIT_28 => X"CECDD2D0C5BBC0CCCEC6C1C1C8CDC9C6CCD2D4D6D5CBC8CACACBCAC8C9CACACA",
      INIT_29 => X"CBC9BDB9BFCED1C8C4CCD2D3DADBD4D2D4D2CFD1D1D0D2D9DAD7D5D6D2CFD3D4",
      INIT_2A => X"C9C7C7CACAC9C8C6C6CECFC8CAD0D1D0D0CBCFD0D1D2CBC5C5C8CDD0CCC8C4C4",
      INIT_2B => X"CFCECFD1D0CECDCACBD1D2CBC0C0CACEC9C0BBC3CDCCC4C2CDD4CFD1CDCBCCCC",
      INIT_2C => X"D6CBBFBBC5D4D2CACAD1D2CDC4C2CBD9DEDAD2CDCED0D1D1D1D1D0D2DADCD5D0",
      INIT_2D => X"D0CCCBCAC9C9C9CACAC9C8C9CACBCAC9CED5D6D6D3D1D3D0D4D2CFCCC6C2C1CC",
      INIT_2E => X"CED0D3D6D9D6D5D3CED1D4D4D4D2D3CDC5C3C5CCD0C8C3C1C5C9C7C5CDD8D6D1",
      INIT_2F => X"D5D2CDC9C7C6C8D0D0C9C8CCCACAC6C4CACECCC5BECBDDDDD7D2CACBD2D4D2D0",
      INIT_30 => X"C9C7CBCFD4DBD8D1C7C7CECEC8C8C9C7C7CAC9C9CDCFC9C6CDD6DAD3C9CCD2D5",
      INIT_31 => X"D1D1D1D1D1D1D5DBDDD8D1D2D4D4D1CFD1CCCDCFD1CFC6C1C2C7CFC9BDBDC7CB",
      INIT_32 => X"C8CAD1D2D2CEC8C4C1C3CED4CBC3C4CED7D0C6C4CCD7D2C9C9CCCDD0DDDED4D1",
      INIT_33 => X"C4C0C3CBCBC6C6CCD2D4D7D3CACACACBCBCAC8C9CACAC9CACBCBC9C6C7CDD1CF",
      INIT_34 => X"CDD1D4D9D8D2D3D4D0CFD1D1D0D3DADAD8D6D6D0CFD5D4CCCFD2CEC2BBC1CDCD",
      INIT_35 => X"CECDC8CCD1D0CFCFCBD0D0D2D1CAC5C6C9CED0CCC7C3C6CDC7BBBAC2D0D0C5C5",
      INIT_36 => X"D2D1C8BEC2CCCEC9BFBCC7CECBC2C2D0D4D0D1CBCBCDCBC8C7C8CBC9C9C8C6C7",
      INIT_37 => X"D1D1CDC3C3CEDCE0D8CFCDCFD1D1D1D1D1D1D4DBDBD4CFCECED0D1D0CECECACB",
      INIT_38 => X"C8C8C9C9CAC9C9CFD5D7D6D3D3D3D1D2D1CEC9C3C1C1CED3C8BDBCC9D4CFC9CB",
      INIT_39 => X"D2D6D6D5D1D3CDC4C3C6CDCEC6C4C1C5C7C6C5CFD9D6D2CFCECCC9C9C9C9CACA",
      INIT_3A => X"C9C9CBCBC9C4C5CACCCBC3C0CEDCDCD7D0C9CDD2D3D2D0CED0D4D8DAD6D5D3CF",
      INIT_3B => X"C9CFCCC8C9C9C7C7C9C8CACECEC7C8D1D8DAD0C9CFD4D6D4D2CDC9C7C6CAD2CF",
      INIT_3C => X"D5D0D2D4D3D1D0CFCBCECFD2CEC5C2C3C9CFC8BCBFC7CBC9C8CDD0D6DBD7CEC5",
      INIT_3D => X"C4D0D4C9C2C6D0D7CDC3C3CFD8CFC8CACDCCCFDDDAD3D1D1D1D1D1D1D0D6DCDC",
      INIT_3E => X"C6CCD2D5D6D5CCC9CACACBCAC8C9CACACBC8C6C7CDD1CEC7CCD2D3D2CDC8C4C1",
      INIT_3F => X"D2D4D1CFD1D1D0D2D9DAD7D5D6D1CFD3D4CECDD2D0C6BCC0CCCEC6C0C1C8CDC9",
      INIT_40 => X"D0CFCBCFD0D1D2CCC5C5C8CDD0CCC7C3C4CBC9BDB9BFCED1C8C4CCD2D3DADBD4",
      INIT_41 => X"CEC9C0BBC4CDCCC4C2CDD4CFD1CDCACDCCC9C7C8CACAC9C8C5C6CDCEC8CAD0D1",
      INIT_42 => X"D9DEDAD1CDCED0D1D1D1D1CFD2DADCD5D0CECECFD1D0CECDCACBD1D2CBC0C0CA",
      INIT_43 => X"C9CED4D6D6D3D1D3D0D4D2CFCCC6C2C1CCD5CBBFBBC5D3D2CACAD0D2CDC4C1CB",
      INIT_44 => X"CEC4C3C4CCD0C8C3C0C6C9C7C5CDD8D6D1CFCDCBCAC9C9C9CACAC9C7C9CACBCA",
      INIT_45 => X"C4CACECCC4BECBDDDDD7D2CACBD2D4D2D0CED0D4D7D9D6D5D4CED1D4D4D4D1D2",
      INIT_46 => X"C7C7C9C9C9CDCFC9C6CDD6DBD3C9CCD2D5D6D2CDC9C7C6C8D0D0C9C8CCCAC9C6",
      INIT_47 => X"CFD1CCCDCFD1CFC6C2C1C7CFC9BDBDC6CBC9C7CCD0D4DBD8D0C8C8CECEC8C8C9",
      INIT_48 => X"CED7D0C6C4CCD7D2C9CACCCDCFDDDED4D1D1D1D1D1D1D1D5DBDDD8D0D1D3D4D1",
      INIT_49 => X"CBCBCAC8C9CACACACACBCBCAC6C8CDD0CFC8CAD1D2D2CEC7C4C1C3CED4CCC3C4",
      INIT_4A => X"DAD8D6D6D0CFD5D4CCCFD2CFC2BBC1CDCDC4C0C3CACBC6C6CCD2D4D6D3CAC9CA",
      INIT_4B => X"C6C9CED0CCC7C3C5CDC7BBBAC2D0D0C6C5CDD2D4D8D8D2D3D4D0CFD1D1D0D3DA",
      INIT_4C => X"D0D4D1D1CBCBCDCBC8C7C8CAC9C9C8C6C7CECDC8CCD1D1CFCFCBD1D0D2D1CAC5",
      INIT_4D => X"D1D1D1D4DBDBD4CFCFCED0D2D0CECFCACBD2D1C8BEC2CCCDC8BFBCC6CECBC2C2",
      INIT_4E => X"D3D1CEC9C3C1C1CED4C8BDBCC9D4CFC9CBD1D2CDC3C3CEDCE0D8CFCDCFD1D1D1",
      INIT_4F => X"C5C8C6C5CFD9D6D2CECECCC9C9C9C9CACAC8C7C9C9CAC9C9CFD6D7D6D3D4D4D1",
      INIT_50 => X"D7D0C9CDD2D3D1D0CED0D4D7D9D6D5D3CFD3D6D6D6D1D3CDC4C3C6CDCEC6C4C1",
      INIT_51 => X"D1D8DAD0C9D0D4D6D4D2CDC9C7C6CBD2CFC8C8CBCBC9C3C5CACCCBC3BFCEDCDD",
      INIT_52 => X"C3C9CFC8BCBFC7CBC9C8CDD0D7DBD7CEC5C9CFCCC7C9C8C7C7C9C8CACECEC7C8",
      INIT_53 => X"CBCDCCCFDDDBD3D1D1D1D1D1D1D0D6DCDCD6D0D2D4D3D0D0CFCBCECFD2CEC5C2",
      INIT_54 => X"CBCAC8C6C7CDD1CEC7CCD2D3D2CDC8C4C1C4D0D4C9C2C6D0D7CDC3C3CFD7CFC8",
      INIT_55 => X"D0CFD1CEC6BEC0C6CAC5C1C0C5C9C7C5CAD0D2D8D5CBCACDCDCBC8C8C8CACBCB",
      INIT_56 => X"CECCC1BCC0CDCFC5C0C8CFD1DADCD4D1D2D0CFD1D2CFD2D9DBD9D6D6D2CFD3D4",
      INIT_57 => X"CCCAC9CCCDCCCAC7C7CFD0C8CAD0D0D0CFCDD1D1D3D3CCC8CACDD0D2CBC3C2C6",
      INIT_58 => X"D0CFCECFD0D3D5D0CDD1D0C8BDBDC6CBC7C0BCC4CDCDC6C3CDD1CDD0CCCCCFCF",
      INIT_59 => X"DCCEBEBCC8D3D3CEC9CCCFCCC2C0CBD8DCD7D2CECFD1D1D1D1D1D0D2DADCD5D0",
      INIT_5A => X"D1CCCCCDCDCBCBCACBCACACCCCCCCBCBD0D3D4D4D2D0D5D3D3D2D2D3CEC9C6D3",
      INIT_5B => X"CED0D3D6D9D7D5D3CED1D4D4D7D5D2CAC0C1C4CCCFC9C3C0C6CBC8C3CAD8D9D4",
      INIT_5C => X"D2D2CFCCCBCBCED4D3CCC5C9CCC8C2BEC7CECCC3BECBDCDDD7D5CECFD2D3D1D0",
      INIT_5D => X"C6C4CACFD3D8D6CFC8C8CECECACBCBC9C8C9C9CBCECECAC8CCD5D8D2CCCDD0D2",
      INIT_5E => X"CFD1D1D1D1D1D5DBDDD8D0D0D2D2D0D1D5D1D1D2D3CFC5C1C2C4C8C4BCBEC8CA",
      INIT_5F => X"CDD0D2C9CBCFCCC8C4C5D3DAC8BCC3CED8D5C7C1C4CFCFC7C2C6CED0D8DAD2CF",
      INIT_60 => X"C5C1C1C7C8C5C5CCD2D4D7D2CACACDCECBC8C7C9CACBCBCBCBCAC8C5C5C9CDCF",
      INIT_61 => X"CAD0D2D8D9D2D1D2CFCED2D1CFD3DBDBD8D6D6D0CFD5D5CFD0D1CDC5BEBFC9C9",
      INIT_62 => X"CFCDC6CBD1D0D0CECED2D1D4D2CBC8CACDD1D1CAC3C3C7CFCABFBCC2D0CEC2C1",
      INIT_63 => X"D1CEC7BCBFC9CBC6BEBCC6CECCC3C3D0D4CFCFCCCDD0CFCCC9CACDCDCCCAC7C8",
      INIT_64 => X"CDCFCBC1C2CFDADBD6D0CED0D1D1D1D1D1D1D4DBDBD4D0D0CFCECFD1D4D4CECC",
      INIT_65 => X"C9C9CBCBCBCACACED3D4D3D1D3D6D3D3D1D2D1CCC7C7D6DACABDBECBD4D1CCC9",
      INIT_66 => X"D2D6D5D6D3D1CAC1C0C4CCCEC7C4C1C7CAC6C2CCDBD9D3CECCCCCDCCCBCBCBCB",
      INIT_67 => X"C9C5CBCCC9C0BFC8CCCBC2C0CFDCDAD6D2CECFD3D3D1D0CFD1D4D8DAD6D5D3CF",
      INIT_68 => X"C7CECCC9CCCBC8C9C9CBCCCDCDCAC9CED6D8CFCACFD1D2D2D3CFCCCBCBD0D6D2",
      INIT_69 => X"D5D0D1D2D2D0D2D4D1D1D1D1CCC4C1C2C5C9C4BCC0C8C8C5C3CACFD4D9D7CFC6",
      INIT_6A => X"C6D6D9C4BCC3CED8D2C6BEC6D1CDC7C5CACED0D9D8D1CFD0D1D1D1D1D0D6DCDC",
      INIT_6B => X"C4CAD0D2D8D5CBCACDCDCBC9C8C9CACBCAC8C5C4C9CFCFCDD1D1CDCECFCDC9C3",
      INIT_6C => X"D1D2D0CFD1D2D0D2D9DBD9D6D6D1CFD3D4D0CFD2CEC6BEBFC6CAC6C1C0C5C9C7",
      INIT_6D => X"D0CFCDD1D1D3D3CDC8CACDCFD2CBC3C2C6CECCC1BCBFCDCFC5C0C8CFD1DADCD3",
      INIT_6E => X"CBC8C0BCC4CCCDC6C3CDD1CDCFCCCCCFCFCCC9C9CCCDCCCAC7C7CFD0C7C9D0D0",
      INIT_6F => X"D8DCD7D1CECFD1D1D1D1D1CFD2DADCD5D0D0CFCECFD0D3D5D0CDD0D0C8BDBDC6",
      INIT_70 => X"CBD0D3D4D4D2D1D5D3D3D2D2D3CEC9C6D3DCCDBEBCC7D3D2CEC9CBCFCCC2C0CB",
      INIT_71 => X"CAC0C0C4CBCFC9C3C0C6CBC8C3CAD8D9D4D1CCCDCDCDCBCBCACBC9C9CCCCCCCB",
      INIT_72 => X"BFC7CECCC3BECBDCDDD7D5CECED2D3D1D0CFD0D4D7D9D7D5D4CED1D4D4D7D5D2",
      INIT_73 => X"C9C9C9C9CBCECECAC8CBD5D8D2CCCDCFD1D3D2D0CDCBCBCED5D4CCC5C9CCC9C2",
      INIT_74 => X"D1D5D1D1D2D2CEC5C1C1C4C8C4BCBEC8CAC6C4CACFD3D8D6CFC8C8CECEC9CBCB",
      INIT_75 => X"CED8D5C7C1C4CFCFC7C3C6CED0D8DAD2CFD0D1D1D1D1D1D5DBDDD8D0D0D2D2D0",
      INIT_76 => X"CDCBC8C8C9CACBCBCBCBCAC8C5C5C9CDCFCDD0D2C9CBCFCCC8C4C5D3DAC8BCC3",
      INIT_77 => X"DBD8D6D6D0CFD5D5CFD0D1CDC5BEBFC8C9C5C1C1C7C8C5C5CCD2D4D6D2CACACD",
      INIT_78 => X"CACDD1D1CAC3C3C7CFCAC0BCC2D0CEC3C1CAD0D2D8D9D2D1D2CFCFD2D1CFD3DB",
      INIT_79 => X"D0D4CFCFCCCDCFCFCCC9CBCDCDCCCAC8C8CFCDC6CCD1D0D0CECED2D1D4D2CBC8",
      INIT_7A => X"D1D1D1D4DBDBD4D0D0CFCECFD0D4D4CECCD0CEC7BCBFC9CBC6BEBCC6CECCC3C3",
      INIT_7B => X"D3D1D2D1CCC7C7D6DACABDBECBD4D2CCC9CDCFCBC1C2CFDADBD6D0CED0D1D1D1",
      INIT_7C => X"C7CBC7C2CCDBD9D3CFCCCCCDCCCCCCCACBC9C9CBCBCBCBCACED3D4D3D2D3D6D3",
      INIT_7D => X"D6D3CDCFD3D2D1D0CFD1D4D7D9D6D5D3CFD3D6D5D6D3D1CAC1C0C4CCCEC7C4C0",
      INIT_7E => X"CED6D8CFCACFD1D2D1D2D0CCCBCBD0D5D2C9C5CACCC9C0BFC8CDCBC2C0CFDDDB",
      INIT_7F => X"C2C5C9C4BCC0C8C8C4C3CACFD4D9D7CFC6C7CECCC9CBCBC8C9C9CBCCCDCECAC9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C5CACED0D9D8D1CFD0D1D1D1D1D0D6DCDCD6D0D0D2D2D1D2D4D1D2D1D1CCC4C1",
      INIT_01 => X"CBCAC8C5C4C8CECFCDD1D1CDCECFCDC9C3C6D6D9C4BCC3CED8D3C7BFC7D1CDC7",
      INIT_02 => X"D2D2D3CDCACACAC8CACDCDC8C6C7C6C5CAD1D3D7D4CCC8C8C8CACBC8C2C2CACE",
      INIT_03 => X"CECDC9C5C5CDCFCAC8CED0D0D9DCD4D1D1CFCED1D2CFD2D9DCD9D6D6D2CFD3D4",
      INIT_04 => X"CACBCAC7C7CBCECCC6C7CAC9CBD0D1D1CED0D6D8D8D4CDCBCED2D4D1CDCBCCCC",
      INIT_05 => X"D1D1CECED2D7D9D1CCCECDCBC7C6CACBC9C7C6CACDCEC6C3CFD3CDD0CCC9C8C8",
      INIT_06 => X"D3CEC8C6CACCCBCCCCCBCACBC8C9CFD6D8D5D2CFD0D1D1D1D1D1D0D2DADCD5D0",
      INIT_07 => X"D0C9C7C7C9CCCEC7C3C4CBCFCAC5C4C8D2D6D7D8D5D0D3D4D2CFD0D1CECDCAD1",
      INIT_08 => X"CFD0D3D6D9D7D5D3CED1D4D4D7D6D2CAC7CBCCCCCCCCCDC8CACDC8C3C9D8DAD5",
      INIT_09 => X"D6D6D4D0D0CFD0D0CED0CECCCBC9C5C3CACCCAC7C8D0DADAD7D6D0D0D2D2D1D0",
      INIT_0A => X"C7C5CCD2D4DAD7D1CAC4C6C7C9CDCAC5C3C7CCCDC9C6C6C8CDD6D9D5D3D4D6D6",
      INIT_0B => X"CFD0D1D1D1D1D5DBDDD8D0D0D1D1D0D2D7D4D4D5D3CFC8C9CBCAC8C5C3C9CBCB",
      INIT_0C => X"D4D9D8CFCFD3D0CDC8CAD1D2CBC6C9CDD4D2C6C1C5CACECCCACDD2D1D5D8D2CE",
      INIT_0D => X"CDCEC8C6C7C5C5CCD2D4D6D1C9C7C7C8CBCCC7C1C4CCCECBC6C4C7CCCFD4D7D5",
      INIT_0E => X"CFD1D0D7D8D3D1D1CECED1D1CFD3DBDBD8D6D6D0CFD5D5D0D3D3CDCBCBCACBCC",
      INIT_0F => X"C7CAC9CDD1D2D1CED0D7D8D7D3CCCCCFD3D4D0CDCCCCCCCECCC8C4C7CFCFC8C9",
      INIT_10 => X"D0CDCBC6C7CBCBC9C7C6CBCDCDC7C6D3D3CED1CDC9C8C9CBCBCAC8C8CCCECBC6",
      INIT_11 => X"CBCACBC8CBD1D8D8D4D0CED0D1D1D1D1D1D1D4DBDBD4D0D1D0CECFD2D8D8CFCC",
      INIT_12 => X"C5CBCEC8C4C4C9D1D5D8D8D3D0D4D4D2CFD2D3CFCCCBD3D3CDC7C7CBCCCACBCC",
      INIT_13 => X"D2D6D5D7D5D0C8C6CBCCCCCCCDCDC8CBCDC7C2CBDADAD3CDC8C7C7C7CDCDC5C3",
      INIT_14 => X"CFCDCCCAC9C4C4C9CBCAC7CAD4DCD9D5D3D0D0D3D2D1D0CFD1D4D8DAD6D5D3CF",
      INIT_15 => X"C3C6C7CACEC9C3C4C9CCCBC7C6C7C9CED7D9D4D3D5D6D6D6D6D2CFCFCED1D0CE",
      INIT_16 => X"D5D0D0D1D2D2D3D8D5D5D5D2CDC8CACBCCC9C5C4CACBC8C5C5CCD0D6DBD7D1C8",
      INIT_17 => X"CBD2D1C9C6C9CDD2D0C7C2C6CCCDCCCBD0D2D1D8D7D0CED0D1D1D1D1D0D6DCDC",
      INIT_18 => X"C4CAD1D3D7D4CCC8C7C8CBCCC8C1C2C9C5C9CCCED4D8D5D5DAD8D0D0D2CFCBC8",
      INIT_19 => X"D1D1CFCED1D2CFD2D9DBD9D6D6D1CFD3D5D2D2D4CDCACACAC8CACDCEC8C6C7C5",
      INIT_1A => X"D0CED0D6D8D8D5CDCBCED2D4D1CCCBCCCDCFCDC9C5C5CDCFCAC8CED0D0D9DCD4",
      INIT_1B => X"CBCAC7C6CACDCEC6C3CFD3CDCFCCCAC8C8CACCCAC8C7CBCECCC7C7CAC9CBD0D1",
      INIT_1C => X"D7D9D5D1CED0D1D1D1D1D1CFD2DADCD5D0D1D0CECED2D7D8D1CCCECDCBC7C6CA",
      INIT_1D => X"C8D2D6D7D8D5D0D3D4D2CFD0D2CECDCAD1D3CEC8C6CACDCBCCCCCBCACBC9C9CF",
      INIT_1E => X"CAC7CBCCCCCCCCCDC9C9CEC9C3CAD8DBD5D0C9C7C7C8CCCEC8C3C4CBCFCAC5C4",
      INIT_1F => X"C3CACCCAC7C8D1DADAD7D6D0D0D2D2D1D1CFD0D4D7D9D7D5D4CED1D5D5D7D6D2",
      INIT_20 => X"C4C3C7CCCDC9C6C6C8CCD6D9D5D3D4D6D6D6D6D3D0D0CED0D1CED0CECCCBC9C5",
      INIT_21 => X"D2D7D5D4D5D3CFC8C9CBCAC8C5C4C9CBCBC7C5CCD1D4DAD7D0CAC4C6C7C9CECB",
      INIT_22 => X"CDD3D2C6C1C5CACECCCACDD2D1D5D8D2CECFD1D1D1D1D1D5DBDDD8D0D0D1D1D0",
      INIT_23 => X"C8CBCCC7C0C4CCCECBC6C4C7CCCFD4D6D5D4D9D8CED0D2D0CCC8CAD0D2CBC6C9",
      INIT_24 => X"DBD8D6D6D0CFD5D5D1D3D3CDCBCBCACBCCCECEC8C6C7C5C5CCD2D4D6D1C9C7C8",
      INIT_25 => X"CFD3D4D0CDCCCCCCCECCC8C4C7CFCFC9C9CFD1D0D7D8D2D1D0CECED2D1CFD3DB",
      INIT_26 => X"D3D3CED1CDC9C8C8CBCCCAC8C8CCCECBC6C7CAC9CDD1D2D0CED0D6D8D7D3CCCB",
      INIT_27 => X"D1D1D1D4DBDBD4D0D1D1CECFD2D8D8CFCCD0CDCBC6C7CBCBC9C7C6CBCECEC7C6",
      INIT_28 => X"D2CFD2D3CFCCCBD3D3CDC7C7CBCCCBCBCBCCCACBC8CBD1D8D8D4D0CED0D1D1D1",
      INIT_29 => X"CBCDC7C2CBDADAD3CEC8C7C7C7CDCEC6C3C5CBCEC8C5C4C9D0D5D8D7D3D0D4D4",
      INIT_2A => X"D5D4D0D0D3D2D1D1CFD1D4D7D9D6D5D3CFD3D6D5D7D5D0C8C6CBCCCBCCCDCDC8",
      INIT_2B => X"CED7D9D4D3D5D6D6D6D6D3CFD0CED1D0CED0CDCCCBC9C4C3C9CBCAC7CAD4DCD9",
      INIT_2C => X"CBCCC9C5C5CACBC8C4C5CCD0D6DAD7D1C8C3C6C7CACEC9C2C4C9CCCBC7C6C6C9",
      INIT_2D => X"CBD0D3D1D7D8D0CED0D1D1D1D1D0D6DCDCD6D0D0D1D2D2D3D8D5D5D5D2CDC8CA",
      INIT_2E => X"C4C5C9CDCED4D7D5D4D9D7D0D0D2CFCBC8CBD2D1C8C6C9CDD2D0C7C2C6CCCDCC",
      INIT_2F => X"D1D3D6CFCED1D0CACBD0D5CDC8C7C5C5CAD0D3D6D3CCC6C1C2CACEC8BFC0C9D0",
      INIT_30 => X"CCCAC9C9C9CACCCCCED2D3D1D9DCD4D1D1CECDD0D2CFD2D9DCD9D6D6D2CFD3D4",
      INIT_31 => X"C7CBCAC3C1CAD1CDC4C1C6CBCED3D5D2CFD0D7DEDCD3CBCAD0D6D9D2CFD0CECD",
      INIT_32 => X"D1D0CECED2D8D8D1CDD0CDCDCCCCCDCBCCCCCCCDCECFC7C5D1D3CED1CEC7C1C1",
      INIT_33 => X"CDCFD3CEC9C6C3C6CCCECACACED2D5D8DAD6D2CFD0D1D1D1D1D1D0D2DADCD5D0",
      INIT_34 => X"CFC8C2C0C4CDD0C8C0BEC9D2CAC1C0C7D7DDDBDCD8CFCDD2D2CDCBCCD0D0CED0",
      INIT_35 => X"CFD0D3D6D9D7D5D3CED1D4D4D7D5D0C9CACFCCC9CACECFCDCDCDC8C3C9D8DBD4",
      INIT_36 => X"D8D5D2D0CFD1D3D1CDD3D5CFCBCACBCBCDCCCCCBCDD4DAD9D7D4CFD0D2D2D1D0",
      INIT_37 => X"C8C5CCD3D8DCD9D4CBC0C1C2C8CFCAC1C1C7CFCBC3C0C5CBD1D8DCD8D6D5D7D8",
      INIT_38 => X"D0D1D1D1D1D1D5DBDDD8D0D0D1D1D0D2D7D4D4D4D3CFCBCED0CEC9C7C9CECDCB",
      INIT_39 => X"D5D7D8D5D3D3D2CFD0D3D0CED3D3CECCCACAC6C3C7CCD0D0D1D3D4D2D8DAD3D0",
      INIT_3A => X"D2D6CDC7C7C5C5CCD2D4D6D2C9C4C1C4CCCDC6BEC2CDD1CEC4C1C8D2D8DCDFD9",
      INIT_3B => X"D3D3D1D8D9D1D0D0CECED1D1CFD3DBDBD8D6D6D0CFD5D5D1D5D4CECFD2CFCACC",
      INIT_3C => X"C3C8CCD0D5D7D2CFD0D8DFDAD1CACBD1D8D8D1D0D1CECCCBCAC8C8C9CBCCCCCF",
      INIT_3D => X"D0CCCCCCCDCDCBCCCBCDCDCED0C8C6D3D2CFD3CDC6C1C3C9CBC8C2C2CCD3CDC3",
      INIT_3E => X"CECACCCFD4D5D9DBD6D2CFD0D1D1D1D1D1D1D4DBDBD4D0D1D0CECFD1D7D9D0CC",
      INIT_3F => X"C0CCD0C6C0C0C9D7DADBDCD5CDCED2D2CDCBCCD0CFCED1CFCFD2CDC8C5C3C5CC",
      INIT_40 => X"D2D6D5D7D5CFC8CBD0CCC9CBCFD0CCCDCEC7C2CBDBDAD3CEC6C1C0C3CFD0C6BF",
      INIT_41 => X"D5D4CDCACACBCBCCCACACBCED6DCD9D5D2CFD0D3D2D1D1CFD1D4D8DAD6D5D3CF",
      INIT_42 => X"C0C0C1C9CFC9C0C1C9CEC9C1C2C7CDD1D9DBD7D6D6D8D9D8D5D2CFCFD1D3CECD",
      INIT_43 => X"D5D0D0D1D2D2D3D8D4D4D5D3CECCCFD1D0C9C7CBCECDCAC5C6CDD2D9DED8D4C9",
      INIT_44 => X"D3D1CFD2D1CECBCAC9C5C3C7CCD0D0D0D4D5D2DCD9D2D0D1D1D1D1D1D0D6DCDC",
      INIT_45 => X"C4CAD1D3D6D4CDC6C1C2CBCEC9BFC0C8C2C9D4D8DDDED8D5D8D8D4D3D2D1CFD1",
      INIT_46 => X"D1D1CFCED0D2CFD2D9DBD9D6D6D1CFD3D5D2D3D6CFCED1D0CACBD1D5CDC8C7C5",
      INIT_47 => X"D3CFD0D7DEDCD4CBCAD0D6D9D2CFD0CECDCCCAC9C9C8CACBCCCED2D3D1D9DCD4",
      INIT_48 => X"CBCCCBCCCDCECFC7C4D0D3CED1CEC8C1C1C7CBC9C3C1C9D1CDC4C1C6CBCED3D5",
      INIT_49 => X"D8DAD6D2CFD0D1D1D1D1D1CFD2DADCD5D0D1D0CECED2D8D8D1CDD0CDCCCCCBCD",
      INIT_4A => X"C7D6DDDCDCD8CFCDD2D2CDCACBD0D0CED1CDCFD3CEC9C6C3C6CBCECACACED2D5",
      INIT_4B => X"C9CBCFCCC9CACED0CDCCCEC9C3CAD9DCD4CFC8C2C0C4CDD0C8C0BECAD2CBC1C0",
      INIT_4C => X"CBCDCCCCCBCDD4DAD9D7D5CFD1D2D2D1D1CFD0D4D7D9D7D5D4CED1D5D5D7D5D0",
      INIT_4D => X"C1C1C6CECBC3C0C5CBD1D7DCD8D6D5D7D8D7D5D2CFCFD1D3D1CDD4D5CFCBCACC",
      INIT_4E => X"D2D7D5D3D4D3CFCBCED1CEC9C7C9CECDCCC8C5CCD4D8DCD9D4CCC0C1C1C7CFCA",
      INIT_4F => X"CCCACAC6C3C8CCD0D0D1D3D4D2D8DAD3D0D1D1D1D1D1D1D5DBDDD8D0D0D1D1D1",
      INIT_50 => X"C4CCCEC6BEC2CCD1CEC4C1C7D1D7DCDED9D5D7D8D5D3D3D2CFD0D3D0CED3D3CE",
      INIT_51 => X"DBD8D6D6D0CFD5D5D1D5D5CECFD2CFCACDD2D5CDC7C7C5C5CCD2D4D6D2C9C4C1",
      INIT_52 => X"D2D8D8D1D1D1CECCCBCAC8C8C9CBCCCCCED2D3D1D8D9D1D1D0CECED1D1CFD3DB",
      INIT_53 => X"D3D2CFD3CDC6C1C3C9CBC8C2C2CCD2CDC3C3C8CBD0D5D7D3CFD0D8DFDBD1CACB",
      INIT_54 => X"D1D1D1D4DBDBD4D0D1D0CECFD1D7D9D0CCD0CDCDCCCDCDCBCCCBCDCDCED0C8C6",
      INIT_55 => X"D2CDCACCD1CFCED1CFCFD1CDC8C5C3C5CCCECACBCED3D5D9DAD6D2CFD0D1D1D1",
      INIT_56 => X"CDCEC7C2CBDBDAD3CEC6C1C0C3CFD1C6BFC0CCD0C7C0C0C8D6D9DBDBD5CDCED2",
      INIT_57 => X"D5D2CFD0D3D2D1D1D0D1D4D7D9D6D5D3CFD3D6D5D7D6CFC8CBD0CCC9CBCFD0CC",
      INIT_58 => X"D1D9DCD7D6D6D8D9D8D5D2CFCFD1D3CECDD5D4CDCACACBCBCCCACACBCED6DCD9",
      INIT_59 => X"D1D0CAC7CBCECDCAC5C6CCD2D9DDD8D4C9C0C0C1C9CFC9C0C0C9CEC9C2C2C7CC",
      INIT_5A => X"D1D4D5D2DBD9D2D0D1D1D1D1D1D0D6DCDCD6D0D0D1D2D2D3D8D4D4D5D3CECCD0",
      INIT_5B => X"C2C1C9D4D8DDDED8D5D7D8D4D2D2D1CED1D3D1CFD2D1CECBCAC9C5C4C8CCD0D0",
      INIT_5C => X"D2D4D7D0CBC7C7CACBC9CBC6C6C7C5C5CAD0D3D6D3CDC8C1C3CCCDC9C2C3CDD2",
      INIT_5D => X"CBC8C1BFC2C9C9C4C3C9CED0DADCD4D1D1CFCDD0D2CFD2D9DCD9D6D6D2CFD3D4",
      INIT_5E => X"C7CBCAC3C1CAD2CDC4C3C8CCCFD4D7D6D0CDD1DCDED5CFCED3DCD9CFCBC7C2C5",
      INIT_5F => X"D1D0CECED2D8D8D1CDD1CECAC4C4CCD0CCC5C4CAD0D3CBC7CFD2D0D3CEC7C1C1",
      INIT_60 => X"D2D1D0C9C6C7C2BFC1CACDCCC8C7CFD9DBD6D3D1D1D1D1D1D1D1D0D2DADCD5D0",
      INIT_61 => X"D0CAC3BFC2CED0C8C1BEC9D2CBC2C1C7D4D9D7D9D7D2D0D7DAD5D1D4D9D8D8D7",
      INIT_62 => X"CFD0D3D6D9D7D5D3CED1D4D4D7D5CFC7C2C3C2C6C9C7C4C4C9CDC9C3C9D9DCD4",
      INIT_63 => X"D7D7D4D3D3D7D7CEC9CCCCCCCDC9C4C2C7D0CEC6C4CDD8D9D7D4CFD0D2D2D1D0",
      INIT_64 => X"C8C5CCD4D8DCD9D6CDC1C3C2CAD0CAC2C1C7D0CCC2C0C5CED4DADDD6D4D3D4D7",
      INIT_65 => X"D1D1D1D1D1D1D5DBDDD8D0D0D1D1D0D2D7D4D4D5D4CEC6C4C6C8CAC8C3C6CDCE",
      INIT_66 => X"D2D3D8D8D7D6D6D7DEE1D6D0CEC8C5C6C7C8C1BDC2CDD0CBC7CCD2D3DBDCD3D1",
      INIT_67 => X"CBCCC5C5C7C5C5CCD2D4D6D2CAC5C1C6CECCC8C1C3CED4D1C5C2CBCECED2D7D6",
      INIT_68 => X"CACED1DCD9D1D0D0CECED1D1CFD3DBDBD8D6D6D0CFD5D6D1D5D5CDCAC7C7CACB",
      INIT_69 => X"C4CACDD1D6D7D5CFCDD3DEDCD3CFCFD5DDD6CDCDC8C3C7CCC7C0BFC3C9C8C3C2",
      INIT_6A => X"D0CCC9C2C4CDD0CBC3C5CBD1D3C9C6D0D0D0D3CDC7C0C2C8CBC8C2C2CCD3CDC3",
      INIT_6B => X"CBCCCBC8C8D1DADCD9D3D1D1D1D1D1D1D1D1D4DBDBD4D0D1D0CECFD1D7D7CFCC",
      INIT_6C => X"BFCCD1C7C1C2C9D6D7D7D9D6D0D0D8D9D4D1D4D9D8D8D5D1D1CFC8C6C6C1BFC3",
      INIT_6D => X"D2D6D5D8D5CFC5C3C3C3C7CBC9C5C3CACEC7C2CBDCDCD3CEC8C2C0C4D1D1C7C0",
      INIT_6E => X"CDCCCDCDC8C3C3CBCECBC4C4CFD9D8D5D1CFD0D3D2D1D1CFD1D4D8DAD6D5D3CF",
      INIT_6F => X"C0C1C2CBD1C9C3C2C9D0CAC1C1C8CFD2DBDDD6D3D3D4D8D8D6D4D3D4D7D6CCCA",
      INIT_70 => X"D5D0D0D1D2D2D3D8D4D3D5D3CBC4C5C6CACAC6C1C7CECDC7C7CDD4D9DDD8D5CB",
      INIT_71 => X"DED4D0CCC7C6C6C8C7BFBEC5CECFC9C6CCD2D3DCDAD2D1D1D1D1D1D1D0D6DCDC",
      INIT_72 => X"C4CAD0D3D6D3CDC8C1C3CCCDC9C2C3CAC5CCCFD0D5D7D4D0D4D9D9D7D6D7D8E0",
      INIT_73 => X"D1D1CFCED0D2CFD2D9DBD9D6D6D1CFD3D5D2D3D7D0CBC7C7CACBC9CBC6C6C7C5",
      INIT_74 => X"D6D0CDD1DCDED5CFCED3DCD9CFCCC7C1C5CBC8C1BFC2C9C9C4C3C9CED0D9DCD4",
      INIT_75 => X"D0CCC4C4CACFD2CBC7CFD2D0D3CEC7C1C1C7CBC9C3C1C9D2CDC4C3C8CCCFD4D7",
      INIT_76 => X"D9DCD6D3D1D1D1D1D1D1D1CFD2DADCD5D0D1D0CECED2D7D8D1CDD0CDCAC4C3CC",
      INIT_77 => X"C7D4D9D7D9D7D2D0D7DAD5D2D3D9D9D8D7D2D1D0C9C6C6C2BEC1C9CDCBC8C7CF",
      INIT_78 => X"C7C3C3C2C6C9C7C5C3C9CEC9C3CAD9DCD4D0CBC3C0C2CDD0C8C2BEC9D2CBC2C1",
      INIT_79 => X"C2C8CFCEC6C4CED8D9D7D4CFD1D2D2D1D0CFD0D4D7D9D7D5D4CED1D5D5D7D5CF",
      INIT_7A => X"C2C1C7D0CCC2C0C6CED4D9DDD7D4D3D4D7D7D7D4D3D3D6D7CEC9CDCCCBCDC9C4",
      INIT_7B => X"D2D7D5D4D5D3CDC5C5C6C9CAC8C3C6CDCEC8C5CCD4D8DCD9D5CDC1C3C2C9D1CA",
      INIT_7C => X"C6C8C8C1BEC2CDD0CBC7CBD2D3DBDBD3D1D1D1D1D1D1D1D5DBDDD8D0D0D1D1D1",
      INIT_7D => X"C5CDCDC8C1C3CED4D1C5C2CACECED2D7D6D2D3D8D8D6D5D6D7DEE1D5D1CEC9C5",
      INIT_7E => X"DBD8D6D6D0CFD5D5D1D5D5CDCAC7C8CBCBCBCBC5C5C7C5C5CCD2D4D6D2CAC5C0",
      INIT_7F => X"D5DDD6CDCDC8C3C7CCC8C0BFC3C9C8C3C2C9CFD1DBD9D1D1D0CECED1D1CFD3DB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D0D1D0D3CDC7C1C2C8CBC8C2C3CCD3CCC3C4C9CDD1D6D8D5CFCDD3DEDCD3CFCF",
      INIT_01 => X"D1D1D1D4DBDBD4D0D1D0CECFD2D7D7CFCCD0CCC9C3C4CDCFCAC3C5CBD1D3C8C6",
      INIT_02 => X"D9D4D2D4D9D8D7D5D1D1CFC8C6C6C1BFC4CCCDCBC8C8D2DADCD9D3D1D1D1D1D1",
      INIT_03 => X"CACEC7C2CBDCDBD3CEC8C2C0C4D0D1C7C0BFCCD1C7C1C2C9D6D8D7D9D6D0D0D9",
      INIT_04 => X"D5D1CFD0D3D2D1D1CFD1D4D7D9D6D5D3CFD3D6D5D7D6CFC5C3C3C3C7CBC8C5C3",
      INIT_05 => X"D2DADED6D4D3D4D9D8D7D4D2D4D7D6CCC9CDCCCDCCC7C3C3CBCECBC4C4CFDAD8",
      INIT_06 => X"C6CACAC6C2C6CECDC8C6CDD4D9DDD8D4CBC0C1C2CBD1C9C3C2C9D0CAC1C2C8CE",
      INIT_07 => X"C6CCD2D2DDDAD2D1D1D1D1D1D1D0D6DCDCD6D0D0D1D2D2D3D8D4D4D4D2CBC5C5",
      INIT_08 => X"C2C3CCCFD0D4D7D4D1D4D9D9D7D6D7D8E0DFD4D0CCC7C5C6C8C7BFBFC4CECFC9",
      INIT_09 => X"D2D3D6D0C8C1C2CACBC5C4C1C5C8C6C5CAD1D4D6D3CCC6C1C2CACBC9C1BFCACF",
      INIT_0A => X"CECBBFBCBFCACBC3BFC5CDD0DADCD4D1D1CFCDD0D2D0D2D9DBD9D6D6D2CFD3D4",
      INIT_0B => X"C7CAC8C3C0C9D1CDC4C1C6CCCFD4D5D4CFC5C4CFD2CDC8C8D0D8D3CBC9C3BEC3",
      INIT_0C => X"D1D0CECED2D8D8D2CCCFCEC9BFC0CAD0CBC1BFC9D3D4CBC7CED3D1D2CCC7C0C1",
      INIT_0D => X"D0CFCCC8CACEC9C3C1C7CCCCC4C2CCDADCD6D3D2D2D1D1D1D1D1D0D2DADCD5D0",
      INIT_0E => X"D0CAC3BFC1CCCFC5BFBEC8CFC9C1C0C5CCD0D2D3D1CCC9D3D5CFCDD0D0CED4D5",
      INIT_0F => X"CFD0D3D6D9D7D5D3CED1D4D5D9D6D0C7BEBFC2C9CAC3C0C0C7CEC9C3C9D9DCD4",
      INIT_10 => X"CECFCDCCCDD4D3C9C7C7C5CCCFC7BEBBC8D1CFC3BECCDADBD6D2CFD0D2D2D1D0",
      INIT_11 => X"C9C8CED3D7DAD8D5CCC1C0C1C9D0C8C1C0C6CFCEC3C0C5CCD1D9DDD4CFC9CACD",
      INIT_12 => X"D1D1D1D1D1D1D5DBDDD8D1D0D1D1D0D2D7D4D4D4D3CEC4C0C1C7CCC7BEC4CDCE",
      INIT_13 => X"C8C7CDD1D0D2D2D1D9DDD1CCC6C1C3C9D1D0C3BEC3CECEC7C3C7D0D3DDDDD3D1",
      INIT_14 => X"C7C3C0C4C7C5C5CCD2D4D6D1CAC6C0C4CBCCC7BFC0CCD1CCBFBDC7C9C6C9CCCB",
      INIT_15 => X"C7CED1D9D9D3D1D0CECED1D1CFD4DBDBD8D6D6D0CFD5D6D1D5D5CEC8C1C4CACA",
      INIT_16 => X"C1C8CDD1D5D4D3CDC3C7D2D1CBC8CAD1D8D0CAC9C3C0C6CFC9BEBCC1CBCAC1BE",
      INIT_17 => X"CFCDC7BCC0CDD1C9C0C0CCD4D3C9C7D0D2D1D2CCC6BFC2C8CAC7C1C1CCD1CBC2",
      INIT_18 => X"C9CDCBC4C4CFDADED9D3D2D2D1D1D1D1D1D1D4DBDBD4D0D1D0CECFD2D7D7D0CC",
      INIT_19 => X"BFCBCFC6BFC0C6CED2D3D3D0CBCAD4D4CECED0D0CFD5D2CFCFCCC9CBCDC8C2C2",
      INIT_1A => X"D2D6D6D9D6D0C5BEBFC3CBCCC5C0C1CACFC7C2CBDCDBD3CEC8C2C0C2CDCEC4BE",
      INIT_1B => X"C6C6CDCDC6BDBDCBD2CCC0BFCCDAD9D4D0CED0D3D2D1D1D0D1D4D7D9D6D6D3CF",
      INIT_1C => X"C0C1C2CCD0C6C0C0C7CFCBC1C0C7CDD1DBDDD4CECACBCFCFCFCCCCCED4D1C8C8",
      INIT_1D => X"D6D0D0D1D2D2D3D8D5D4D4D5CDC3C0C1C8CCC5BCC3CECDC9C8CED3D8DBD7D3C9",
      INIT_1E => X"DACECCC6C2C5CBD3CEC1BFC6D1CDC4C1C9D1D3DEDCD2D1D1D1D1D1D1D1D6DCDC",
      INIT_1F => X"C4CAD1D4D6D4CCC6C1C2CACBC9C0BFC7C3C9C8C6CBCCCAC7C8CED2D1D2D1D2DC",
      INIT_20 => X"D1D1CFCED0D2D0D3DADBD9D6D6D1CFD3D5D2D3D6D0C9C1C2C9CBC6C4C1C5C8C6",
      INIT_21 => X"D4CFC5C4CFD2CCC8C9CFD8D3CBCAC3BFC3CDCCC0BCBECACBC3BFC6CDCFD9DCD4",
      INIT_22 => X"D0CBC1BFC9D3D3CBC7CED3D1D2CCC7C0C1C6CAC9C3C0C9D1CDC4C1C6CCCFD4D5",
      INIT_23 => X"D9DCD6D3D2D2D1D1D1D1D1CFD2DADCD5D1D1D0CECED2D7D8D2CCCECEC9BFBFCA",
      INIT_24 => X"C4CCD1D3D4D1CDC9D3D5CFCED0D0CFD3D5D0CFCDC8CACEC9C3C1C7CDCCC5C3CC",
      INIT_25 => X"C7BEBFC2C9CBC4C0C0C7CEC9C3CAD9DCD4D0CAC3BFC1CCD0C6BFBEC8D0C9C1C0",
      INIT_26 => X"BCC7D1CEC3BECCDADBD5D2CED1D2D2D1D1D0D0D4D7D9D7D5D4CED1D4D5D9D6D1",
      INIT_27 => X"C0C0C6CFCDC3C0C5CDD1D8DDD4CFCACACDCECFCDCCCDD3D3C9C8C7C5CCCFC8BE",
      INIT_28 => X"D2D7D5D4D4D3CDC3C0C1C7CCC7BEC4CDCEC9C8CED3D7DAD9D5CCC1C0C1C9D0C9",
      INIT_29 => X"C9D2D0C4BEC3CECEC7C3C7D0D3DDDDD3D1D1D1D1D1D1D1D5DBDDD8D1D0D1D1D1",
      INIT_2A => X"C4CBCCC7BFC0CBD1CCC0BDC7C9C6C8CCCBC8C7CCD0D0D2D2D1DADDD1CCC7C1C3",
      INIT_2B => X"DAD8D6D6D0CFD5D5D1D4D5CEC8C1C4CBCAC6C4C0C4C7C5C5CCD2D4D6D1CAC6C0",
      INIT_2C => X"D2D8D0CAC9C3C0C6CFC9BEBCC0CBCAC1BEC6CED1D8D9D3D1D0CECED1D1D0D4DB",
      INIT_2D => X"D0D2D1D2CCC6C0C1C8CAC7C1C2CCD1CBC2C1C8CDD1D5D5D4CCC3C7D1D1CBC8CA",
      INIT_2E => X"D1D1D1D4DBDBD4D0D1D0CECFD2D7D7D0CCCFCEC7BCC0CDD0C9C0C0CCD4D2C9C7",
      INIT_2F => X"D4CECED0D0CED4D2CFCFCDC9CACEC8C2C3CACDCBC4C4CEDADFDAD4D2D2D1D1D1",
      INIT_30 => X"CACEC7C1CBDCDBD3CEC8C2C0C3CDCEC4BEBFCBCEC6BFC0C6CED1D3D3D0CBCAD4",
      INIT_31 => X"D5D1CED0D3D2D1D0D0D1D5D7D9D6D5D3CFD3D6D6D9D6D0C5BEBFC3CBCDC5C0C1",
      INIT_32 => X"D1DADDD4CECACBCFCFCFCDCCCED4D1C8C7C6C6CDCDC6BDBDCBD2CCC0BECBDAD9",
      INIT_33 => X"C1C8CCC5BCC3CECDC9C8CFD4D8DBD7D4C9C0C0C2CCCFC6C0C0C7CFCBC1C1C7CD",
      INIT_34 => X"C1C9D1D2DEDCD2D1D1D1D1D1D1D0D6DBDCD6D0D0D1D2D2D3D8D5D5D4D5CDC3C0",
      INIT_35 => X"BEC1C9C9C6CACCCAC7C8CED2D1D2D1D2DCDACFCCC6C2C4CAD3CEC1BFC6D1CEC4",
      INIT_36 => X"D2D2D5CFC9C1C1C9CAC4C4C0C3C8C6C5CAD1D4D6D4CCC9C7C6C8C8C6C3C2C8CC",
      INIT_37 => X"D0CFC2BDC0CDCFC7C0C5CED0D9DCD4D1D1CFCDD0D2D0D3D7D6D4D5D6D2CFD3D4",
      INIT_38 => X"CACBCBC7C5CBCECBC5C5C9C9CCD1D2D1CCC4C2C8CBC7C2C5CFD5D3CED0C9C2C4",
      INIT_39 => X"D1D0CECED2D8D9D4CDCDCEC9C0BFCBD0CBC1BFC8D2D2CAC7CFD2CED0CBC8C5C7",
      INIT_3A => X"CECECFCACCD2CFCAC7C9CCCBC4C2CCDADCD6D3D2D2D1D1D1D1D1D0D2D6D8D6D2",
      INIT_3B => X"CFCAC8C6C5C9CCC6C2C1C8CDCAC4C4C7CCD0D2D4D0C8C4CBCBC7C2C2C3C2CAD0",
      INIT_3C => X"D1D0D3D4D4D4D5D3CED1D4D6DAD8D4CAC2C3C6CCCDC5C2C2CACFC8C3C9D8DBD4",
      INIT_3D => X"CAC8C4C6C9D1D5CFC9C5C4CCCFC9BFBDC9D1CEC4BFCDDCDDD6D2CED0D2D2D1D1",
      INIT_3E => X"C9C9CFD2D4D8D7D1C8C3C4C4C7CCCAC3C2C6CCCDC7C4C5C7CDD7D9D2CDC7C5C9",
      INIT_3F => X"D1D1D1D1D1D1D3D7D8D7D2D0D1D1D0D2D7D4D4D4D4CFC4C0C1C9CDC7BEC4CECE",
      INIT_40 => X"C6C4C9CCCBC9C9C8CDD1CCCBC6C0C3CCD6D6CAC3C4CDCEC6C1C7D0D3DDDED3D1",
      INIT_41 => X"C4C4C0C4C8C5C5CCD2D4D6D1CAC9C7C6CACAC6C2C3CACDCAC2BFC5C9CACECEC9",
      INIT_42 => X"C7CED1D8D9D3D1D0CECED1D1D0D4D7D5D4D5D6D0CFD5D5D1D3D4D0C8C1C3CBC9",
      INIT_43 => X"C6CAC9CDD1D2D0CBC3C2CACBC5C2C8D0D7D1CFCFC8C2C7D0CCC1BDC2CFCFC5C1",
      INIT_44 => X"CECEC7BEC1CED0CAC1C0CAD2D1C8C8D1D1CFD0CCC7C5C6CACBCAC6C6CDCEC9C3",
      INIT_45 => X"CBCCCBC3C4CFDADFD9D3D2D2D1D1D1D1D1D1D3D7D8D5D1D1D0CECFD2D7D7D2CC",
      INIT_46 => X"C2CACDC6C2C2C5CCD0D2D3CFC7C4C9CAC6C2C3C3C5CCCECECFCFCBCFD2D0CAC7",
      INIT_47 => X"D2D6D6D9D7D3C8C2C4C6CCCEC8C3C3CBCFC7C2CBDAD9D3CEC9C7C5C5CACBC5C2",
      INIT_48 => X"C5C6CECDC9BFBDCBD0CDC2BFCCDBDAD5D1CED0D3D2D1D1D1D2D4D4D4D4D5D3CF",
      INIT_49 => X"C2C4C5C9CDC8C3C3C8CCCBC5C4C5CACFD8D9D1CCC6C6CACAC7C4C5CAD3D5CDC8",
      INIT_4A => X"D6D1D0D1D2D2D3D8D5D4D3D6CFC3BFC2CACCC4BDC4CDCDC9CAD0D1D4D8D6D0C6",
      INIT_4B => X"D1CBCAC7C2C5CDD7D4C8C2C6CFCCC4C2CAD1D2DEDDD3D1D1D1D1D1D1D1D4D8D8",
      INIT_4C => X"C4CAD1D4D6D4CCC9C7C6C9C8C7C3C2C7C2C7C9CACFCDC9C7C5CACCCAC9C9C8D0",
      INIT_4D => X"D1D1CFCED0D2D0D3D7D6D4D5D6D1CFD3D5D2D2D4CFC9C2C1C9CBC5C5C1C3C8C6",
      INIT_4E => X"D1CDC4C1C8CCC6C2C5CED5D3CED0CAC2C4CFCFC3BDC0CDCFC7C0C6CDD0D9DCD4",
      INIT_4F => X"D0CBC1BFC9D1D2CAC7CFD2CED0CBC8C5C7CACBCBC8C5CBCECBC4C5C9C9CCD1D1",
      INIT_50 => X"D9DCD6D3D2D2D1D1D1D1D1D0D2D6D9D6D2D1D0CECED2D7D9D4CDCDCECAC0BECA",
      INIT_51 => X"C6CCD0D2D4D0C9C4CBCBC7C2C2C3C3CACFCECFCFCACDD2CFCAC6C9CCCAC4C2CC",
      INIT_52 => X"CBC2C3C6CBCDC5C2C2CACEC9C3CAD8DBD4CFCAC8C7C5C9CCC7C3C1C8CEC9C4C3",
      INIT_53 => X"BDCAD0CEC4BFCDDCDCD6D3CED1D2D2D1D1D1D0D3D4D4D4D5D4CED1D4D6D9D8D4",
      INIT_54 => X"C3C3C6CCCDC7C4C5C7CDD7D9D1CDC7C5C9CBC8C4C6C9D1D6CFC9C5C5CCCEC9BF",
      INIT_55 => X"D2D7D5D4D4D4CFC4C0C1C9CDC7BEC4CECEC9C9CFD2D4D8D7D2C8C3C4C3C7CBCA",
      INIT_56 => X"CBD6D6CBC3C4CDCEC6C2C7D0D3DDDED3D1D1D1D1D1D1D1D4D7D8D7D2D0D0D1D1",
      INIT_57 => X"C7CACAC6C2C3CACDCAC2C0C5C9CACECEC9C6C4C8CCCBC9C9C8CDD1CBCBC6C0C3",
      INIT_58 => X"D5D4D5D6D0CFD5D5D1D3D4D0C8C1C3CBC9C5C4C0C4C8C5C5CCD2D4D6D1CAC9C7",
      INIT_59 => X"D0D6D1CECFC8C2C6D0CCC1BDC2CFCFC5C0C7CED1D8D9D3D1D0CECED1D1D0D4D7",
      INIT_5A => X"D1D1CED0CCC7C5C7CACBCAC6C6CCCEC9C3C6CAC9CDD1D2D0CBC3C2CACBC5C2C8",
      INIT_5B => X"D1D1D1D3D7D9D5D1D1D0CECFD2D7D8D2CCCECEC7BDC1CED0CAC1C0CAD2D1C9C8",
      INIT_5C => X"CAC6C2C3C3C4CCCECECFCFCACED2CFCAC7CBCCCCC3C4CFDADFDAD4D3D2D1D1D1",
      INIT_5D => X"CBCFC7C1CBDAD9D3CEC9C7C5C5CACBC5C2C2CACDC7C2C2C6CCD0D2D3CFC7C4C9",
      INIT_5E => X"D5D1CED0D3D2D1D1D1D2D4D4D4D4D5D3CFD3D6D6D9D7D3C8C2C4C6CCCEC8C3C2",
      INIT_5F => X"CFD8D9D1CDC5C6CACAC7C4C5CAD3D5CDC8C5C6CECDC9BFBECAD1CDC2BFCCDBDA",
      INIT_60 => X"C2CACCC4BDC4CDCDC9CAD0D2D5D8D6D0C6C2C4C5C9CDC8C2C3C8CCCBC5C4C5CA",
      INIT_61 => X"C2CAD1D2DEDDD3D1D1D1D1D1D1D2D4D7D8D5D1D0D1D2D2D3D8D5D4D3D6CFC2BF",
      INIT_62 => X"C2C1C7C9CACFCDC9C7C5CACCCAC9C9C9D0D1CBCAC7C2C5CDD7D4C8C2C6CFCCC4",
      INIT_63 => X"D2D2D4CFC9C2C1C8CAC4C2BFC2C7C6C5CAD1D4D7D4CCCED1D0C9C4C7CACACACC",
      INIT_64 => X"D1CDC0BBC3CED0C7C0C5CDD0D9DCD3D1D1CFCDD0D2D0D2D2CFCFD3D6D2CFD3D5",
      INIT_65 => X"CECACBCFCFCECBC9C8CCCEC8CACFD0CFCDC7C4CACBC3BEC7D2D8D9D5D6CCC2C6",
      INIT_66 => X"D1D0CECED2D8D8D3CECFCEC8C0BEC9CECAC0BDC6CFD1CAC6CDD1CDCFCCCBCFD0",
      INIT_67 => X"CECECCC6C8CDCAC5C4C8CCCBC2BECBDADCD6D3D1D1D1D1D1D1D1D1D1D1D1D2D1",
      INIT_68 => X"D0CCCDD0CECACBCACACACACBCBCBCBCACED4D6DAD7CFC8CECDC8C1BEC2C4CCD0",
      INIT_69 => X"D0D0D2D0CED1D5D3CED0D4D8DAD8D7CDC3C1C3CACFC8C3C2CBCFC9C3C9D9DBD4",
      INIT_6A => X"CCC9C2C4CAD3D9D1C9C6C5CACECBC0BBC6CDCDC3BECCDBDDD7D3CFD0D2D2D1D1",
      INIT_6B => X"C8C6CED1D2D6D5CEC5C7CCCDCBCACACACAC8CACCCDCCCAC6CBD3D5D0CECAC5C8",
      INIT_6C => X"D1D1D1D1D1D1D1D1D1D1D1D0D1D1D0D2D7D4D4D5D6D1C4C0C1C7CCC6BDC2CCCE",
      INIT_6D => X"CBC5CACFCCC4C1C3CCD3CFCECAC2C0C6CDCEC7C0C0CBCEC5BFC6D0D3DCDED4D1",
      INIT_6E => X"C3C1BFC4C7C5C5CCD2D4D8D2CBCED0CEC8C6C8CACACBCCCCCACACAC9CFD5D4D0",
      INIT_6F => X"C7CDD1DAD9D1D1D0CECED1D2D0D3D2CECFD4D6D0CFD5D5D0D2D4CFC7C1C2CAC8",
      INIT_70 => X"CFCEC8CACED0CFCCC6C5CBCAC1BFCAD3DAD7D5D4C9C2C9D2CDC0BCC4CFCFC5C1",
      INIT_71 => X"CFCDC6BEC0CBCEC8BEBEC9D0D1C8C7D0D1CDCFCBCCD0D0CDC9CCD0CFCECBC9C8",
      INIT_72 => X"CBCCCAC1C1CFDBDCD8D3D1D1D1D1D1D1D1D0D1D1D2D2D1D1D0CECFD2D7D7D1CD",
      INIT_73 => X"CACACBCBCBC9C9D0D4D7DBD6CDC7CBCBC7BFBFC3C6CED0CECECBC6CACDCBC8C6",
      INIT_74 => X"D2D6D6DAD9D6CAC2C2C3CBCFC9C3C3CBCFC7C2CBDBDAD3CECACCCFCDCBCBCACB",
      INIT_75 => X"C5C6CBCDC9BDBCC9CFCCC1BECCDBDAD5D2CFD0D3D2D1D1D0D0D2D0CED1D5D3CF",
      INIT_76 => X"C6CDCCCBCBCACACAC9CBCDCDCCC9C9CDD4D6D1CEC7C7C9CCC9C2C3CBD6DACFC7",
      INIT_77 => X"D1D1D0D1D2D2D3D8D5D4D4D6CEC2BFC1C8CAC4BDC4CDCDC9C9CFD1D3D7D3CCC4",
      INIT_78 => X"D2CFCDC9C2C1C7CECDC5BFC2CECCC3C0C9D1D2DCDCD3D1D1D1D1D1D1D1D1D1D1",
      INIT_79 => X"C4CAD1D4D8D5CCCED1D0C9C4C7CACACACACACAD0D5D3CFC8C5CCCFCAC3C1C4CF",
      INIT_7A => X"D0D1CFCED0D2D0D2D2CFCFD3D6D2CFD3D5D2D2D3CFC9C2C2C9CAC3C2BFC3C7C6",
      INIT_7B => X"CFCDC7C4CACBC3BEC7D2D8D8D5D6CCC2C6D1CEC0BBC3CED0C7C0C5CDD0D9DCD3",
      INIT_7C => X"CECAC0BDC6CFD1CAC6CDD1CDCFCCCBCED1CECACBCFCFCECCC9C8CCCEC8CBCFD0",
      INIT_7D => X"D9DCD6D3D1D1D1D1D1D1D1D0D1D1D1D2D1D1D0CECED2D7D8D3CECECDC8C0BEC9",
      INIT_7E => X"CACED4D7DBD7CFC8CECDC8C1BEC2C4CCD0CFCECCC5C8CECAC5C4C8CCCAC2BECB",
      INIT_7F => X"CCC3C1C3CACEC8C3C2CACFC9C3CAD9DCD4CFCBCDD0CDCACBCACACACACBCBCBCB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BBC6CDCDC3BECCDBDCD6D3CED1D2D2D1D1D0D0D2D0CED0D5D4CED1D5D8DAD7D7",
      INIT_01 => X"CACAC9CACCCDCDCAC7CBD3D5CFCECAC5C8CCC9C2C4CAD3D9D1C9C5C5CACDCBC0",
      INIT_02 => X"D2D7D5D4D5D6D2C4BFC1C7CBC7BDC1CCCEC8C6CDD1D2D6D5CEC6C7CDCCCBCACA",
      INIT_03 => X"C6CDCEC7C0C0CBCEC5C0C6D0D3DCDED4D1D1D1D1D1D1D1D1D1D1D1D1D0D1D1D1",
      INIT_04 => X"CEC8C6C8CACACBCCCCCACACAC9CFD5D4D0CBC5C9CFCCC4C1C3CCD3CECECAC2C0",
      INIT_05 => X"CECFD4D6D0CFD5D5D1D2D4CFC7C1C2CAC8C3C1BFC4C7C5C5CCD2D4D8D2CBCED0",
      INIT_06 => X"D3DAD7D5D4C9C2C8D2CDC0BCC4CFCFC5C0C7CDD1D9D9D1D1D0CECED1D2D1D3D2",
      INIT_07 => X"CFD1CECFCBCCD0D0CDC9CCD0CFCECBC9C8CECEC8CACED0CFCCC6C5CBCAC1BFCA",
      INIT_08 => X"D1D1D0D1D1D2D2D1D1D0CECFD2D7D7D2CDD0CEC6BEC0CCCEC8BFBEC9D0D1C8C7",
      INIT_09 => X"CBC6BFBFC3C5CED0CECECBC6CBCDCBC7C6CACCCAC1C1CFDBDDD8D3D1D1D1D1D1",
      INIT_0A => X"CBCFC7C1CBDBDAD3CECBCCCFCCCBCBCACBCACACBCBCBCAC9D0D4D7DBD6CDC7CB",
      INIT_0B => X"D5D2CFD0D3D2D1D1D0D0D2D0CFD1D5D3CFD3D6D6DAD9D6CBC2C2C3CBCFC9C4C3",
      INIT_0C => X"CDD4D6D1CEC7C7C9CCC9C2C3CBD7DACFC8C5C6CBCEC9BEBDC9CFCCC1BECBDBDA",
      INIT_0D => X"C1C8CAC4BDC3CDCDC9C8CFD1D3D7D3CCC4C6CDCCCACBCACACAC9CBCDCDCCC9C9",
      INIT_0E => X"C0C9D1D2DCDCD3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2D3D8D5D4D4D6CEC2BF",
      INIT_0F => X"CACACACAD0D5D3CFC9C5CCCFCAC3C1C4CFD2CFCEC9C2C1C7CECDC5BFC2CDCCC3",
      INIT_10 => X"CFD1D3CDC8C6C5C7C9C7CAC6C5C7C6C5CAD1D4D7D5CCCACBCCC9C6C6C6C6CACE",
      INIT_11 => X"D0CEC4C0C6CDCEC9C6CBCFD0D9DCD3D1D1CFCDD0D2D1D2D2CECDD3D6D2CFD3D4",
      INIT_12 => X"CACACACBC9CACBCBC7C7C9C8CBCFD0CFCDC6C2C8C9C2BFC7D0D5D4D1D5CFC9CA",
      INIT_13 => X"D1D0CECED2D8D8D1CDCECECAC6C4C9CCC9C3C2C9CFCEC6C4CFD2CDCFCECCCACA",
      INIT_14 => X"D2D2CEC7C5C6C4C5C7CACCCBC7C6CED8DBD6D2D0D0D1D1D1D1D1D1D1D0CFD0D0",
      INIT_15 => X"CFCAC9CACACBCCC7C6C7CACCC7C4C6C7CFD6D9DFDCD3CBCDCFCCC7C6C9CBD3D6",
      INIT_16 => X"CFD0D3D0CDD0D5D3CED1D4D6D9D6D4CBC6C8C8CBCCCBC9C7CBCEC9C3C9D9DDD4",
      INIT_17 => X"CCCAC3C2C8D1D7D1CBCDCDCDCCCAC5C2C7CBCAC4C3CFDADAD7D3CFD0D2D2D1D0",
      INIT_18 => X"C8C3CAD1D3D7D3CEC6C3C6C7C9CCC9C6C6C6CACCC9C7C7C9CDD3D7D2CCC5C1C5",
      INIT_19 => X"D1D1D1D1D1D1D1D1D0D0D1D1D1D1D0D2D7D4D4D4D4D1C8C6C8C9CAC7C3C7CCCC",
      INIT_1A => X"CAC3C7CDCBC2C0C4CFD7D4D3D1CAC4C4C7CAC7C1C3CBCECAC8CCD2D3DADAD3D1",
      INIT_1B => X"C8C9C5C5C7C5C5CCD2D4DAD2CACACACBC8C7C7C6C6CACECBC4C5C8CBD0D5D2CE",
      INIT_1C => X"CDCFD0D7D8D1D1D0CECED1D3D1D3D1CDCED4D6D0CFD5D4CFD3D3CCC7C5C5C7C9",
      INIT_1D => X"C8C9C8CCCFD0CFCDC5C3C9C8C1C1CBD1D6D5D3D4CDC8CCD1CDC5C3C7CDCDC8C7",
      INIT_1E => X"CFCEC9C4C6CBCCC8C3C4CBD0CEC5C5D2D3CECFCCCBCACACBCBCAC9C8CBCCCAC7",
      INIT_1F => X"CCCCCBC7C8D0DADBD5D1CFD1D1D1D1D1D1D1D0D0CFD0D1D1D0CECFD2D7D7CFCC",
      INIT_20 => X"C7CACBC8C6C6C9D1D8DCDFDAD1C9CDCFCBC6C6CACCD5D5D2D2CDC6C6C5C4C6C8",
      INIT_21 => X"D2D6D6D9D7D3CAC6C8C8CBCCCAC8C7CCCEC7C2CADCDCD3CEC9C9CBCACCCBC7C7",
      INIT_22 => X"CCCDCCCCC9C3C2CACCC9C3C5D1DCDAD4D1CFD0D3D2D1D0CFD1D3CFCDD1D6D3CF",
      INIT_23 => X"C5C7C7CACBC8C6C6C7CCCCC8C7C6CACED5D7D1CBC3C3C5CCCAC2C3C9D2D6CEC9",
      INIT_24 => X"D1D1D1D1D2D2D3D8D5D5D4D5CEC6C7C9CBCAC5C3C9CCCBC7C4CCD1D5D7D1CEC7",
      INIT_25 => X"D6D3D3CFC8C4C4C8CAC5C1C5CECEC9C8CDD2D1D9D8D2D1D1D1D1D1D1D1D1D0D0",
      INIT_26 => X"C4CAD1D4D7D5CCCACBCCC9C7C6C6C6C9C7C8CCD1D4D0CDC8C2CACFC9C1C1C6D2",
      INIT_27 => X"D0D1CFCED0D2D1D2D2CECDD2D6D2CFD3D4D0D1D3CDC8C6C6C7C9C8CAC6C4C7C5",
      INIT_28 => X"CFCDC6C2C8C9C2BFC8D0D5D4D1D4CFC8CAD0CEC4C1C6CDCEC9C6CBCFD0D9DCD3",
      INIT_29 => X"CCC9C3C2C9CFCEC6C4CED2CDD0CECCCACACACACACAC9CACBCBC7C7C9C8CBCFD1",
      INIT_2A => X"D7DBD6D2D0D1D1D1D1D1D1D1D1D0CFD0D0D1D0CECED2D7D8D1CDCECECAC5C4C9",
      INIT_2B => X"C8CFD6DADFDCD4CBCDD0CDC7C6C9CBD3D6D2D2CFC7C6C6C4C5C7CBCBCBC7C6CE",
      INIT_2C => X"CBC6C8C8CACCCBC9C6CBCEC9C3CADADED5CFCAC9CBCACBCCC7C6C7CACCC7C4C6",
      INIT_2D => X"C2C8CBCAC4C3CFDBDAD6D4CFD0D2D2D1D0CFD0D3D0CDCFD5D4CED1D5D6D9D6D3",
      INIT_2E => X"C6C6C6CACCC9C7C7C9CDD4D7D2CCC5C1C5CCCAC3C2C8D1D7D1CBCDCDCDCDCAC5",
      INIT_2F => X"D2D7D5D4D4D4D0C8C6C8C9C9C7C3C7CCCCC8C4CAD1D3D7D3CFC6C3C7C7C9CCC9",
      INIT_30 => X"C4C7CAC7C2C3CBCECAC8CCD2D3D9DAD3D1D1D1D1D1D1D1D1D1D0D1D1D1D1D1D1",
      INIT_31 => X"CBC8C6C7C6C6CACDCBC4C5C8CAD0D5D2CDCAC3C7CDCBC3C0C4CFD7D4D3D1CAC4",
      INIT_32 => X"CECED4D6D0CFD5D4CFD3D3CCC7C5C5C7C9C8CAC5C5C7C5C5CCD2D5DAD3CACACA",
      INIT_33 => X"D1D6D4D3D4CDC8CCD1CDC5C3C7CDCEC8C7CCCFD0D7D8D1D1D0CECED1D3D1D3D1",
      INIT_34 => X"D2D3CED0CCCBCACACBCBCAC9C8CBCCCAC7C9CAC8CCCFD0CFCDC5C3C9C8C1C1CA",
      INIT_35 => X"D1D1D1D1D0CFD0D1D1D0CECFD2D7D7CFCCD0CEC9C4C6CBCCC8C3C4CBD0CEC5C5",
      INIT_36 => X"CFCBC6C6CACCD5D5D2D1CEC7C7C6C4C6C8CCCCCBC7C8D0D9DBD5D1CFD1D1D1D1",
      INIT_37 => X"CCCEC7C1CBDCDBD3CEC9C9CBCACCCBC7C6C7CACBC8C6C6C9D1D7DCDFDAD1C9CD",
      INIT_38 => X"D5D2CFD0D3D2D1D0CFD1D3D0CDD1D6D3CFD3D6D6DAD7D3CAC6C8C8CBCCCBC8C7",
      INIT_39 => X"CED4D7D1CBC3C3C6CCCAC2C3C8D2D6CECACCCDCDCCC9C3C2CACCC9C3C5D1DCDA",
      INIT_3A => X"C9CBCAC5C3C9CCCCC7C4CCD1D5D7D1CEC7C5C7C8CACBC8C7C6C7CBCDC9C6C7CA",
      INIT_3B => X"C8CED2D1D9D8D2D1D1D1D1D1D1D1D1D0D0D1D1D1D1D2D2D3D8D5D5D4D5CFC7C7",
      INIT_3C => X"C3C6C9CCD1D4D0CDC8C2C9CFCAC1C1C6D2D7D4D3CFC8C3C4C8CAC5C1C5CDCEC9",
      INIT_3D => X"CED0D2CCCCCFCDC6C7CED4CEC7C9C8C7CCD3D5D7D4CCC7C2C3C9CAC6BEBFC9D0",
      INIT_3E => X"CBCCCCCACCCECECECFD3D4D2DADCD4D1D1CECDD0D2D0D2D2CFCDD3D6D2CFD3D3",
      INIT_3F => X"C7CAC8C3C2C9CECCC4C2C7CBCED3D5D3D1CAC3C8C9C6C4CACFD2CECBD4D4D0CD",
      INIT_40 => X"D2D1CECED2D8D8D1CBCDCECFCFCECCCBCAC9CACDCFCDC4C3D0D5CED1D0CAC2C2",
      INIT_41 => X"D3D4D2CBC7C3C4CDD2CDC9CACDD1D1D6DBD6D1CED0D1D2D3D4D3D3D2D2D3D2D2",
      INIT_42 => X"D0C9C3C0C2CCCFC6C0BFC9CFC9C0BFC6D0D6D9DEDBD3CACCD0CDC9C9CCCCD3D6",
      INIT_43 => X"CED0D2D0CDD0D6D4CFD0D4D4D6D2CEC9C9CECFCBC9CFD1CECED0CAC4CBDBDFD5",
      INIT_44 => X"CDCEC9C5C6CDD2CFCDD3D6D0CAC8CCCECFCDCACACFD7DCDAD8D5CFD0D2D2D1CF",
      INIT_45 => X"C7C3C8CFD5DBD8D3C8BFBFC1C7CEC8C1C1C5CCCBC2C0C1C8D1D8DCD7CEC4C1C6",
      INIT_46 => X"CFD2D4D4D4D4D4D4D4D4D3D1D1D1D0D2D7D4D5D5D3D0CBCFD4CFC9C8CBCFCDCB",
      INIT_47 => X"C8C4CACFCAC2BFC4CFD6D3D3D5D2CDC7C6CDCEC9C9CCD0D2D2D3D2D2D9D8D1CF",
      INIT_48 => X"D1D5CCC7C9C7C8CED4D5D8D2CAC6C1C4C9C9C4BEC1CCD1CDC0BEC6CDD3D6D2CB",
      INIT_49 => X"D7D5D1D7D9D3D1D0CECED1D1D0D3D2CECED3D6D0CFD5D4CFD3D1CBCDCFCBC5C8",
      INIT_4A => X"C1C6C9CDD1D4D5D2C9C4C9C8C4C6CCD0D2CFCFD4D3CFCDCCCDCCCBCCCECECDD1",
      INIT_4B => X"CFCFCECECECCCBCACACBCECFCDC3C6D4D4D0D3CEC7C0C3C8CAC7C2C2CACFCAC2",
      INIT_4C => X"CDC9CCCED2D4D8DBD5D0CED0D1D2D3D3D3D2D1D2D3D2D3D3D1CECFD2D7D7CFCB",
      INIT_4D => X"C1C9CFC8BFC0C9D2D7DBDFD9CFC9CDD0CCC8CACDCED5D5D3D5D2CAC6C2C6CFD1",
      INIT_4E => X"D2D6D5D6D2CDC7C9CECDC9CAD0D0CED0D0C9C4CDDEDDD4CEC8C2C1C4CDCDC4C0",
      INIT_4F => X"D5D5CEC9C9CDCECECDCACBD1D8DDD9D5D2CFD0D3D2D1CFCDD0D3CFCDD2D6D3CF",
      INIT_50 => X"BFBFC1C9CEC6C1C2C8CFCBC2C0C2CAD1DADCD5CCC2C2C7CECDC8C4C5CCD1CDCD",
      INIT_51 => X"D4D3D2D1D2D2D3D8D5D6D4D2CECAD0D4CEC9C9CCCFCDCBC6C3CAD0D7DBD7D2C8",
      INIT_52 => X"D4D1D4D5D0CCC7C7CFCDC8CACDD0D2D2D2D0D0D7D5D0CFD0D3D4D4D4D4D4D4D4",
      INIT_53 => X"C6CCD3D5D7D4CCC7C2C3C9CAC6BEC0C7C1C9D0D3D5D0CBC7C4CCCFC8C1C0C5D1",
      INIT_54 => X"D1D1CFCED0D2D0D2D2CFCDD2D6D2CFD3D4CED0D2CCCCCFCDC6C7CED4CEC7C8C8",
      INIT_55 => X"D3D1CAC3C7C9C7C5CACFD1CDCBD4D4CFCDCCCCCCCACCCECECDCFD3D3D2D9DCD4",
      INIT_56 => X"CBCAC9CACDCFCDC4C3D0D5CED2D0CAC2C1C6CAC8C3C2C9CECCC4C2C8CBCED3D6",
      INIT_57 => X"D6DBD6D1CED0D1D2D3D4D3D2D1D2D3D2D2D2D2CECED2D7D8D1CCCDCECFCFCECC",
      INIT_58 => X"C6D0D6D9DEDBD3CACCD0CDC9C9CBCCD3D6D3D4D3CCC7C3C4CDD2CDC9CACDD1D1",
      INIT_59 => X"C9C9CECECAC9CFD2CECED0CBC5CBDBDFD5D0CAC3C0C2CBCFC7C1BFC9CFC9BFBF",
      INIT_5A => X"CECFCDCACACFD7DCDAD8D5CFD0D2D2D1D0CED0D2CFCDD0D5D4CFD1D4D5D7D2CE",
      INIT_5B => X"C1C1C5CDCBC2C0C1C8D1D8DCD7CEC4C1C5CDCFC9C4C6CDD2CFCDD3D6D0CAC8CC",
      INIT_5C => X"D2D7D5D4D5D3CFCBCFD4CFC9C8CBCFCDCCC8C3C8CFD5DCD8D3C9BFBFC0C7CDC8",
      INIT_5D => X"C7C7CDCEC9CACCD0D2D2D3D2D2D9D8D1CECFD2D4D4D4D4D4D4D4D4D3D1D1D1D0",
      INIT_5E => X"C5C9C9C4BEC1CCD1CDC0BEC6CDD3D6D2CCC8C3C9CFCBC2BFC3CFD6D3D3D5D2CC",
      INIT_5F => X"CECED3D6D0CFD5D4CED3D0CBCDCFCBC5C8D1D4CCC7C9C7C8CED4D5D8D2CBC6C2",
      INIT_60 => X"D0D2CFCFD4D2CFCDCCCCCCCCCDCECECED1D7D5D1D7D9D3D1D0CECED1D2D0D3D2",
      INIT_61 => X"D3D4D0D3CFC7C1C3C8CAC7C1C2CACFCBC2C1C6C9CDD1D4D5D2C9C3C9C8C5C6CC",
      INIT_62 => X"D4D3D2D1D2D2D2D3D3D1CECFD2D7D7CFCBCFCFCECECECCCBCACACBCECFCCC3C5",
      INIT_63 => X"D0CCC8CACDCED5D5D3D5D2CAC6C3C6CFD1CDC9CBCED2D4D8DAD4D0CED0D1D2D3",
      INIT_64 => X"CFD0C9C4CEDDDDD3CEC8C2C0C4CDCDC4C0C0C9CFC8BFC0CAD2D7DBDFD9CFC9CD",
      INIT_65 => X"D6D3CFD0D3D2D1CFCDD0D3D0CDD1D6D3CED2D6D5D6D2CDC7CACECECACAD0D1CE",
      INIT_66 => X"D1DADCD5CCC3C2C7CECDC8C4C5CCD1CDCDD5D5CEC9C9CDCECFCDCACBD1D8DDD9",
      INIT_67 => X"D4CEC9C9CDCECCCBC6C3CAD0D7DBD7D2C8BFC0C1C9CEC7C1C2C8CECBC2C0C2CA",
      INIT_68 => X"D2D2D0D0D7D5D0CED0D2D4D4D4D4D4D4D4D4D2D2D1D2D2D3D8D5D6D5D2CECBD0",
      INIT_69 => X"BEBFC9D0D3D5D0CBC7C4CCCFC9C1C0C6D2D4D1D4D5D0CCC7C7CFCDC9CACDD0D2",
      INIT_6A => X"CECDD0CECECDC9C5C6C7C8C3C0C0BDBCBFC4C8D0D3CDC8C1C2CACCC9C1C1CBD2",
      INIT_6B => X"CBC7C3C2C3C2C3C3C4C7C8C7D2D8D2D1D1CFCFD0D1CFD2D2CFCFD3D5CFCCD2D4",
      INIT_6C => X"C8CDCBC4C1C8D0CCC4C3C9CDCFD0CBC9CBC3BCC2C3BDBFCAD2D3D0CDD4D4CDCB",
      INIT_6D => X"C9CDCFCFD1D5D7D1CED1CECDCFD0CCCACBCDCCCDCFD0C8C7D1D5D1D3CDC6BEBF",
      INIT_6E => X"D0D4D5CEC6C4C7D2D4CECBCCCDD2D2D6DAD6D0CCCED0CFCAC8C7C7C7C7C7C7C7",
      INIT_6F => X"CFCEC7C3C6D0D3C9C5C4CCD2CEC7C5C4C5C5C6CAC7C0BBC0C3C3C3C6C9C9CFD1",
      INIT_70 => X"D0D1D3D0CED0D3D2CFD2D4D4D5D2CEC9C6C9C9C9CAC9C5C3C5C5BFBAC0CDD2CB",
      INIT_71 => X"C5C6C2C3C9D0D1CBCCD3D3CECBC7C6C6C4C2C2C3C7CBCFCFCFD3CFD0D3D2D2D2",
      INIT_72 => X"C7C3CAD0D7DFDAD5CABFBEC0C9D0C9C2C1C7D1CDC2C0C5CACDCECECAC6BFBBC0",
      INIT_73 => X"CFCCC9C9C8C8C9C9C9C9C8CAD0D2CFD0D7D4D4D3D3CFCBCFD2CFCAC9CBCDCDCB",
      INIT_74 => X"C0BBC2C7C5C5C5C6CCD2CFD0D4D3CCC6C6CCCECBC8CACFD0CFD1D0D1DBDAD0CD",
      INIT_75 => X"C9C9C4C0C0BCBDC0C5C9D0D1CCC7C1C3CACBC7BFC0CDD3D0C4C0C2C6C9CBC9C6",
      INIT_76 => X"CBC9C7D2D6D2D1D1CFCFD1D1CFD2D1CED0D5D3CDCDD5D6CFD0D0CECECDC9C5C7",
      INIT_77 => X"C2C9CDCFCDCACACBC0BDC3C1BCC0CBD2D3CFCFD5D2CDCBCAC7C3C2C3C3C3C3C6",
      INIT_78 => X"D1CFCECFCFCCCACCCDCCCDCFCFC9CAD3D3D1D2CCC4BEC1CACECAC3C2CAD0CCC3",
      INIT_79 => X"CECBCCCFD3D3D8D9D5CFCCCFD1CFCAC8C7C7C7C7C7C7C7CACECFD0D2D6D5CFCF",
      INIT_7A => X"C8CDD2CCC5C5C4C6C5C7CBC7BEBBC1C3C2C3C7CACCD2D1D1D6D6CDC5C4C9D4D4",
      INIT_7B => X"D4D7D5D4D0CCC6C6C8C8C8C9C8C4C3C6C4BDBAC3D0D1CED0CCC5C3C8D3D2C8C6",
      INIT_7C => X"D4D2CDCAC7C6C6C3C2C2C4C8CCCCCBCED1D0D1D3D2D1D1CFD1D3D0CFD1D4D0CF",
      INIT_7D => X"BFBFC0CBD2C9C2C1CAD1CCC1C1C6CBCDCDCEC9C5BDBCC1C6C6C1C4CACFCFCBCE",
      INIT_7E => X"C9C9CBD1D1CFD2D8D5D5D3D2CDC9CFD2CDC9CACCCDCDCAC7C5CAD1DADED8D4C8",
      INIT_7F => X"CFCDD1D6D3CBC6C8CED0CBC8CBCFCFCFD1CFD0D9D6CFCECFCCC9C9C9C9C9C9C9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BCBFC4C8D0D2CDC8C1C2CACCC9C1C1C9C3C5C7CBCDC8C4BDBCC3C6C6C5C4C6CD",
      INIT_01 => X"D1D1D0CFD1D2D0D2D2CFCFD3D5CFCCD2D4CFCDD0CECDCEC9C5C6C7C8C4C0C0BD",
      INIT_02 => X"C9CBC3BCC2C3BDBFCAD2D3D1CDD4D4CDCBCBC8C4C3C2C2C2C3C4C7C8C7D2D8D2",
      INIT_03 => X"CACBCDCCCCCFD0C8C6D1D4D1D3CDC6BEBFC8CECBC4C1C8D0CDC4C3C9CDCFD0CB",
      INIT_04 => X"D5DAD6D0CCCED1CECAC8C7C7C7C7C7C7C7C9CDCFCFD1D5D7D2CFD1CECECFD0CC",
      INIT_05 => X"C3C5C5C6CBC7C0BBC0C3C3C3C6C9CAD0D1D0D4D5CEC6C4C7D1D4CECBCCCED2D1",
      INIT_06 => X"C9C6C9C8C9CAC9C6C3C5C5BFBAC0CDD2CBCECDC7C3C6D0D3CAC5C4CCD2CEC6C5",
      INIT_07 => X"C5C4C3C2C3C6CBCFCFCFD4CFD0D3D2D2D2CFD1D3D0CED0D3D2CFD2D5D4D5D1CD",
      INIT_08 => X"C2C1C6D1CDC2C0C4CACECDCECAC7BFBBC0C4C7C2C3C9D0D0CBCCD3D3CECBC7C5",
      INIT_09 => X"D0D7D4D3D4D3CFCBCFD2CFCAC9CBCDCDCBC7C3CAD0D7DEDAD5CABFBFC0C9D0CA",
      INIT_0A => X"C6C6CCCFCCC8CACED0CFD1D0D1DBDAD0CDCFCCC9C9C8C8C9C9C9C9C8CAD0D1CF",
      INIT_0B => X"C4CACBC7BFC0CDD3D0C4BFC1C6C9CCC9C7C0BBC1C6C5C5C5C6CCD2D0D0D4D3CC",
      INIT_0C => X"CFD0D5D4CDCDD5D6CFCFD0CECECDC9C5C7CAC9C4C0C0BCBDC0C5C9D0D1CCC7C1",
      INIT_0D => X"D2D3CFCFD4D3CDCCCAC7C3C3C3C2C3C3C6CCC9C7D2D6D2D1D0CFCFD1D1CFD2D2",
      INIT_0E => X"D3D3D2D2CCC5BEC1CACECAC3C2CAD0CBC3C2C9CCCFCDCACACBC0BDC3C1BDBFCA",
      INIT_0F => X"C8C7C7C7C7C7C7C8CACECFD0D2D6D5CFCED1CFCDD0D0CBCACCCDCCCDCFCFC9C9",
      INIT_10 => X"C3C2C3C7CACBD1D1D1D6D7CCC5C4C9D4D4CECBCCCED3D3D8D9D4CFCDCFD1CFCA",
      INIT_11 => X"C6C4BDBAC2D0D1CDD0CCC6C3C8D2D2C8C6C7CCD2CCC5C5C4C6C5C8CBC7BEBBC1",
      INIT_12 => X"CED1D0D0D3D2D2D1CFD1D3D0CFD1D4D1CED5D7D5D4D0CCC6C6C8C8C9C9C8C4C3",
      INIT_13 => X"CDCDCEC9C5BDBCC1C6C6C1C4C9CFCFCBCED4D2CDCAC8C6C6C4C2C2C3C8CCCDCA",
      INIT_14 => X"D2CDC9C9CCCDCDCAC6C5CBD1DADED8D4C8BFBEC0CAD3C9C2C1C9D1CCC2C1C6CB",
      INIT_15 => X"CFD1CFD0D9D7CECED0CCC9C8C9C9C9C9C9C9C9CBD1D1CFD2D7D5D5D3D2CDCACF",
      INIT_16 => X"C0C1C5C7CBCDC8C4BEBCC3C6C6C5C4C6CDCFCDD1D7D3CBC6C7CED0CBC8CBCFCF",
      INIT_17 => X"CFCCD2D2CBC3C5CBC6A797969695929294989AB3CFD2CBC3C5CDCEC8C0C0CAD3",
      INIT_18 => X"D3C5A497959496979797979AB7D0D1D2D2D2D2D2D1CFD0D3D3D6D7D1C8C9D4D6",
      INIT_19 => X"CBD4D3C7BEC6CECCC4C1C8CFD0BD9E999D9A9797969297B4D4D9D1CACED0CACB",
      INIT_1A => X"9EBED5D5D1D2D4D1D4D6D0CECCD0CFCED1D0CBCCCFD2CFCFD5D4D0D2CAC3BCBD",
      INIT_1B => X"D3DBDBCEC8CACCD0CFCFD3D6CFCBD3D9D9D9D5CDCED2BFA09796949395969696",
      INIT_1C => X"CCD5CCC8CDD6D6CBC9CDD3D7D2CECDB69E98999B9A979496969EBACDCDCACCCE",
      INIT_1D => X"D1D1D3D3D1D0CFCED0D8D7D1D1D3D5CEC4C0C3D0D0B1989697969696989D9FAC",
      INIT_1E => X"979A98ADCED9D1C8C9CBCCCED2C9A89696979796979A9EA0B3D0D3D3D5D6D5D4",
      INIT_1F => X"CBC7CBD2D8DAD4D6CEC0BCBCC7D1CCC2C0C8D1CDC3C1C6CDC7A7999B9C999496",
      INIT_20 => X"D1B79C9696969696969695A5C8D2CED1DAD4CFCFD3D2C9C4C6CBCECBC3C3CACD",
      INIT_21 => X"98929799A7C7CFCED0D3CECBCFCDC3C2C7C8C6C8C9CCC9C3C4CACCD0E0E0D1CF",
      INIT_22 => X"A397969694929395999CB8CFCFC9C2C6CECEC8C0C0CDD3CEC3BDA7999B9D9B9C",
      INIT_23 => X"97969DBBD1D3D2D2D2D2D2D1CED0D3D4D8D8CFC6C9D6D8CDCCD2D1CAC3C4CAC1",
      INIT_24 => X"C3CACFCFB79C9A9C98979796949ABCD7D9D1CACFCEC9CCD2BF9F969595969797",
      INIT_25 => X"D4CFCDCDD0CECFD1CECBCED0D1CFD2D6D3D0D1C9C2BBC0CFD5D1C4C1C9CECCC6",
      INIT_26 => X"D1D3D5CECDD5DAD9DAD6CCCFD2BC9E9796939396969696A3C3D6D5D2D4D1D0D3",
      INIT_27 => X"CED4D7D0CFCAAD9B98999B9A96949797A3C1CECDCCCFCFD5DCD9CDC9CDCDD0CF",
      INIT_28 => X"DAD9D2D0D2D3CBC2BFC3CFCAA7969696969696989E9EB4D3D4CAC9CFD8D5CBCA",
      INIT_29 => X"CCCBCED2C4A19597979796989A9A9BB6D0D3D3D6D6D4D3D0D1D3D3D2D1CFCDD1",
      INIT_2A => X"BDBBBECAD3C9C0C0CAD1CBC2C2C8D0C4A3989B9D979596989A9AB6D1D6CFC8C9",
      INIT_2B => X"9697A9CBD1CDD4DBD4CFD0D4D0C7C4C8CCCECAC4C5CCCDCBC8CCD2D8D8D3D4C9",
      INIT_2C => X"D1CCCBD2CCC1C3C7C7C7C8C8CCC8C2C5CCCCD2E1DDD0D0CDAF99979696969696",
      INIT_2D => X"9294989AB3CFD2CBC3C5CDCDC8C0C0C8BBA4999C9D9C9B95939799AFCBCDCCD0",
      INIT_2E => X"D2D3D2D2D2D1CFD0D3D3D7D7D1C8CAD5D6CFCDD2D2CBC4C5CAC5A79796969592",
      INIT_2F => X"999D9A9797969296B4D4D8D1CACED0CACBD2C5A497959496979797979AB6D0D1",
      INIT_30 => X"CED1D0CBCCCFD1CFCFD6D4D0D2CBC3BCBDCBD4D3C7BEC6CECDC4C2C9CFD0BE9F",
      INIT_31 => X"D9D9D9D5CCCED2C0A097969493969696969EBED6D6D1D3D4D1D4D5D0CECCD0CE",
      INIT_32 => X"B59E98999B9A979496969EBACDCDCACCCED3DCDBCEC7CACCD0CFCFD3D5CFCBD2",
      INIT_33 => X"CEC4C0C3CFD0B1989697969696979D9FABCCD5CCC9CDD7D5CBC8CDD3D7D2CECD",
      INIT_34 => X"9696979696979A9EA0B2CFD3D2D5D6D5D4D1D0D3D2D2D0CFCED0D8D7D2D0D3D5",
      INIT_35 => X"C3BFC7D1CDC4C1C6CDC7A7999B9D999596979A97AECED9D1C8C9CBCCCDD2CAA8",
      INIT_36 => X"D1DAD4CFCFD3D2C9C4C6CBCECBC3C3CBCDCBC7CBD2D8DAD4D6CFC0BCBCC7D1CC",
      INIT_37 => X"C2C7C7C6C9C9CBC9C3C4CACCD0E0E0D2CFD0B79B9696969696969695A5C8D2CE",
      INIT_38 => X"C7CECEC8C0C0CDD3CEC3BDA7999B9D9C9C98929699A7C7CECECFD3CECBD0CEC2",
      INIT_39 => X"D4D8D8CEC6C9D6D9CDCCD3D1CBC4C5CAC1A497969694929295999DB8D0CFC9C2",
      INIT_3A => X"D7D9D1CBD0CFC9CDD2BF9E96959496979797969DBBD1D2D2D2D2D2D2D1CFD0D3",
      INIT_3B => X"D6D3D0D1CAC2BBC0CED5D1C4C1C9CECCC6C3CBCFCFB79C9A9C98979796959ABB",
      INIT_3C => X"9696939496969696A2C3D6D5D2D4D2CFD3D4CFCDCDD1CECFD1CECBCED0D1CFD2",
      INIT_3D => X"97A4C0CECDCCCFCFD5DCDACEC9CDCDD0CFD1D3D5CECDD4D9D9DAD6CCCFD2BC9E",
      INIT_3E => X"97969696989E9EB4D3D4CAC9CFD8D5CBCACED4D7D0CECAAE9B989A9B9A959397",
      INIT_3F => X"B6D0D3D3D7D6D4D3D0D1D3D3D2D0CFCDD1DAD9D2CFD2D4CBC2BFC3CFCBA89696",
      INIT_40 => X"C5A3989A9C979596989A9AB6D1D5D0C8C9CCCBCED2C4A19597979796979A9A9B",
      INIT_41 => X"C8CCCDC9C4C5CCCDCAC8CCD2D8D8D4D4CABDBBBECAD2C9C0C0CAD1CBC2C2C8D1",
      INIT_42 => X"C6CBCCD1E1DED0D0CDAF999696969696969697A9CCD1CDD3DBD4CFD1D4D0C7C3",
      INIT_43 => X"C0B9A4999C9D9C9B9593979AAFCCCDCCD0D1CCCBD2CCC1C3C7C7C7C8C8CCC8C2",
      INIT_44 => X"CCCED5D2C7B8BAC0B7948282818181808384859EBEC5BFB8BDC9CCC8C0C1C2C2",
      INIT_45 => X"C9B89182807F828485848688A2C1C6C5C6C9CFD3D1CFCFD4D8D9D6D0CACED8D5",
      INIT_46 => X"CBD5D3C6BEC5CBCCBFB3B9C1C3AB898385868684818085A2C5CBC0B9BEC3C2C3",
      INIT_47 => X"89AECCCCC4C8CCCDD2D6D2D0CDD0D1D0D4D0CCCECFD4D3D5D9D4CFD4CDC4BDBF",
      INIT_48 => X"D7E1E0D2CBD0D0CFCDCFD8DBD1CCD6DBD9D5CCC2C1C4B08F84807E7E7F818483",
      INIT_49 => X"BDC9BEBDC8D3D0C9CBCECDCBC7C4C1A78C86848484858586868EADC3C3C0BFC8",
      INIT_4A => X"D0CFD1D4D2D0CCCCD2DAD8D0CFD3D9CFB8B0B7C6C09D84808181848686858498",
      INIT_4B => X"8081849EBFCBC5BBB6B8BEC0C4BB988383838381808183869DBDC5C5C6CAD2D4",
      INIT_4C => X"CECACCCFD5D5D0D9D3C2BEBEC6CFCCC1BEC5CECABAB6BBC1B893828385868381",
      INIT_4D => X"C0A68A848282808081807F91BAC5C0C5D1D2CECCD3D4C9BFC1CAD2CCC0C0C8CE",
      INIT_4E => X"8381828395B9C3C2C5CBC9C8D0CDBFC3C9C7C5C8CBCFC8BFC2CCCBCED7D2C6C2",
      INIT_4F => X"8C828481818181848488A5C0C3BDB9C0CCCDC8C1C0C2C2BFB7AD988788878686",
      INIT_50 => X"84838AAAC4C7C5C6CBD1D3D1CFCFD6D9D9D4CEC8CFD9D6CBCFD4D1C4B8BAC0B0",
      INIT_51 => X"B6BCC3C1A386828487868381828AACC9CCBFB9C0C4C2C3CAB48E817F7F828584",
      INIT_52 => X"D5D2D1CDD1CFD1D4CFCCD0D0D4D2D6D8D2D1D4CBC2BCC1CED6D1C3BFC7CCCABE",
      INIT_53 => X"D2D9DBCFCED8DCDBD6CBC1C1C4AA8B837F7C7E808184838FB4CFCDC5C9CDCDD2",
      INIT_54 => X"CECDCCC6C5BD9B88868484858584868693B5C5C2C1C0C9D8E2DDD0CDD0D1D1CC",
      INIT_55 => X"DCDAD0CFD5D8CAB6B1B8C6BC958180808285868685849EC1C8BDBFCBD5CFC8CC",
      INIT_56 => X"B9BEC2C4B590828383838080828387A4C1C5C5C6CAD0D3D0CFD2D5D3D0CCCED3",
      INIT_57 => X"C0BDC0C9D0C8BFBFC7CDC5B8B7BDC3B38E818486858280818188A7C4CBC4BAB6",
      INIT_58 => X"808096BEC3C0C8D4D4CFCED4D2C5BEC2CCD1CAC0C1C9CECCCACDD1D7D3D1D8CE",
      INIT_59 => X"C9C9CBD2CBC1C6C7C6C6C7CAD0C8BEC3CBCBCFD9D1C4C3BC9D87848283828181",
      INIT_5A => X"818384859DBDC5BFB9BDC9CCC8C0C1C1AB928788878685828082859EBEC3C2C4",
      INIT_5B => X"C5C6C9CFD2D1CFCFD4D8DAD6D0C9CED8D5CCCED5D3C7B8B9C0B7948282818081",
      INIT_5C => X"8384868684818085A2C5CBC0B9BEC3C2C2C9B89282807F828585848588A2C1C6",
      INIT_5D => X"D0D4D0CBCECFD4D3D5DAD4CFD4CEC4BDBFCBD5D3C7BEC4CBCCBFB3B8C1C2AC89",
      INIT_5E => X"DBD9D5CCC2C1C4B18F84807E7E7F80838489ADCCCCC5C8CCCCD2D6D2D0CDD0D0",
      INIT_5F => X"A78C87858484858486868DADC3C3C1BFC7D7E1E0D2CBCFD0CFCDD0D8DBD2CCD6",
      INIT_60 => X"CFB8B0B8C6C19D83808181848686858498BDC9BFBDC8D4D0C9CBCECDCCC7C4C2",
      INIT_61 => X"8383838381808183869DBDC5C5C6CAD2D4D1CFD1D4D3D0CCCDD2DBD8D0CFD3D9",
      INIT_62 => X"C1BEC5CEC9BBB6BCC2B9948283858683808081849EBFCBC4BAB6B8BEC0C4BB99",
      INIT_63 => X"C4D1D2CECCD3D4C9BFC1CAD1CCC0C0C8CECECACCCFD5D5D0D9D3C3BEBFC6CFCC",
      INIT_64 => X"C3C9C6C5C7CBCFC8BFC2CCCBCED7D3C6C2C0A68A848282808081807F91B9C5C0",
      INIT_65 => X"C0CCCDC8C1C0C2C2C0B7AE9888888786868381828395B9C3C2C5CAC9C8D0CDBF",
      INIT_66 => X"D9D9D4CEC9CFD9D7CBCFD4D1C4B8BAC0B08D828481818181838487A4C0C3BDB9",
      INIT_67 => X"C9CCC0B9C0C4C2C3CAB48E817F7F82858484838AA9C4C6C5C6CBD1D3D1CFD0D6",
      INIT_68 => X"D8D2D0D4CBC2BCC1CED6D1C3BFC7CCCABDB6BCC3C0A3868285878683828189AC",
      INIT_69 => X"837F7C7E808184838FB4CFCDC5C8CCCDD2D5D1D1CDD1CFD1D4CFCCD0D0D4D2D6",
      INIT_6A => X"8693B5C4C2C1C0C9D8E1DED0CDD1D1D1CCD2D9DBCFCED8DCDBD6CBC1C1C3AA8B",
      INIT_6B => X"818285868684849EC1C8BCBFCBD5D0C8CBCECDCCC7C4BE9C8886848484858485",
      INIT_6C => X"A4C1C5C6C7CAD1D3D0CFD2D5D3D0CCCDD3DCDAD0CFD4D8CAB6B1B8C6BD968280",
      INIT_6D => X"B38E818386868280808187A7C4CAC4BAB6B9BEC1C4B590828383838180828386",
      INIT_6E => X"C2CCD2CAC0C1C9CECCCACDD1D7D3D1D8CEC0BDC0C8CFC8BFBFC7CCC5B8B7BDC3",
      INIT_6F => X"C2CBCBCFD9D1C4C3BC9E87848283828181808196BFC4C1C8D4D4CECED4D2C5BE",
      INIT_70 => X"B4A9928788878686828082859EBFC3C2C4C8C9CBD2CBC1C6C8C6C6C7CAD0C8BE",
      INIT_71 => X"C8CCD6D5B9969193908D8D8C8B8D8D8D8E8F9091939494939FC2CCCBCBC3A593",
      INIT_72 => X"9694918F8D8E8F90919192939394969796A6C8D1CECFD2D4D7D5D2D1D1D7DDD3",
      INIT_73 => X"CCCECCC7C5C7CBC9AE929093939190908F8F8E8D8D8D8E939597979C9D9FA29B",
      INIT_74 => X"90949D9F9798AFCCD3D5D3D2C9CAD0D0D1CBC9CFD3D5D3D6D9D3D2D8D1C9C6C9",
      INIT_75 => X"D3DFDED2CCD2D1CDC9CFD9DBD4CDD3D7D4B99C9392929492908C8A8B8B8C8F90",
      INIT_76 => X"8E94969AABC5CBCBD8D6B396969C9F978F8F8E8E8E8D8D8F91919193969897B2",
      INIT_77 => X"CED1D1D1D2D1D0D0D3DBD9CFCDD2DCCA9D8D9195928F8E8A8A8C8D8E8E8E9090",
      INIT_78 => X"8B8B8E929395999A95949696939192908F8F8E8E8C8C8E909090949794A4C6D0",
      INIT_79 => X"CCC8CBCED2D4D1DAD8D0CCCACBCBCAC7C6CACFBE9B9295918E908F8C8E908E8B",
      INIT_7A => X"919291918E8D8B8B8C8C8C9096959397A7C3CDCDD3D4CBC2C0C8D1CCC1C0C8CD",
      INIT_7B => X"8C8B8D90918F909599A8BDCACFCEC4C5CBC7C6C7CACFCBC4C6CCCBC6B3A09892",
      INIT_7C => X"8C8C8C8C8D8D8D8E8F909193949494A5C6CCCBCBC0A193918D8C9091918F8F8E",
      INIT_7D => X"9091929394979798B0CED1CED0D2D5D7D5D1D0D1D9DED2C7D0D7D3B59591938F",
      INIT_7E => X"909395919090908F8F8E8D8D8C8F939597989D9DA1A1999694928F8D8E8F9091",
      INIT_7F => X"D5D3D2C9CCCFD0D1CBCBD2D4D5D2D5D7D1D4D9CFC8C6CACECFCBC6C5C8CCC5A5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D3D9DBD1CCD4D9D4B79892929293928F8B8A8B8B8C908F90949F9E9699B7CED3",
      INIT_01 => X"D2AD94969C9D938F8E8E8E8E8D8D8F92919294979799B7D5E0DCCFCDD3D2CEC9",
      INIT_02 => X"DCD8CECDD4DBC49B8E9395928F8D898A8C8D8E8E8E91908F96969DAFC9C9CBDA",
      INIT_03 => X"959696929292908F8F8E8D8C8C8D909091959693A5C8D0D0D2D2D2D3D1CFD0D3",
      INIT_04 => X"CECBCBCBCCC9C6C7CACEB6969394908F918F8C8E908D8B8B8B8F9496969A9994",
      INIT_05 => X"8D8D9096949499AEC7CDCDD3D3C8C1C1CBD1C9C0C1C8CECBC8CDCFD5D2D2DCD5",
      INIT_06 => X"ACC0CBD0CCC3C7CBC8C7C7CBD0CBC4C8CDCAC4B49F9691919291908D8D8C8C8C",
      INIT_07 => X"8E8F8F9091939493939FC2CCCBCBC2A48E919392908E8D8B8B8D90908F91969B",
      INIT_08 => X"9796A6C8D1CED0D2D4D7D5D2D1D0D6DDD4C8CCD6D5BA969093908E8D8C8C8D8D",
      INIT_09 => X"908F908E8D8D8D8E939596979C9D9FA29B9694928F8D8E8F9091919293939496",
      INIT_0A => X"D0D1CBC9CFD3D5D3D5D8D3D2D8D1C9C6C9CCCECBC7C5C7CCCAAE929093939190",
      INIT_0B => X"D8D4B99C9392929492908C8A8B8B8C8F9090949C9F9799B0CCD3D6D3D2C9CAD0",
      INIT_0C => X"978F8F8E8E8E8D8D8F91909093969897B2D2DFDED2CCD2D1CDC9CFD9DBD4CDD3",
      INIT_0D => X"CA9D8D9195928F8E8A8A8B8D8E8E8D90908E94969AABC5CBCBD7D6B396969C9E",
      INIT_0E => X"908F8F8E8E8D8D8E8F9090949794A4C6D0CED1D1D1D2D2D0D0D2DAD9CFCDD1DB",
      INIT_0F => X"C7C7CACFBE9B9295918F908F8C8E908E8B8B8B8E929395989A95949696939192",
      INIT_10 => X"97A6C2CECDD3D4CBC2C0C8D1CCC1C0C8CDCCC8CBCED2D4D2DAD8D0CCCACBCBCA",
      INIT_11 => X"C5CBC7C6C7CACFCBC4C6CCCBC6B4A09892909291918F8D8C8C8C8C8C90969593",
      INIT_12 => X"A5C7CDCBCBC0A193928D8C919291908F8E8C8B8D90908F909599A9BDC9CFCEC4",
      INIT_13 => X"D7D4D1D0D1D9DDD2C7D0D7D3B59591928F8C8C8C8C8D8D8D8E8F909193949493",
      INIT_14 => X"9597989D9DA1A1999694928F8D8E8F90919091929394979798AFCED1CED0D2D5",
      INIT_15 => X"D7D1D4D9CFC8C7CACECFCBC6C5C8CCC5A5909395919090908F8F8E8D8D8C8F93",
      INIT_16 => X"908B8A8B8B8C908F90949F9E9699B7CED4D5D3D2CACCCFD0D0CBCAD2D3D5D2D5",
      INIT_17 => X"91919294979799B7D5E0DCCFCDD3D2CDCAD3DADBD1CCD4D9D4B7989291929392",
      INIT_18 => X"8A8B8D8E8E8D91908F95979DB0C9C9CBDAD3AD94969C9D938F8E8E8E8E8D8D8F",
      INIT_19 => X"9091959694A5C8D0D0D2D1D2D2D1CFD0D3DBD8CECDD4DBC49B8E939592908D89",
      INIT_1A => X"8F908F8C8E908E8B8B8C8F9496969A9994959696929292908F8F8E8D8C8C8D90",
      INIT_1B => X"C0CBD2CAC0C1C8CECBC8CDCFD4D3D2DCD5CECBCBCBCCC9C6C7CBCDB796939490",
      INIT_1C => X"C7CCCAC4B4A09691919291908E8D8D8C8C8D8D9196949399ADC7CDCDD3D3C8C1",
      INIT_1D => X"8C8D929392908E8D8B8B8D90908F92969BACC0CBCFCCC3C7CBC9C7C7CBD0CBC3",
      INIT_1E => X"BFC6D4D3B1898180808B8D8B8B8E8E8E8E8F908B8280818395BECBCBCCC29C81",
      INIT_1F => X"81848F91908F8E8E8F9092948B8083858499C5CECCD1D2D2D3CECED3D7E0E4D1",
      INIT_20 => X"CFCAC6C5C5C7CBC7A58582827F858E8E8E8E8D8C8C8D8F898285898C8B8A8985",
      INIT_21 => X"8E888A8D8686A2C5D0D4D3CDC5C4CCD0CFC6C5CED4D7D2D3D6CECED4D2CCCCCF",
      INIT_22 => X"CAD5D4CCCACECDCAC6CDD6DAD3C9CBD1CFB18C83827D848F8E8C8B8B8A8B8D8E",
      INIT_23 => X"7E7E828594B9C8C8D3D0A480818885868C8C8C8C8D8D8C8B8F8F8480878987A5",
      INIT_24 => X"CCD0CED0D2D2D1D3D6DDDACBC7CCD8C39281838382898D8A8A8C8C8C8D8C8E89",
      INIT_25 => X"8C8C8F8B848285878686868481838E908E8E8E8E8C8B8C918C8081848195BFCC",
      INIT_26 => X"CBC6CACBCBCCCED8D8D5D5D1CECCC9C6C6CACFB99182837F808A8E8D8E8F8D8C",
      INIT_27 => X"7E89908E8C8C8B8C8C8C8D8D8883828493B5C8C7CDD3CBC2BFC5CFCCC1BEC7CD",
      INIT_28 => X"8B8B8C8F8A7E7E83889AB7C7CBCAC0C4CCC8C7C5C7CECBC2C3C7C4BBA28E8881",
      INIT_29 => X"8C8C8B8C8E8E8E8E8F9089818081859CC4CBCBCCBD9480807E7F8B918D8C8C8C",
      INIT_2A => X"909392867D848686A3CBCDCDD2D2D3D3CECED4D9E3E2CCBECAD6D1AA86817F81",
      INIT_2B => X"8282817D878F8F8E8E8D8C8C8E8E8782868A8D8C8A898480849092908E8E8E8F",
      INIT_2C => X"D4D3CCC3C6CDCFCFC6C7D2D5D7D2D2D5CBCFD7D2CCCCCFCFC9C6C5C5C7CBC39D",
      INIT_2D => X"D2D6DAD0C8CDD2CBA78784817D86908F8C8B8B8A8B8D8E8B878B8C8489ACC8D0",
      INIT_2E => X"CA9C7D818684878C8C8C8C8D8D8B8B908F838088888BAFCFD6D3CBCBCFCEC9C7",
      INIT_2F => X"DED8C9C8D1D8BB8D808482838A8C8A8A8C8D8D8D8C8E887E7F838798BFC6C9D6",
      INIT_30 => X"86858380858E8F8E8E8D8C8C8C8D91897F8285829AC5CCCED1CFD2D3D1D1D3D6",
      INIT_31 => X"D3D4D1CECCC8C6C7CACDB28B82827E818C8E8D8E8E8D8C8B8C908C8483858786",
      INIT_32 => X"8D8D8C868382869BBBC7C7CFD2C9C1BFC9D0CABFC0C9CECBC7CBCBCBCBD0DAD6",
      INIT_33 => X"A1BDC8CBC8C0C7CBC8C7C5C9D0CBC2C4C7C3B79C8C867F808C908C8B8C8B8C8C",
      INIT_34 => X"8E8E8F918C8280818494BECBCBCCC29B828E938F8C8B8B8B8B8C8E887E7F848B",
      INIT_35 => X"858398C4CECCD0D2D2D4CECED3D7E0E4D1BFC5D4D3B28A8181808B8D8B8B8D8E",
      INIT_36 => X"8E8E8E8D8C8C8D8F898285898C8B8A898581848E91908F8E8D8F9092948B8083",
      INIT_37 => X"CFCFC6C5CED4D7D2D3D6CECED4D2CCCCCFCECBC6C5C5C7CBC7A58582827F858D",
      INIT_38 => X"D1CFB18C83827D848F8E8C8B8B8A8B8D8E8E88898D8686A2C5D0D4D3CDC5C4CC",
      INIT_39 => X"868C8C8C8C8D8D8C8B8F90847F878988A4C9D6D4CCCACECDCAC5CDD5D9D3C8CB",
      INIT_3A => X"C39281838282898D8B8A8B8C8C8D8C8D897E7E828593B9C8C8D3D0A580818885",
      INIT_3B => X"908E8E8E8D8C8C8D918C8081848194BFCCCCD0CED0D2D2D1D3D6DDDACBC7CCD7",
      INIT_3C => X"C6C7CBCFB99183837F808A8F8D8E8F8E8C8B8C8F8B838284878686868481838D",
      INIT_3D => X"8393B5C8C7CDD3CBC2BEC5CFCCC1BEC7CDCBC6CACBCBCCCED8D8D5D5D1CECCC9",
      INIT_3E => X"C4CCC9C7C5C7CECBC2C3C7C4BAA28E88817E89908E8C8C8C8C8C8C8D8C888383",
      INIT_3F => X"9CC4CBCBCCBE9481817E7F8B918D8C8C8C8B8B8C8F8A7E7E83889AB7C6CACAC0",
      INIT_40 => X"D4CECED3D9E2E2CDBECAD6D1AA86817F818C8C8B8C8E8E8E8E8F908981808184",
      INIT_41 => X"82868A8D8B8A898480849092908E8E8E8F919393867E848686A2CBCDCCD2D2D3",
      INIT_42 => X"D5CBCFD7D2CCCCCFCFCAC6C5C5C7CCC39D8282817D878F8F8E8E8D8C8C8E8E87",
      INIT_43 => X"8F8C8B8B8A8B8D8E8B878C8C8489ACC8D0D4D3CCC3C5CCCFCFC6C7D2D5D7D2D2",
      INIT_44 => X"8F8F838088888BAFCFD6D3CBCBCFCEC9C7D2D6DAD0C9CDD2CBA78783817D8690",
      INIT_45 => X"8B8C8C8D8D8C8E887E7F838799BFC7C9D6CB9C7E818684878D8C8C8C8D8D8B8B",
      INIT_46 => X"897E82858299C4CCCED1CFD2D3D1D1D3D6DED8C9C8D1D9BC8E808482838A8C8A",
      INIT_47 => X"818C8E8D8E8E8E8C8B8C908C848285878686858381858E8F8E8E8D8D8C8B8D91",
      INIT_48 => X"BFC9D0CABFC0C9CECBC7CBCBCBCBCFD9D6D4D4D0CECCC8C6C7CBCDB28B82827E",
      INIT_49 => X"C4C7C2B79C8C867F808B908D8B8C8C8C8C8C8D8C868382859ABAC7C7CFD3C9C1",
      INIT_4A => X"7D818E938F8B8B8B8B8B8C8F887E80848BA1BCC8CBC8C0C7CCC8C7C5C9CFCBC3",
      INIT_4B => X"A1A3ADAB9E8F8B89868B8C8D8C8C8D8C8B8B8C8A86898A8C93A4AAAAABA6968A",
      INIT_4C => X"87898D8E8D8B8B8A8B8E91908C898B89858FA5ABABADADACACB1C6D4D6DAD6BB",
      INIT_4D => X"CECEC5B1A7A9ABA7988C8B8986878A8A8B8C8B8B8B8D8F888183858485868787",
      INIT_4E => X"8A898D8F8C8B9CABAFAEADB5C7C8CCCED0CDCDD3D4D6D0CFC9B4AEADADB3C3C9",
      INIT_4F => X"AEB3B1AEACA9B2CBD1CED3D4BFAEAFB2B2A590898885868B8B8B8B8A898A8A8B",
      INIT_50 => X"8584888B91A0A5A6AAAA9685858988868A8A8B8C8B8A8B8C8B8E898688858599",
      INIT_51 => X"ABABAAABB0C4D3D6D3D0C8B4ACADADA4918A8B8A8B8E8D8B8A8B8C8B8B8B8B89",
      INIT_52 => X"8B8C8E897F7E828485898B8988898B8C8B8B8C8B8A8A8E918F898784818CA3AB",
      INIT_53 => X"CBC7C7BBAEAEAFB0B0BDC8C8CDCFBEA9A7A9AAA1938B8987888A8B8B8C8C8B8B",
      INIT_54 => X"868A8D8C8B8B8B8B8A8B8B8C8A87868A95A5ADAAA7B0BDC8C8C9CFCEC7C5CACD",
      INIT_55 => X"8B8B8B8D8E8887898995A6ADAEA9A3A7AAB7CACDCBCEC3A9A6AAA7A39B908A86",
      INIT_56 => X"8C8C8E8D8C8D8C8B8C8C898789898C97A7AAAAAAA3928A8986868A8C8A898A8A",
      INIT_57 => X"8F90908A888B888591A6AAABADADACACB4C9D5D6DBD5B69FA6ADAB9A8D8B8787",
      INIT_58 => X"8B8A8986888B8A8B8C8B8B8B8D8E86818485848686878686888E8E8C8B8B8B8C",
      INIT_59 => X"AEADB9C9CBCDCED0CDCED5D5D7D1CEC4B0ADADACB5C5CACECEC3AEA7A9ABA696",
      INIT_5A => X"CFD3D3BFB0AFB2B09F8D898884878B8B8B8A89898A8A8B89898E8F8B8EA1ACAF",
      INIT_5B => X"A79384868A8686898B8B8B8B8A8B8C8D8D8787888487A0B1B3B0AEACAAB8CFD1",
      INIT_5C => X"D0C5B1ADAEADA18F8A8B8A8C8E8D8B8A8B8C8B8B8B8A888585898C93A3A4A7AB",
      INIT_5D => X"888A8988878B8C8B8B8B8B8A8B8E908E898785818EA6ABABACABADB1C6D5D6D1",
      INIT_5E => X"C0C8C8CECEB8A7A8AAA99E908B8986878A8B8B8C8C8B8B8C8D8F887E7F838485",
      INIT_5F => X"8A8B8C8986868A99A9AEA8A9B3C1C9C8CACFCDC7C6CCCECBC8C5B6ADADAFB0B2",
      INIT_60 => X"9AA9ADAFACA6A8ACBCCCCBCBCFBEA5A6ABA5A1978F8986878B8C8B8A8B8B8B8A",
      INIT_61 => X"8C8B8B8D8A86898A8C93A4AAAAABA695888B8C8A898A8B8B8B8B8E8D8888888B",
      INIT_62 => X"88858EA5AAABADADABACB1C5D4D6DAD7BCA2A3ADAB9E8F8B89868B8C8D8D8C8D",
      INIT_63 => X"8A8B8C8B8B8B8D8F88818385848586868787898D8E8D8B8B8A8B8F91908C898B",
      INIT_64 => X"CED0CCCDD3D4D6D0CEC9B4AEADADB2C2C9CECFC5B1A7A9ABA7998C8B8A86878B",
      INIT_65 => X"B2B2A590898885868B8A8B8A8989898A8B8A898D908C8C9CABAEAEADB5C7C8CC",
      INIT_66 => X"86898A8B8C8B8B8B8C8C8E898688858598AEB3B1AEACAAB3CBD1CED2D4BFAEAF",
      INIT_67 => X"A4918A8B8B8B8D8E8B8A8B8B8B8B8B8B898684888B91A0A5A6AAA99685858988",
      INIT_68 => X"8D8B8B8B8A8A8A8E908F8A8784818CA3ABABABAAABB0C3D3D6D3D1C8B5ADADAD",
      INIT_69 => X"A9A7A9AAA1938B8987878A8B8B8C8C8B8B8B8C8E887F7E828484888B8988888B",
      INIT_6A => X"8995A5ADA9A7B0BCC8C9C9CFCEC7C5CACDCBC7C7BBAEADAFB0B0BDC8C8CDD0BE",
      INIT_6B => X"A7ABB6CACDCBCDC3AAA7AAA7A29B908A86868A8D8C8B8B8B8B8A8B8B8C8B8786",
      INIT_6C => X"97A7AAAAAAA3928A898786898C8A898A8B8B8B8A8D8E8887898995A6ADAEA9A3",
      INIT_6D => X"ACB3C9D5D6DBD5B69FA6ADAA9B8D8B88878C8C8E8D8C8D8C8B8C8C898789898C",
      INIT_6E => X"818485848586878686888D8E8C8B8B8B8C8F90908A898B888591A6AAABADADAC",
      INIT_6F => X"C4B0ADADACB5C5CACECEC3AEA8A9ABA6968B8A8986888B8A8B8C8B8B8B8D8E86",
      INIT_70 => X"8B8B8A89898A8B8B898A8E8F8B8EA0ACAFAEAEB9C9CBCCCED0CDCED4D4D7D1CE",
      INIT_71 => X"8D8D87878884879FB1B2B0AEACAAB8CFD1CFD4D3BFB0AFB2B09F8D898884878B",
      INIT_72 => X"8B8B8C8B8B8B8B888485898C94A3A5A7ABA79384868986868A8A8B8B8B8A8B8C",
      INIT_73 => X"8E888785828EA6ABAAABACADB2C5D5D6D1D0C5B1ADAEADA18F8A8B8B8C8E8D8B",
      INIT_74 => X"878A8B8B8C8C8B8B8C8D8F887E7F838485888A8988878B8C8B8B8B8B8A8A8E90",
      INIT_75 => X"C8CACFCDC7C6CBCECBC8C5B6ADADAFB0B1C0C8C8CECEB7A7A8AAA99E908B8986",
      INIT_76 => X"A5ABA5A1978F8986878B8D8B8A8B8B8B8A8A8B8C8986868A99A9ADA8A9B3C0C9",
      INIT_77 => X"85878B8C8A89898B8B8A8B8E8D8789898B9AA9ADAEACA6A8ACBCCCCBCBCFBEA5",
      INIT_78 => X"898384848A919391909090918F8E8D8C8C8A8B8C8D9091939087858584878F92",
      INIT_79 => X"8D8E8E8C8B8B8B8A8A8B8E8F9094948D8684858786888A888693B9CECBC8C0A3",
      INIT_7A => X"C9D0C59E878887868C9393918F8C8B8B8C8C8C8C8E8F91897E808583858A8C8C",
      INIT_7B => X"8B8C90908F91918D8C87879DC6D2CFCECFD0D1D2D1D0C9C6B49389878694B2BE",
      INIT_7C => X"91928E8C8A8495C4D0C9CAC7A99493929291908E8F8E8D8C8B8C8B8B8B8B8C8C",
      INIT_7D => X"8B8E9293938A82848585898D8D908E8A8A8A8C8D8D8C8C8E8E9191908A807F87",
      INIT_7E => X"868686868CABCDD1C9BEB29B8E8A85868D929393949392928E8C8D8E8D8D8C8A",
      INIT_7F => X"8D8F8F89817E8082848C908E8E8D8B8A8B8A8A8B8C8C8F909395908885848686",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_01 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_08 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_15 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0D0CFCFCFCFCFCFCFCDCDCDCDCDCDCD",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"D1D1D1D1D0CFCFCFCFCFCFCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D1D1D1",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_22 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_25 => X"CFCFCFCFCFCFD0D0D1D1D1D1D1D1D1D0D0CFCFCFCFCFCECECFCFCFCFCFCFCFCF",
      INIT_26 => X"CFCFCFCFCFD0D0D0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"CFCFCFCFCFD0D0D0D0D0CFCFD0CFCFCFCDCDCDCDCDCDCDCDCDCDCDCECFCFD0CF",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCECECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D1D1D1D1D1D1D0D0D0CFCFCF",
      INIT_2C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_30 => X"D1D1D1D1D1D0D0D0CFCFCFCFCFCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D1",
      INIT_32 => X"D0D0D0CFCFD0D0CFCFCFCECDCDCDCDCDCDCDCECFD0D0CFCFCFCFCFCFD0D1D0CF",
      INIT_33 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_34 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFD0D0D1D1D1D1D1D1D1D1D0CFCFCFCFCFCFCECFCFCF",
      INIT_37 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3B => X"D0CFCFCFCFCFCFCECECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D1D1D1D1D1D1",
      INIT_3D => X"CFCDCDCDCDCDCDCDCDCDCDCDCECFCFD0CFCFCFCFCFCFD0D1D1D0CFCFCFCFCFCF",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0D0D0CFCFD0CFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_41 => X"CFCFCFD0D1D1D1D1D1D1D1D0D0CFCFCFCFCFCECECFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_42 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_44 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D1D1D1D1D1D1D0D0D0CFCFCFCFCFCECF",
      INIT_48 => X"CDCDCDCFCFD0D0CFCFCECFCFCFD0D1D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"CFCFCFCFCFCFCFCFD0D0D0D0D0D0D0D1D0CFCFCFCFD0D0D0D0CECDCDCDCDCDCD",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"D1D1D2D2D1D0D0D0CFCECDCBCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCDCECFD0D0D1D1D1D1",
      INIT_4E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_52 => X"CDCDCDCECFD0D0D0D1D1D1D1D1D2D2D1D1D0D0CFCECECBCCCECFCFCFCFCFCFCF",
      INIT_53 => X"CDCDCDCED0D1D2D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCE",
      INIT_54 => X"D0D0D0D0D0D0D0D0D0CFCFCFD0D0D1D0CDCDCDCDCDCDCDCDCDCDCDCFD0D0D0CF",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0",
      INIT_56 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CECCCACDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCED0D0D1D1D1D1D1D1D1D2D2D2D0D0D0CE",
      INIT_59 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"D1D1D1D1D2D2D1D0D0D0CFCECDCBCCCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCDCECFD0D0D1D1",
      INIT_5F => X"D0D0CFCFCFCFD0D0D1D0CECDCDCDCDCDCDCDCFD1D1D0CECDCDCDCED0D2D3D2D0",
      INIT_60 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0D0D0D0D0",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_62 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFCFCDCDCDCDCECFD0D1D1D1D1D1D1D1D2D2D1D0D0D0CECECDCBCDCFCF",
      INIT_64 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_66 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"D1D1D0D0CFCECDCBCCCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCDCDCFD0D0D1D1D1D1D1D1D2D2",
      INIT_6A => X"D0CECDCDCDCDCDCDCDCDCDCDCED0D0D0CFCDCDCCCDD0D1D2D2D0CFCFCFCFCFCF",
      INIT_6B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0D0D0D0D0D0D0CFCFCFD0D0D1",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6E => X"CECFD0D0D1D1D1D1D1D1D2D2D1D0D0D0CFCECCCBCDCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCD",
      INIT_70 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_71 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_72 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_74 => X"CFCFCFCFCFCFCFCECDCDCDCECFD0D0D1D1D1D1D1D1D2D2D2D0D0D0CFCECDCBCB",
      INIT_75 => X"CDCDCECFD0D1D0CECDCCCDCED0D2D3D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_76 => X"CFCFCFCFCFCFCFCFCFCFD0D0CFCCCCCECED0D0D0D0D0D0D0D0D1D3D3D3D3D3D3",
      INIT_77 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_78 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_79 => X"CCCCCDCECDCECECECDCDCDCBCCCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCDCECECDCCCCCCCCCC",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"CDCDCDCDCECECCCCCCCBCBCBCCCCCECECDCECECDCDCDCBCBCECFCFCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C5C0BDA68F8B8B888CA2B6BCCACFB18C85858589919494918F8B8B8B8C8C8C8C",
      INIT_01 => X"908F8D8C8B8B8C8C8C8C8D8E8E8C8A8E928F8D898389AACACBC9CCCCC9C8C7C8",
      INIT_02 => X"8C8B8C8E9192929087898C8C8C88858688A4C5CECAC9B893888B8A8B91928D8C",
      INIT_03 => X"909091908F8D8C8B8A8B8E8E9091928E86858584889092908E8C8C8B8B8A8A8B",
      INIT_04 => X"8C8E8E9194938B8583848686888A878798C0CEC9C7BFA1868384858B92939190",
      INIT_05 => X"9493908E8C8B8A8B8C8C8C8E8F8F857D818583878B8C8C8D8E8D8B8B8B8A8A8B",
      INIT_06 => X"8989A2C9D1CECFD0D0D1D2D1CFC8C2AB8E8986869BB5BFCAD0C097878886868E",
      INIT_07 => X"C8CAC3A4949392918F908F8F8E8D8C8C8C8B8B8B8C8C8B8B8D90908F918F8D8C",
      INIT_08 => X"85898D8E908D8A8A8B8C8E8D8C8D8E8F9190908980808A92918D8C89849DCBD2",
      INIT_09 => X"BCAE978D89848890939393949393918C8C8E8D8D8D8A8A8C8F92939187828585",
      INIT_0A => X"8E908E8F8C8A898A8A8A8C8C8D8E8E93948E8785848686868788868DB3D0D0C5",
      INIT_0B => X"A9B8BECCCCA6888685858B939593908E8A8B8B8C8C8C8D8F908F867F7E818286",
      INIT_0C => X"8D8D8E8D8B8A8F92929087838DB3CCCACACDCCCBC8C8C8C5C1B79D8C8A8B8990",
      INIT_0D => X"8A8C8C8C8987868CAEC8CAC9C9B18D888C898B92938C8D908F8D8C8B8B8B8C8C",
      INIT_0E => X"8C8B8A8B8C8D8F91939187858584878E8D8B8A8B8A8A8B8C8B8C8F9292928E86",
      INIT_0F => X"8D8684858686888A888692B8CECCC9C0A38983848489919391909190918F8E8D",
      INIT_10 => X"8B8B8C8C8C8E8F92897E808583848A8C8C8D8F8E8C8B8B8A8A8B8B8E8F909394",
      INIT_11 => X"CECFD0D1D2D2D0C9C6B49389868594B2BDC9D0C59F878887868C9393918F8C8C",
      INIT_12 => X"929291908E8F8E8D8D8B8C8B8B8B8C8C8C8B8D90908F91918D8C87879CC6D1CF",
      INIT_13 => X"8A8A8B8C8D8D8C8C8E8E9191908A807F8791928E8C8A8395C4D0C9C9C7A99393",
      INIT_14 => X"868D929393939392928E8C8D8E8D8D8C8A8B8E9193938A82848685898D8D908F",
      INIT_15 => X"8A8B8A8A8B8B8C8F8F9395908985858586868686868CABCCD1C9BEB29C8E8A85",
      INIT_16 => X"8C85858589919494918F8B8B8B8C8C8C8C8D8F8F89817E8082848C908E8E8D8B",
      INIT_17 => X"8E92908D898389AAC9CBC9CCCCC9C8C8C8C5C0BDA78E8B8B888CA2B6BCCAD0B1",
      INIT_18 => X"8689A4C5CECAC9B894888B8A8A91928D8C908F8D8C8B8B8B8C8C8C8D8E8E8C8A",
      INIT_19 => X"8E86858584899092908E8C8C8B8B8B8A8B8C8B8C8E9192929087898D8C8C8885",
      INIT_1A => X"8698C0CEC9C7BFA0868384858B92939190909091908F8D8B8B8A8B8D8E909191",
      INIT_1B => X"7D818583868B8C8B8D8E8D8C8B8B8A8A8B8B8E8F9194938B8583848686888A87",
      INIT_1C => X"AC8E8886869AB4BFCAD0C097878886868E9493918E8C8B8A8A8B8C8C8E8F9085",
      INIT_1D => X"8C8C8B8B8B8C8C8B8B8D90908F918F8D8C8989A2C9D1CECED0D0D1D2D1CFC8C3",
      INIT_1E => X"8F9190908980808A92918D8C89849DCAD2C9CAC3A49493929190908F8F8E8D8C",
      INIT_1F => X"8D8C8E8D8D8D8A8A8B8F9293918782858585898D8E908D8A8A8A8C8D8C8B8D8E",
      INIT_20 => X"92948E8785848586868788868DB2D0D0C5BCAE978D8984889093939393939291",
      INIT_21 => X"8D8A8B8B8C8C8C8D8E8F8F877F7D8182868E908E8F8C8A8A8B8A8A8C8C8D8E8E",
      INIT_22 => X"CACACDCCCAC8C8C8C5C1B79D8D8B8C8A90A9B8BECCCCA6888685858B93959390",
      INIT_23 => X"888C898B92938C8D908E8D8B8B8B8B8C8C8D8D8E8D8B8A8F91919087838CB2CC",
      INIT_24 => X"8D8C8B8A8B8B8A8B8C8B8C8F9292928E868A8D8C8C8987868CAEC7C9C8C9B18D",
      INIT_25 => X"8E888687868585868788898988878A8D8B8B8C8D8F908D87888A898A88888D8F",
      INIT_26 => X"8B8C8C8C8C8C8B8A8C8D8986888B8C8D8D8C8B8C8C8D8C8D8C8E9CA5AAA9A599",
      INIT_27 => X"A4A8A5938686858487898B8F8F8D8D8C8C8D8F91918A88888A8C8D8B8A8B8A8A",
      INIT_28 => X"8C8B8B8B8A8B8C8D8E8C8C909EAEC5CFC7B1A6A9A8A4A3A69C8C878A8D939CA0",
      INIT_29 => X"8F8E8C8B8B888DA0A4A1A1A2978D88868788898C8F908F8E8E8D8D8E8E8E8F8E",
      INIT_2A => X"8D8D8B898C8D8B8A8A888A8C8D8E8D8B8B8D8E8F90919089858788898A88868B",
      INIT_2B => X"8D8C8B8C8D98A6A9A8A49D958D88878786858789898A8C8C87848A9292908E8C",
      INIT_2C => X"8F8C8A898B898A89898D8E8B8B8A8A8A8B8B8B8D8D8B87878A8B8C8E8E8E8E8E",
      INIT_2D => X"A09C9E978A868A8C8E96A4A7AAAC9A8885848284898A8C93918D8C8B8D8D8E8F",
      INIT_2E => X"90908F8D8C8C8C8D8E8E8F8F8C88868A908F8E8A868798A4A4B7CCC4ABA1A0A2",
      INIT_2F => X"8F8F8B85878A8A8A88898D8E8D8C8C8C8D99A2A2A1A19C918E8D8B8A8D8D8A8C",
      INIT_30 => X"89898988878A8C8C8B8C8E8F908B8689898A8A87898E8E8D8D8C8B8B8D8E8C8D",
      INIT_31 => X"8C8785898B8B8D8E8C8B8B8C8C8D8D8B919EA7AAA9A3978C8787868685858688",
      INIT_32 => X"898B8F8E8D8D8C8C8E8F90908A88888A8C8D8A8B8B8A8A8B8C8B8C8C8C8B8B8D",
      INIT_33 => X"8C8D94A1B1C8D0C3ACA6A9A7A4A6A59889878C8D929AA1A5A8A28E8686848488",
      INIT_34 => X"A1A1A0928B878787888B8D8F8F8F8E8E8E8D8E8E8E8F8E8C8B8B8B8A8B8C8D8E",
      INIT_35 => X"888B8C8D8E8C8B8C8D8E8F90918F878588888A8A88878C8F8E8B8B8B8890A1A4",
      INIT_36 => X"A29B938D88878786858889898B8C8A86858C92918F8D8B8C8D8A8A8C8C8B8A89",
      INIT_37 => X"8F8D8B8B8A8A8A8B8A8C8D8D8A86878A8B8B8E8E8E8D8C8C8C8C8C8E9BA8A9A7",
      INIT_38 => X"99A6A7ABAA9586858382858A8A8D93908C8B8C8D8E8F90918C8A8A8A898A898A",
      INIT_39 => X"8F8F8E8B87868C908F8E8985899CA4A6BCCCBDA7A0A1A29F9D9F9489878B8D8F",
      INIT_3A => X"8A8D8E8D8C8C8C8E9CA3A1A0A19A8F8D8C8A8A8D8C8A8C90908E8D8C8C8D8E8E",
      INIT_3B => X"8D8B8B8C8D8F908D87888A8A8B88888D8C8B8B8D8D8C8E8F8F898588898A8A88",
      INIT_3C => X"8D8E8C8B8C8C8D8C8D8C8E9CA5AAA9A5998D8886878685858687898989888789",
      INIT_3D => X"8C8C8D8F91918A88888A8B8D8C8A8B8A8A8B8C8C8C8C8C8B8A8C8D8986888B8C",
      INIT_3E => X"D0C8B1A6A9A8A4A3A69D8C878A8D939C9FA4A8A5938686848488898B8F8F8D8D",
      INIT_3F => X"8687888A8C8F908F8E8E8E8D8E8E8E8F8E8C8B8B8B8A8B8C8D8E8C8C909EADC5",
      INIT_40 => X"8B8C8D8E8E90919089848788898A88868B8F8E8C8B8B888DA0A5A1A0A1978C88",
      INIT_41 => X"87868587898A8A8C8C87848A9292908F8C8D8D8B898C8D8B8A8A888A8C8D8E8D",
      INIT_42 => X"8A8B8B8C8D8E8B87868A8B8C8E8F8E8E8E8D8C8B8C8D97A6A9A7A49E968D8787",
      INIT_43 => X"888583828489898C93928D8B8B8D8D8E8F8F8C8A8A8A898A8A898D8D8B8A8A89",
      INIT_44 => X"8A90908E8A858797A4A4B6CCC4ABA1A0A1A09C9E978A86898C8E96A4A7AAAC9A",
      INIT_45 => X"8C8E99A2A2A1A19C918E8D8A898D8D8A8C90908E8D8C8C8C8D8E8E8F8F8C8886",
      INIT_46 => X"89898A8A87898E8E8D8D8C8B8B8D8E8C8D8F908B85878A8A8A88898D8E8D8C8C",
      INIT_47 => X"8B909FA7AAA9A4968C888787868585868889898988878A8C8C8B8C8E8F908B86",
      INIT_48 => X"8A8C8D8B8B8B8A8A8C8C8B8C8C8C8B8B8D8C8786898B8B8D8D8C8B8B8C8C8D8D",
      INIT_49 => X"9889878B8D919AA0A5A8A28E8686848488898C908E8D8D8C8C8E8F90908A8888",
      INIT_4A => X"8E8E8D8E8E8E8F8E8C8B8B8B8A8B8C8D8E8C8D94A1B1C8D0C3ACA6A9A7A3A6A5",
      INIT_4B => X"8588898A8A88878C8F8E8B8B8B8890A1A5A0A1A0938B878787888A8D908F8F8E",
      INIT_4C => X"86848C91918F8D8B8D8D8A8A8C8C8B8A8A888B8C8D8E8C8B8C8D8E8F90918F87",
      INIT_4D => X"8A8B8B8D8F8E8D8C8C8C8C8C8E9BA7A9A7A29A938D888787868587898A8B8C8B",
      INIT_4E => X"908C8B8C8D8E8F90918C8A898A898A898A8F8D8A8A8A8A8A8B8A8B8D8E8A8687",
      INIT_4F => X"A5BBCDBDA7A0A1A2A09D9F9589878B8D8F99A5A7ABAA9486858382858A8A8D93",
      INIT_50 => X"8D8C898A8D8D8A8C90908E8D8C8C8C8E8E8F908E8B88868C908F8E8985899CA4",
      INIT_51 => X"8C8B8A8B8D8D8C8D908F898588898A89888A8D8E8D8C8C8C8E9CA2A1A0A19A8F",
      INIT_52 => X"95918E90887D7B7C7E7F7F7F7E7F889190908F9090938A7D838F90908F8D8D8D",
      INIT_53 => X"8A8A8B8C8D8D8F919191847D808081899192929090928F8F919186858A8A888E",
      INIT_54 => X"8486878B898785848380868F8F90908F8E8D8F9292857E8793939292908D8B8B",
      INIT_55 => X"8D8B8A89898A8B8F9291918A7E8FC0D5C4978186858182898C8D8C8F93908582",
      INIT_56 => X"928F8C8E918F8A81807F7E82878783828386898C8E908F8E8E8F8F8F8E8E8F8F",
      INIT_57 => X"8F8D8580858F9392918E8D8C8A8B8C8C8E8F9192949593877E7E7D808A8F8C90",
      INIT_58 => X"918F8D8F908A848688858993928D9190837D7F7F808081817D7C86939592918F",
      INIT_59 => X"9187808993939291908E8C8A8A8A8A8C8D8E8F90908B7E7F8080869294949392",
      INIT_5A => X"8280858F908B8C9091898B8E888785838384817F807E849294918F8E8E8D8E91",
      INIT_5B => X"8F8F8F8E8C8C8D8D8E8E8F8F8B8685898F93928D898B8B8685A9D0BD8C7F7F80",
      INIT_5C => X"9394897F7F8080838C8E919291908F8F918A83807F7F8492959391908C8A8A8C",
      INIT_5D => X"7F7F7F7E808B91908F8E8F9192867D869090908F8D8D8C8B8B8B8B8C8F909091",
      INIT_5E => X"8F817E807F828B9292928F8F918F8F908F85878B89899195908F8F857C7B7C7D",
      INIT_5F => X"8088908E90908E8E8E8E918F82808B949392928F8C8B8B8A8A8B8D8E8D909191",
      INIT_60 => X"9192887D96C7D5BC8F81868481848A8C8E8D90948E82828687888B8986858482",
      INIT_61 => X"807E848886828284878A8D8F8F8F8E8E8E8E8E8E8E8F8F8D8B8A8989898C8F92",
      INIT_62 => X"8D8D8B8A8B8C8C8E909293949591847E7D7D818C8E8C91928E8C8F908E898180",
      INIT_63 => X"868B93918E928D807C7F7F808082807D7D8A949492918F8F8C83808791949290",
      INIT_64 => X"8E8B8A8B8A8A8C8D8E909190877D7F8080869194949391918F8E8F9089858787",
      INIT_65 => X"898B8C8B87858383817F80807D869293928F8E8E8E90929185828C9392929190",
      INIT_66 => X"8F908E8A85858B9093918C888C8A8588B0CFB0857E808181818992908B8D9190",
      INIT_67 => X"8F929291908F90918882807F7F87939692918F8B8A898C8F8F8E8E8C8C8D8E8E",
      INIT_68 => X"9090908F8F90938A7D828E91908F8D8D8B8B8C8E9090929393887F7F8080858D",
      INIT_69 => X"889292928F90928F8F919186858B8A888E95918E8F887D7B7C7E7F7F7F7F7F87",
      INIT_6A => X"8F8E8E8F9292857E8893949293908D8B8B8A8A8B8C8D8D8F919291857D808081",
      INIT_6B => X"D5C5988086858182898C8D8C8F939085828486878B898785848380868F8F9090",
      INIT_6C => X"828386898C8F908F8E8E8E8F8E8E8E8F8F8D8B8A8A89898B8F9291918A7F8FBF",
      INIT_6D => X"8C8D8F9192949593877E7D7D80898E8C90938F8C8E91908981807F7E82878683",
      INIT_6E => X"90827C7F7F7F8081817D7C86939592928F8F8D8580848F9492918E8C8C8B8B8B",
      INIT_6F => X"8C8D8E8F91918B7F7F808086919494939291908E8F908B858687858992918E91",
      INIT_70 => X"838383817F807E839194918F8E8F8D8E919187818993929291908F8C8A8A8A8A",
      INIT_71 => X"899093928D888B8B8685A9CFBD8C7E7F808280858F918B8C90918A8B8F888786",
      INIT_72 => X"8F918A83807F7F85929593918F8C8A8A8C8E8F8F8E8D8C8D8E8E8E8F8F8C8685",
      INIT_73 => X"869090908F8D8D8C8B8B8B8A8C8F9091919394897F7F7F7F838C8E919291908F",
      INIT_74 => X"908F86878B89899095918F8F857C7B7C7D7E7F7F7E808B90908F8F8F9192877D",
      INIT_75 => X"949392928F8C8B8B8A8A8B8D8D8D9091918F817E807F828B9292928E8F918F90",
      INIT_76 => X"8C8E8D90948E82828587888B88868584828088908F90908E8E8E8E918F827F8B",
      INIT_77 => X"8E8F8E8E8E8E8F8F8D8B8A8989898C8F929191887D96C7D5BC8F80868481848A",
      INIT_78 => X"7E7D7D818C8F8C91928E8C8F918E8982807F7E848886828284878A8D908F8F8E",
      INIT_79 => X"7D7D8A959492918F8F8C838086919391908D8C8C8A8B8C8C8E8F919394969183",
      INIT_7A => X"8080869195949291918F8E909088858787868B93918E928D807D7F7F80808280",
      INIT_7B => X"9392908E8E8E90919184818C93929291908E8B8A8B8A8A8C8D8E909190877D7F",
      INIT_7C => X"87B0D0B0857F8081818188928F8B8D9190898B8C8B8785838382807F807D8693",
      INIT_7D => X"9692908F8B8A898C8F8F8E8D8C8C8D8E8E8F908E8A85858B9193918C898C8A85",
      INIT_7E => X"8B8B8A8D8F9090929393887F7F8080858D8F929291908E8F918882807F7F8793",
      INIT_7F => X"908F8D8E8A8483838382828282858B8F8D8D8D8F91948B7F828D8D8C8D8C8B8C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8C8B8B8D8D8B8D91908D888484838489908E8C8C8B8B8A898C908A8786828289",
      INIT_01 => X"82858888888786858686888C8C8C8C8C8C8C8C8F91857D8690908F8E8E908F8E",
      INIT_02 => X"8E8E8C8A8A8A8B8C8F9191897C8AB4C5B58F8084858282868A8C8D8F918D8380",
      INIT_03 => X"8F88868B908F8B86868583878985817F80868C90908D8C8C8C8D8E8E8E8D8D8D",
      INIT_04 => X"8F8F8880828E91908F8B8A8B89898B8D8F8D8D8D8E8F8E8B868481838A8D8B8E",
      INIT_05 => X"8B8B89898B878388888486898A8C8F8F89868584838384858382868E91908C8C",
      INIT_06 => X"91867F8790908E8F918E8C8C8C8C8D8F8E8C8D8E8D8A84838384878F908D8D8C",
      INIT_07 => X"82828590928C8A8C8C87878B8A888583848786848483868E8F8E8D8C8B8A8B8F",
      INIT_08 => X"8F8D8C8B8B8A8A8B8C8D8D8E8D89898B90929089858B8B87849FBCB08F848382",
      INIT_09 => X"8F8E8885858382868B8C8C8C8C8C8B8C8D8883848485888F908E8B8A8B8B8C8E",
      INIT_0A => X"82828283878D8E8D8D8C8F9293887F858E8E8C8D8B8A8B8B8A8A8B8D8F8E8D8E",
      INIT_0B => X"8C86848384868B918F8E8C8A8B8A898D918A878580838B908E8E8E8984838382",
      INIT_0C => X"86898C8B8D8C8C8D8B8B8F8F807D8A918F8F8E8F908F8D8B8B8B8D8D8B8E918F",
      INIT_0D => X"9290867B8FB8C3AF8C8086848283868B8E8D8F928C8180838688898787868586",
      INIT_0E => X"8482888884807F81888D90908D8D8C8C8D8E8E8E8D8C8D8E8E8C8A8A8A8B8D90",
      INIT_0F => X"8A8B8B898A8B8D8F8F8E8F8E8F8E89858381848C8C8B8F8F88878D908E8A8686",
      INIT_10 => X"8586898B8D908E888685848384858582828890918F8C8C908F8480848F91918E",
      INIT_11 => X"8E8C8D8C8C8E8F8D8B8D8E8C8783838384878F908E8D8B8B8B898A8C87858888",
      INIT_12 => X"8687898B878583858685858483878E8E8E8E8C8B8B8C908F83818A918F8E8F91",
      INIT_13 => X"8D8D8E8C89898C91928E87858B8B8687A7BCA88A83828282828590908B8A8D8B",
      INIT_14 => X"8C8D8C8C8B8B8C8E89848485858A90908F8B898B8C8B8E8E8D8C8B8B8A8A8B8C",
      INIT_15 => X"8E8D8D8D8E91948B80828D8D8C8D8B8B8A8B8D8E8D8E8F8F8E8A86848282858B",
      INIT_16 => X"89908E8D8C8B8C8A898C918B8786818189908F8D8E8A8483838382828282858B",
      INIT_17 => X"8C8D8C8C8F91857D8691908F8F8F908F8D8B8B8B8C8D8B8D91908E8884848385",
      INIT_18 => X"C5B5908084858282868A8C8D8F918D838082858889888787858686888D8D8D8C",
      INIT_19 => X"8080868C90908D8C8C8B8D8E8E8E8D8C8D8E8E8C8A8A8A8B8C8F9191897D8AB4",
      INIT_1A => X"8D8F8D8D8E8E8F8E8B868381838A8D8B8E8F88868B90908B8686858387888581",
      INIT_1B => X"8F89868584838384858382878E91908D8C8F8F8880828E91908F8B8B8B89898B",
      INIT_1C => X"8F8E8C8D8E8D8A84838384878E908E8D8C8B8B89898B878387888585898A8D8F",
      INIT_1D => X"83848786858483868D8F8E8D8C8B8A8B8F90867F8791908F8F918F8C8B8C8D8D",
      INIT_1E => X"8B90928F89858B8C87849FBBB08F84838182838590928C8A8C8C87878B8A8886",
      INIT_1F => X"8B8D8984848585888F908E8B898B8B8C8E8E8D8C8C8B8A8A8B8C8D8D8E8D8989",
      INIT_20 => X"848D8D8C8D8C8A8B8B8A8A8A8D8F8E8D8E8F8E8885848382868B8C8C8C8C8C8B",
      INIT_21 => X"8D918A878580838B918E8E8E898483838282828283878D8E8D8D8D8F9293887F",
      INIT_22 => X"918F8F8E8F908F8E8B8B8C8D8D8B8E918F8D86848484868B918F8E8C8A8B8A89",
      INIT_23 => X"8B8E8E8F928C818083868888878786858686898C8C8D8C8C8D8B8B8F8F817D8A",
      INIT_24 => X"8C8D8E8E8E8C8C8D8E8E8C8A8A8A8B8D909290867A8FB9C3AF8C808685828386",
      INIT_25 => X"858381848C8D8B8F8E88868C908E8A86868482878884818082888D90908D8C8C",
      INIT_26 => X"8283899091908C8C908F8480848E91908E8A8A8B898A8B8D8F8F8E8F8F8F8E89",
      INIT_27 => X"83848790908D8D8C8B8B898A8C878587888586888A8D908D8886858483838484",
      INIT_28 => X"8E8E8E8C8B8B8C908F83818A918F8E90918E8C8C8C8C8E908D8C8D8E8D888383",
      INIT_29 => X"87A6BEA88A8382818282848F908B8B8D8B8686898B888582858685858483878E",
      INIT_2A => X"908E8B898B8B8B8E8E8D8C8B8B8A8A8B8C8D8D8E8C89898C91928E87858B8A85",
      INIT_2B => X"8A8A8B8D8F8D8E8F8F8E8A86848382858B8C8D8C8C8C8B8C8E89848485858A90",
      INIT_2C => X"8184858589909291908E8D8C8F918A838282838891948E84848E8F8D8D8D8C8B",
      INIT_2D => X"8B8C8C8E8B84828484838A90908F90908F8B8A8C8B8A8887899093918C878884",
      INIT_2E => X"898D8E85838584858B928E83828182858A8C8C8E8E847E868E8D8D8B8D91918E",
      INIT_2F => X"91908D8C8C8D8D8F9194948B7E8191938C888B8E8C8A898E8F8D8F90908D8989",
      INIT_30 => X"8F88858A90908E90928F8F918B84807F81878F93938D8B8C8D8D8E8E8F8E8F8E",
      INIT_31 => X"8F918A83858F93908C898B8B89898B8D8E89807E8182848C908F8E8F908E8C8E",
      INIT_32 => X"8A898786888B8D92928F897E7D8284879093918F8D8D8D8E8F8E888484838085",
      INIT_33 => X"90877F858D8D8C8D908E8D8C8B8D90918A83808080868E8E8D8D8D8C8B8A8A8A",
      INIT_34 => X"898A8C90908D8B8B8A8C8F91918E8B8C8E909090908F8983818282848A8E8D8F",
      INIT_35 => X"8E8D8D8D8D8D8C8D8E8F8E8F8E8C8B8E9293918B8A8E8C8682878F9393908F8B",
      INIT_36 => X"8181868E8F8F8E8D8F8D8B8A8A8B8B8B8C8F919191928E8681807E808A91908F",
      INIT_37 => X"8D8C8C8F9088828282838A92938C838690908E8C8C8B8B8B8B8B8C8F8E867F81",
      INIT_38 => X"848D91908F9090908C8B8C8A8987878A9293908A868884818486858B9192918F",
      INIT_39 => X"938A82828182878B8D8D8F8C817F898D8D8C8B8F92908D8B8C8D8E8A82828483",
      INIT_3A => X"9493887D8492928A888C8F8C898A8E8F8E8F90908C89898A8C8C84838584868D",
      INIT_3B => X"8F8F9089837F7F81899092918C8B8C8D8D8E8F8F8E8E8E90908D8C8C8D8D9092",
      INIT_3C => X"898C8A89898B8D8D89817F8182858E908F8E8F908D8C908D86868C91908D9091",
      INIT_3D => X"8E867D7E8384879193918F8D8D8E8E8F8D878484827F8591908684878F92908B",
      INIT_3E => X"8E8D8C8C8E91908881807F81878E8E8D8D8D8D8C8A8A8A8A898786898B8D9291",
      INIT_3F => X"8D9090918D8B8B90919191918F8882818181848B8D8D908F847F878E8C8C8E90",
      INIT_40 => X"8F8F8E8E8C8C8F9293908B8A8E8C8583898F9292908E8A8A8B8C90908D8B8B8B",
      INIT_41 => X"8C8B8A8B8B8B8B8D90919191928D8480807E828C908F8F8E8D8D8D8D8D8C8D8E",
      INIT_42 => X"838383838891948E84848E8F8D8D8C8B8B8D908E847F818182898F8F8F8D8C8C",
      INIT_43 => X"908F8B8A8C8B898887899093918C878785828485858A909291908E8C8C8E918A",
      INIT_44 => X"858B8C8D8E8E847E868E8D8C8B8D91908E8C8B8C8E8C84828484838A90908F90",
      INIT_45 => X"948C888B8E8C8A898E8F8E8F90908D8988898D8E85838585858B928E83828182",
      INIT_46 => X"7E80888F93928D8B8C8D8D8E8E8F8E8F8F91908E8C8C8D8D8F9294948B7F8191",
      INIT_47 => X"8D8E89817F8182848C908F8E8E908E8C8E8F88858A90908E90928F8F908B8480",
      INIT_48 => X"88909291908D8C8D8E8E8E8884848380858F928A84858F92908C898B8B89898B",
      INIT_49 => X"908A83807F80868E8E8D8D8D8C8C8A8A8A8A898786888A8D929290897E7D8284",
      INIT_4A => X"8C8D90909091908A8381828283898D8D8F90877F858D8D8C8D908F8D8C8B8D91",
      INIT_4B => X"8E9293908B8A8E8D8683878F9392908E8B898A8C90918D8B8B8B8C8F91918E8C",
      INIT_4C => X"8B8C8F919291928E8681807E808B91908F8E8D8D8D8D8D8D8D8E8F8F8F8E8C8B",
      INIT_4D => X"8690908D8C8C8B8B8B8B8B8C8F8E867F808181868D8F8E8D8D8E8D8B8A8A8B8B",
      INIT_4E => X"8A9293918A868784818486858B9192918F8E8C8C8F9088828282848A92948B83",
      INIT_4F => X"8D8D8C8B8F91908E8B8C8D8E8A82828483848D91908F9090908C8B8C8A898887",
      INIT_50 => X"8F8E8F90908C898A8A8D8C84838584868D938B82828182878B8D8D8E8D817E89",
      INIT_51 => X"8D8D8E8E8F8E8D8E90908D8C8D8D8D90929493887D8392928A888C8F8C8A8A8E",
      INIT_52 => X"908F8E8F908D8C908D87858C91908D90928F8F9089837F7F81898F92918C8B8C",
      INIT_53 => X"8F8D878484827F8591908684868F91908B898C8A898A8C8E8E8981808182858E",
      INIT_54 => X"8D8D8D8D8B8A8A8A8A898787898B8E92918F867D7E8384889193918F8D8D8D8E",
      INIT_55 => X"818181848B8D8D908F857F878E8C8C8E908E8D8C8C8E91908881807F81878E8E",
      INIT_56 => X"83899092928F8E8A8A8A8C90908D8B8B8B8D9090918D8B8B90919190918F8882",
      INIT_57 => X"80807E828B8F8F8F8E8D8D8D8D8D8C8D8E8F8E8F8E8C8C8F9293908A8A8E8B85",
      INIT_58 => X"8B8B8C908D837F818182898F8F8F8D8C8C8C8B8A8A8B8B8B8D90919191928D85",
      INIT_59 => X"81848483868C8F91918F8C8C8E938D858684838990918C87888D8D8D8F918F8E",
      INIT_5A => X"8B8D898A8985858582828990908E8D8E8D8B8B8C8C8B8B8A8B8D8E8D8C8C8B85",
      INIT_5B => X"8B8D8C8783848484888E8D88878482878C8C8B8B89817D8790908E8B8B8C8C8B",
      INIT_5C => X"8E8E8C8B8E908D8D8F91918D87848586868B8E908F8E8D8F908F8F8E8D8C8B8A",
      INIT_5D => X"8E8B898B8F8F8D8F908F8F8E8B8683848587898D918F8D8A8A8A8A8D8E8F908F",
      INIT_5E => X"90908A87878C8F908E8C8E8C8B8B8C8C8A878381828283898E8E8E8E8E8D8C8D",
      INIT_5F => X"8B8B8B8A8B8B8D8F918F8A83818485868A8D8D908E8C8C8D8F928D8785828288",
      INIT_60 => X"8E857D848F908E8C8D8C8A898A8B8E8E8C87848180868D8F8E8C8C8C8C8B8B8B",
      INIT_61 => X"8B8C8D8E8E8D8C8C8B8C8E8E8E8C8C8C8C8D8E8E90918E88858180838A8E8D8E",
      INIT_62 => X"928F8D8D8D8E8E8E8E8E8E8C8C89898C918F8C8A8B8E8D89848384888F908F8C",
      INIT_63 => X"8282878D8F8D8D8E8E8C8C8C8C8B8B8C8E8F8E8E8E908C8581828183888D8D90",
      INIT_64 => X"8E8C8C8E918A858683838990908B87898F8F8E90918F8D8D8D8E8B8A8B868181",
      INIT_65 => X"838C91908E8E8E8D8C8B8C8B8B8B8B8C8E8E8E8C8C8A8582858584888D8F9190",
      INIT_66 => X"8E8B87878484888C8C8B8B867F7E898F8F8D8B8C8D8C8B8C8D8A8A8884848581",
      INIT_67 => X"91918B86848585868B8F908F8E8E90908F8F8E8D8C8A8B8C8C8B85848484858A",
      INIT_68 => X"8E8F8E898583858487898E918E8C8B8A8A8B8E8E8E8E8E8F8F8C8C8F8F8D8F8F",
      INIT_69 => X"8D8E8C8B8B8C8C8B8884818282848B908F8D8D8E8D8C8E8D8A898C8F8E8D8F90",
      INIT_6A => X"8E8881828585888D8D8E908D8C8D8D90928B8784818188908E8987888D8F908D",
      INIT_6B => X"8C898A8A8C8E8E8B87838081878E908E8D8D8C8C8B8B8B8B8B8A8A8B8C8D9091",
      INIT_6C => X"8D8E8E8E8C8C8C8E8E8E8E91918C8784807F828A8E8D8F8D827D87918F8D8D8E",
      INIT_6D => X"8E8E8C8A898A8E928E8B8A8C8E8C88838384888F908E8C8B8C8D8E8E8E8D8C8B",
      INIT_6E => X"8C8C8C8B8B8B8C8E8F8E8E8F908B8381828283898D8D91918F8E8D8D8E8E8E8E",
      INIT_6F => X"85868483898F918C87888D8D8D8F918F8D8A8B8A8380818282888E8F8D8D8E8E",
      INIT_70 => X"8E8D8C8B8C8B8B8B8A8B8D8E8D8C8C8B8682848484878C8F91918F8D8C8E938D",
      INIT_71 => X"878C8D8B8B89817D8790908E8B8B8C8C8B8B8D8A8B8985858683828890908E8D",
      INIT_72 => X"86868B8E908F8E8D8F908F8F8E8D8C8A8A8B8D8C8783848485888E8D87878482",
      INIT_73 => X"848587898D918F8C8A8A8A8B8D8E8F908F8E8E8D8B8E908E8D8F90928D878485",
      INIT_74 => X"8C8A878380818283898E8E8D8E8E8D8C8D8E8B898B8F8E8D8F908F8F8E8B8683",
      INIT_75 => X"878B8D8D908E8C8C8D90928D878582828890908A87878C8F908E8C8E8D8B8B8C",
      INIT_76 => X"8E8C87838080868D8F8E8C8C8C8C8B8B8B8B8B8A8A8B8B8D90918F8A83818485",
      INIT_77 => X"8C8C8D8E8E90918E88858181838A8E8D8E8E857D858F8F8E8C8D8C8A898A8B8E",
      INIT_78 => X"8D918F8C8A8B8E8D88848384898E908F8C8B8C8D8E8E8D8C8C8B8C8E8E8E8C8B",
      INIT_79 => X"8C8E8F8E8E8E908C8582828283888D8D90918F8E8D8D8E8E8E8E8E8E8D8B898A",
      INIT_7A => X"898F8E8E90918F8D8D8E8E8B8A8B8581818282868D8F8D8D8E8E8D8C8C8B8B8B",
      INIT_7B => X"8C8E8E8E8C8B8A8581848584878D9091918E8C8C8E9189858683838990908A87",
      INIT_7C => X"8F8F8D8B8C8D8D8B8C8D8A8A8783848581838C91908E8E8E8D8B8C8C8C8B8B8B",
      INIT_7D => X"908F8F8E8D8C8B8B8C8D8B85838484858A8E8B87878484898C8C8B8A877F7E89",
      INIT_7E => X"8A898B8E8E8E8E8E8F8F8D8C8F8F8D8F8F91918B86838585868B8F908F8E8E90",
      INIT_7F => X"908E8D8D8E8D8C8E8D8A898C8F8E8D8F908E8F8E898583848487898D918E8B8B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"90928B8684818188908F8987888D8F908D8C8E8C8B8B8C8C8B8884818182848C",
      INIT_01 => X"8E8D8D8C8C8B8B8B8B8B8A8A8B8C8D90908E8882818585888C8D8E908D8B8D8D",
      INIT_02 => X"84807F828A8E8D8F8D837D87908F8E8C8D8C898A8A8C8E8E8B87838081878E90",
      INIT_03 => X"838384888F908E8C8B8C8D8E8E8E8D8C8C8C8E8E8E8C8C8C8E8E8E8E91918C87",
      INIT_04 => X"81828284888D8D90918F8E8D8D8E8E8E8E8E8E8C8A898A8E918E8B8A8C8E8C88",
      INIT_05 => X"8E8D8A8B8A8381818282888E8F8D8D8E8D8C8C8C8B8B8B8C8F8F8E8E8F908B83",
      INIT_06 => X"8E8E8F8F8880838E918F8B8B8C919292938B8384848485868685828590939190",
      INIT_07 => X"8D8B817E818C92918E8C8C8D8D8B8A8B8C8C8C8C8C8C8C8C8C8C8C8B8C8C8D8C",
      INIT_08 => X"8C8C8D8E8E8E8F8F877F8592948E858586848282807E7E889291908F8D8A8A8B",
      INIT_09 => X"838A909090928A818284848990908D8E8F8F8F8F8F8E8D8D8E8F8E8C8C8B8A8B",
      INIT_0A => X"8C8C8C8C8C8C8C8C8D8C8B8B8D8E8F918E867E8391928B827F807F8184858585",
      INIT_0B => X"878684858482818990908F8F8F8E8D887F838E918F8C8C8C8C8B8A8C8D8C8C8C",
      INIT_0C => X"8C8C8C8C8C8C8B8B8C8D8D8D8F90918F847E818B8E8C8B8B8F9393948F858285",
      INIT_0D => X"83807D859092908F8D8C89898B8B84848E93918D8C8C8C8C8B8A8B8C8C8C8C8C",
      INIT_0E => X"8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8D8F919390847F8184838383",
      INIT_0F => X"948B848385848282828282848B8B8C919086807F81838A918F8D8D8D8D8C8C8C",
      INIT_10 => X"8D8C8C8D8C8A8B8E8D8C8C8C8C8C8C8C8C8C8C8C8B8D8D8C8D90928E847E828F",
      INIT_11 => X"8D8A8A8D92929392888283848386868684818692939190919290857E808A908E",
      INIT_12 => X"8C8C8D8D8B8B8C8C8C8C8C8C8C8C8C8C8C8B8B8C8C8C8D8E8F8F8F867F859091",
      INIT_13 => X"7F8893948D858585838281807E7F8A9291908F8C8A8A8C8D8A807D848F92908D",
      INIT_14 => X"84858B918F8D8D8E8F8F8F8F8D8D8D8F8F8E8C8C8B8A8B8C8C8C8D8F8F908E85",
      INIT_15 => X"8C8B8C8E8F90918D857E87929289807E7F808385858584858C91909191878283",
      INIT_16 => X"8F8E8F8F8E8D877F8691918E8C8C8C8C8B8B8C8D8C8C8C8C8C8C8C8C8C8C8C8D",
      INIT_17 => X"8D8D8D8F91928D827E828C8E8C8B8C919493938D838285878585848382838B90",
      INIT_18 => X"8B87888C8A83858E93908D8C8C8D8E8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8C8D",
      INIT_19 => X"8C8C8C8C8C8C8B8A8A8A8B8E9091928E837F8183838383847F7D889291908E8E",
      INIT_1A => X"8282868C8B8C918F837F8082848C918E8D8D8D8C8C8C8C8C8B8B8C8C8C8C8C8C",
      INIT_1B => X"8C8C8C8C8C8C8C8C8C8C8C8C8D8C8C8D90928C817E8592938983838584828282",
      INIT_1C => X"92938B838484838586868582858F93918E837D808B908E8D8C8D8D8C8A8C8E8D",
      INIT_1D => X"8C8C8C8C8C8C8C8C8C8C8C8C8B8C8C8D8D8D8F8F8F8980838E918F8B8B8C9192",
      INIT_1E => X"8586848281807E7D889292908F8D8A8A8B8D8B817E818C92928E8C8C8D8D8B8A",
      INIT_1F => X"8D8F8F8F8F8F8E8D8D8E8F8E8C8C8B8A8B8B8C8D8E8E8F8F90877F8591958E86",
      INIT_20 => X"918E877E8391928B827F807F81858585858489919090928A818284848990908D",
      INIT_21 => X"887F838E918F8C8C8C8C8B8A8C8D8C8C8C8C8C8C8C8C8C8C8C8D8C8C8B8D8E8F",
      INIT_22 => X"8F837E818B8E8C8B8B8F9393948F858385878684858482828990908F8F8F8E8D",
      INIT_23 => X"848E93908D8C8C8C8C8C8A8B8C8C8C8C8C8C8C8C8C8C8C8B8B8D8D8C8D8E9092",
      INIT_24 => X"8B8A8A8A8A8D8F919390847F818483838383807D859092908E8E8C89898B8B84",
      INIT_25 => X"919186807F81838A918F8D8D8D8C8C8C8C8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C",
      INIT_26 => X"8C8C8C8C8B8B8D8D8C8D90928E847E828F948C848385848282828282848B8A8C",
      INIT_27 => X"8685808692939190919390857E808A908F8D8C8C8D8C8B8B8E8D8C8C8C8C8C8C",
      INIT_28 => X"8C8C8C8B8C8C8D8D8E8F8F8F87808590918E8A8A8D9292939288828384838686",
      INIT_29 => X"9291908F8C8A8A8C8D8A807D848F92908D8C8C8D8D8B8B8C8C8C8C8C8C8C8C8C",
      INIT_2A => X"8F8F8E8C8C8B8A8B8C8C8C8D8E8F908E857E8893948D858585838281807E7F8A",
      INIT_2B => X"7E7F808385858585848C918F919187828284858B918F8D8D8E8F8F8F8E8E8D8D",
      INIT_2C => X"8C8B8A8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8C8D8F90918D857E8792928980",
      INIT_2D => X"909493938D848385878585858382838B908F8E8F8F8E8D867F8691928E8C8C8C",
      INIT_2E => X"8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8B8D8D8C8D8F91928E827E828C8E8C8B8C",
      INIT_2F => X"8E837F8183838383847F7D889292908E8D8B87888B8B83858E93908C8C8C8D8E",
      INIT_30 => X"8E8D8D8D8C8C8C8C8C8C8B8B8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8B8D909192",
      INIT_31 => X"8D90928C817E8491938A838385848182828282868C8B8C918F847F7F81848C91",
      INIT_32 => X"938E837D818C908E8D8C8C8D8C8B8C8E8D8C8C8C8C8C8C8C8C8C8C8C8C8D8C8C",
      INIT_33 => X"8E919192897D828F93918E8E8D909193938A828181818483828180848E918F90",
      INIT_34 => X"918E817C7F8D9391908E8C8C8C8D8C8C8C8C8C8C8C8C8C8C8C8C8D8C8C8C8D8D",
      INIT_35 => X"8C8C8D8F92929293877D8591948E8482828281818282828A949291928F8D8C8E",
      INIT_36 => X"828C949392938A7F7D7F7E8590918F90908E8D8D8E8D8C8C8C8E8F8D8C8B8B8C",
      INIT_37 => X"8C8C8C8C8C8C8C8C8C8A8A8B8C8F9193938A7E8491918A807C7E7E7E80828281",
      INIT_38 => X"82848282817F818990918F908F8F8F897E839194908D8C8C8A8B8C8D8D8C8C8C",
      INIT_39 => X"8C8C8C8C8C8C8C8C8C8C8D8E90919290827C808D928F8D8D919293958F848081",
      INIT_3A => X"7E8080868F92908E8E8E8C8B8D8D84818B94918E8D8D8C8C8C8C8C8C8C8C8C8C",
      INIT_3B => X"8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8D8D8F90938F847E7F8180807E",
      INIT_3C => X"9188818081807D7D7D7D7D838F92919491857F7E7D7F878E8E8F8F8E8C8B8C8C",
      INIT_3D => X"8F8D8C8B8B8C8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8B8D8F90909392857D828E",
      INIT_3E => X"908E8F8F909194928881818181848382817E838F91908F8F9291877D7E8B9391",
      INIT_3F => X"8E8C8C8C8C8D8C8C8C8C8C8C8C8C8C8C8C8D8D8C8C8C8D8F919191877D859092",
      INIT_40 => X"7D8992938D8482828281818182838A929192918D8C8C8F928C7F7C8391939190",
      INIT_41 => X"7E7E88919090908F8D8C8C8D8D8C8B8D8F8E8D8C8B8B8C8C8D8D909392939183",
      INIT_42 => X"8A8A8B8D90929492887F889391887E7D7E7E8081828181848E94939392877E7D",
      INIT_43 => X"918F8F8F9090867E8693938F8D8D8B8A8B8D8D8C8C8C8C8C8C8C8C8C8C8C8C8B",
      INIT_44 => X"8D8D8E9091938D807C828E918E8C8E919293948C838181828382828180828990",
      INIT_45 => X"8E8B8B8E8E83828E95908D8D8C8C8C8C8D8C8C8C8C8C8C8C8C8C8C8C8C8D8C8C",
      INIT_46 => X"8C8C8C8C8C8C8C8B8C8D8D8E9091928D837E7F8181807E7F7F7F889092908E8E",
      INIT_47 => X"7D7D85919292948F837F7E7D80898F8E8F8F8E8B8B8C8C8C8B8A8C8C8C8C8C8C",
      INIT_48 => X"8C8C8C8C8C8C8C8C8C8C8C8B8B8D8F90929490827E859190867F7E817F7D7D7D",
      INIT_49 => X"93938A828081818483828280848E91908F847C808E94918E8E8C8B8B8D8E8D8C",
      INIT_4A => X"8C8C8C8C8C8C8C8C8C8C8C8D8C8C8C8C8D8E909192897D828E93918E8E8E9091",
      INIT_4B => X"82828381818182828A939391928F8D8C8E918E817C7F8D9391908E8C8C8C8C8C",
      INIT_4C => X"908F8E8C8C8E8D8C8B8C8E8F8D8C8B8A8C8C8C8D8F92929293877D8591938D84",
      INIT_4D => X"93938B7E8491918B807D7E7D7D80828281838C949392938A807D7E7E8590918F",
      INIT_4E => X"897E829194908E8C8C8A8A8C8D8D8C8C8C8C8C8C8C8C8C8C8C8C8B8A8B8C8F92",
      INIT_4F => X"90837C808C928F8D8D909293948E84808182848382817F8188909190908F8F8F",
      INIT_50 => X"808B93918E8D8D8C8C8D8C8C8C8C8C8C8C8C8C8C8C8C8C8D8C8C8C8D8D909193",
      INIT_51 => X"8C8C8C8D8D8D8F90938F847E7E8180807E7E807F868F92908E8F8E8C8B8D8D85",
      INIT_52 => X"9492857F7E7D7E868E8E8E8F8E8B8B8C8C8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C",
      INIT_53 => X"8C8C8C8C8C8C8B8D8F90919392857D828E9188818081807D7D7D7D7D838F9291",
      INIT_54 => X"82817E838F91908F909292867D7E8C94928F8D8C8B8B8C8D8D8C8C8C8C8C8C8C",
      INIT_55 => X"8C8C8D8D8C8C8D8D8F919192877D859193908E8F8F9091949288808180818483",
      INIT_56 => X"939192918D8C8C8F928B807C83919391908E8C8C8C8C8D8C8C8C8C8C8C8C8C8C",
      INIT_57 => X"8D8F8E8D8C8B8B8C8C8D8D9093929391837C8992938D8482828281818182828A",
      INIT_58 => X"7C7E7E8081828281848E94939392877E7D7E7E8891908F908F8D8C8D8D8D8C8B",
      INIT_59 => X"8A8B8D8D8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8B8D90929491887F889291887E",
      INIT_5A => X"919293948C838181838483828180828990918F8F8F9090877D8593938F8E8D8C",
      INIT_5B => X"8C8D8D8C8C8C8C8C8C8C8C8C8C8C8D8D8C8D8D8E9091938D807C818E928F8C8E",
      INIT_5C => X"8D827D808181807E7F8080889092908E8E8E8B8B8E8E84828E95908D8D8C8C8C",
      INIT_5D => X"8E8F8F8E8B8B8C8C8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C8C8B8C8D8D8D909192",
      INIT_5E => X"90929490827E849190877F7E817F7D7D7D7D7E85919391948F837F7E7C80898F",
      INIT_5F => X"938F847C808E93918E8D8C8B8B8C8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8F",
      INIT_60 => X"8C8E8F92897C81909493928F8783848685888A8A8B8A8A8B8C8B8A8A86838382",
      INIT_61 => X"9390827C7E8C918F8E8C8C8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8C8B",
      INIT_62 => X"8C8E8F9091939493867C7F8585878A8B8B8C8C8D8E8F8D8A89868587898F9191",
      INIT_63 => X"8C8C8A8A8987888B8A8B8A8C908F8E8E8E8D8C8C8C8C8C8C8C8D8F8E8C8B8A8B",
      INIT_64 => X"8C8C8C8C8C8C8C8C8C8C8D8E8F909293938D828384838588898B8B8A8A8A8A8A",
      INIT_65 => X"8A8B8A8C8C8C8E88838383848A92948B81848F92908F8C8B8A8C8C8B8B8C8C8C",
      INIT_66 => X"8C8C8C8C8C8C8C8D8D8D8C8B8D90928E807B828F9492919089848686868A8A8A",
      INIT_67 => X"89898A8883838383878E9090918F857F8A93908D8C8B8C8D8C8B8C8C8C8C8C8C",
      INIT_68 => X"8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C8E9091918D8683848384898B8B8B8A8A8A",
      INIT_69 => X"85878A8A8A8B8B8B8A8B8B8B89898A8B898B8E8B898B8A8A8C8F8F8D8C8C8C8C",
      INIT_6A => X"908D8C8C8C8D8D8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E909192959386808286",
      INIT_6B => X"93928F88848586878A8A8A8A8A8A8B8C8A8987848383838791948A80808A9292",
      INIT_6C => X"8C8B8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8C8B8C8E8F91857C859294",
      INIT_6D => X"7B828585888B8B8B8C8D8D8D8E8C89888586878B909192948E817C828F918F8E",
      INIT_6E => X"8B8A8E918E8E8E8D8D8C8C8C8C8C8A8C8F8F8E8C8B8B8B8C8D8F909293959283",
      INIT_6F => X"8B8D8E8F9093949389818384838688898A8A8A8A8A8A8A8C8B8A898885888A8A",
      INIT_70 => X"8383848B93938880869192908F8D8B8A8C8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_71 => X"8D8C8C8F90928C7E7B83909491908F88848685868B8B8A898B8B8C8C8D8D8683",
      INIT_72 => X"909091929084818E948F8C8B8B8C8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D",
      INIT_73 => X"8C8C8C8C8C8C8E9091908B8483848485898B8B8A8A8A89898A8A878384838389",
      INIT_74 => X"8B8B8A89898B8A8A8E8E8A8A8A8A8B8D8F8F8D8C8C8C8C8C8B8A8C8C8C8C8C8C",
      INIT_75 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8E8F9192969183808386858789888A8B8B8A8B",
      INIT_76 => X"8685888A898B8A8A8B8C8B8A8A85838590877F818C9392908D8C8C8C8D8D8B8C",
      INIT_77 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8C8B8C8D8F92897C818F9493928F878384",
      INIT_78 => X"8B8B8C8D8D8E8F8D8A89868587899091919390827C7E8C918F8F8D8C8D8D8C8B",
      INIT_79 => X"8E8D8D8D8C8C8C8C8B8C8D8F8E8C8B8A8B8C8D8F9092939494867C7F8585878A",
      INIT_7A => X"93938D828384838588898B8A898A8A8A8A8C8C8A898987888B8A8B8A8D908F8E",
      INIT_7B => X"8B81848F92908F8D8B8A8B8C8C8B8C8C8C8C8C8C8C8C8C8C8C8C8C8D8E8F9092",
      INIT_7C => X"8E807B818F9492919089848686868A8A8A8A8B8B8C8C8C8D88838383848A9293",
      INIT_7D => X"7F8A93908C8B8B8C8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8C8C8E9092",
      INIT_7E => X"8E9091918D8583848484898B8B8A8A8A8989898A8884848383878E9090918F85",
      INIT_7F => X"8B898B8E8B898B8A8A8C8E8F8D8C8C8C8C8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8C8C8C8C8C8D8C8E8F909295938680828685878A8A8A8A8B8B8A8B8B8B8A898A",
      INIT_01 => X"8C8A8A87848383838791948980808A9292908D8C8C8C8D8D8B8B8C8C8C8C8C8C",
      INIT_02 => X"8C8C8C8D8D8D8C8B8D8E8F91857C84929492929088848586878A8A8A8B8A8A8B",
      INIT_03 => X"888586878B919191948E817C818F918F8E8C8C8D8D8C8C8C8C8C8C8C8C8C8C8C",
      INIT_04 => X"8C8F8F8E8C8B8B8B8C8D8E9092939592837B828585898B8B8B8C8D8D8D8E8C89",
      INIT_05 => X"888A8B8A8A8A8A8A8C8B8A8A8886888B8A8B8A8E918E8E8E8E8D8C8C8C8C8C8B",
      INIT_06 => X"8A8C8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8B8D8E8F9093939389818384838688",
      INIT_07 => X"88848685868B8B8A8A8A8B8C8C8D8D86838383848B93938880859192908F8D8B",
      INIT_08 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8C8C8E90928C7E7B83909492918F",
      INIT_09 => X"85898B8B8A8A8A8989898A878384838489909090929083818E948F8C8B8B8D8D",
      INIT_0A => X"8D8F8F8D8C8C8C8C8C8B8A8B8C8C8C8C8C8C8C8C8C8C8C8E9091918B84838484",
      INIT_0B => X"9092959184808386858789888A8B8B8A8B8B8A8A898A8B8A8B8E8E8A898B8A8B",
      INIT_0C => X"9392867F818C9292908D8C8C8C8D8D8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8F",
      INIT_0D => X"8C8B8E918A7F828F9392928F847E7D7E7D88919090908F909191928F817D7C7C",
      INIT_0E => X"928F857F818B908F8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8C8C8C8C8C",
      INIT_0F => X"8C8E908F8F909290857E7E7F7E848F90909292929394948A807E7E8087909292",
      INIT_10 => X"928A80828081899394939493918D8D8D8D8C8B8A8A8A8B8C8C8E8F8E8C8B8A8B",
      INIT_11 => X"8C8C8C8C8C8C8C8C8D8F8F8F8E8F9090918B8686827E838F919191908E8E8E8F",
      INIT_12 => X"908F9090929292877E7D7D7E8592928A81848F92908F8E8C8B8B8B8B8C8C8C8C",
      INIT_13 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8E908D837F838E92929290867E7D7C83909191",
      INIT_14 => X"919292897E7E7E7D838E9391919087818890908B8B8C8C8C8B8C8C8C8C8C8C8C",
      INIT_15 => X"8C8B8A8B8C8C8C8C8C8C8E8D8E8E8E8E9092918B827E7E7E818D919191909090",
      INIT_16 => X"7F878F8F8F8F91919191918E84828584848E939190908E8D8E8F8F8F8D8C8C8C",
      INIT_17 => X"908E8D8D8C8C8D8D8C8C8C8C8C8C8C8C8C8C8C8C8E8F8F8E8E8F929087848481",
      INIT_18 => X"92938D837E7E7E7F8C929090908F8F9191928D807E7E7E8490938A8281899291",
      INIT_19 => X"8C8C8C8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8C8C8C8C8C8C8C8E90877F869193",
      INIT_1A => X"7E7E7F7E87919090919292939492877F7F7F8188909292928E837F828C908E8C",
      INIT_1B => X"939493908D8D8D8D8C8B8B8A8B8A8A8C8F8F8E8C8B8B8B8C8E8F8F8F91928E84",
      INIT_1C => X"8F8F8F8E8F909190898686807D87909091918F8E8E8E8F9086808280818B9393",
      INIT_1D => X"7D7D7E8892918981859092908F8D8C8A8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8E",
      INIT_1E => X"8C8C8C8D8E908B817F858F9292928F847D7E7E86929290908F9091929290847D",
      INIT_1F => X"919391919086828B918E8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8C8C8C",
      INIT_20 => X"8D8E8E8E8E8D8F91929088807E7E7D828E919191909090919291877D7E7E7E86",
      INIT_21 => X"91918C838385838690949291908D8D8E8F8F8F8D8C8C8C8C8B8A8C8C8C8C8C8C",
      INIT_22 => X"8C8C8C8C8C8C8C8C8C8C8C8F8F8F8F8F8F928F8684838080898F8F8F90919191",
      INIT_23 => X"7E7E889190909090909291928F817D808F8781818B9291908E8D8D8C8C8D8C8C",
      INIT_24 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8E918A7F828E9392928F847E7D",
      INIT_25 => X"90909292929394948A807E7E8087909292928F857F818B908F8D8D8D8C8C8C8C",
      INIT_26 => X"8D8D8C8C8A8A8A8B8C8C8D8F8E8C8B8A8B8C8E908F8F909290847E7E7F7E848F",
      INIT_27 => X"90918B8686827D838F919191908E8E8E8F918A81828081899393939494918D8D",
      INIT_28 => X"8A81848F9291908E8C8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8D8E8F8F8E8F90",
      INIT_29 => X"8D837F838E92929290867E7D7D8390919190909091919292877E7D7D7E869292",
      INIT_2A => X"8188908F8B8B8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8C8E90",
      INIT_2B => X"8E9192928B827E7E7E828D919191909091919192897E7E7E7D838E9391919087",
      INIT_2C => X"83838D939190908E8D8E8F8F8F8D8C8C8C8C8B8A8B8C8C8C8C8C8C8D8D8E8E8D",
      INIT_2D => X"8C8C8C8C8D8E908F8E8E8F9290878483807E878E8F8F8F91919191918E848284",
      INIT_2E => X"9191928C807E7E7D838F948A8181899291908F8D8D8C8C8D8D8C8C8C8C8C8C8C",
      INIT_2F => X"8C8C8B8C8C8C8C8C8C8C8E90877F86919292938D837E7E7E7F8C929090908F8F",
      INIT_30 => X"7F7F7F8188919292928E837F828C908E8C8C8C8C8C8B8C8C8C8C8C8C8C8C8C8C",
      INIT_31 => X"8C8F8F8E8C8B8A8B8C8E8F8F8F91928F847E7E7F7E8791909091929393939287",
      INIT_32 => X"9091918F8E8E8E8F9087808280818A9393939493908D8D8D8D8C8B8A8A8A8B8B",
      INIT_33 => X"8A8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8E8F8F8F8E8F909190888586817D8791",
      INIT_34 => X"857D7E7E86929291908F8F91929291847D7D7D7E8892918982859091908F8D8C",
      INIT_35 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8B8C8C8C8C8C8C8C8E908B827F858F9292928F",
      INIT_36 => X"828E919191909091919291877D7E7E7E86919391918F85828B928E8B8C8C8C8C",
      INIT_37 => X"8E8F8F8F8D8C8C8C8C8B8A8B8C8C8C8C8C8D8E8E8E8E8D8E91929188807E7E7D",
      INIT_38 => X"8F8F928F868483807F898F8F8F9091919191908B838385838690949391908D8D",
      INIT_39 => X"91928781818B9291908E8D8D8C8C8D8C8C8C8C8C8C8C8C8C8C8C8C8C8F8F8F8F",
      INIT_3A => X"8C8C8D8F8E8E8B88878889898B8D8C8C8A8D8F8E8D8D8D8C8C8F91908B8A8A8C",
      INIT_3B => X"87888D8E8D8E8E8D8C8C8C8C8C8C8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_3C => X"8E91908883838383878C8C8B8A8B8E8D8C8D8D8D8C8D8F8D8A8A8B8B8A878787",
      INIT_3D => X"8E8B888A8B8D8A868787898D918E8D8D8C8C8B8B8B8B8B8C8C8E8D8D8C8C8C8C",
      INIT_3E => X"8C8C8C8C8C8C8C8C8E90908F87828383848990918E8B8D90908F8D8D8C8C8C8C",
      INIT_3F => X"8D8D8D8C8E90908E8B8B8C8B8885848581849093918F8E8C8A8B8B8B8C8C8C8C",
      INIT_40 => X"8C8C8C8C8C8C8C8C8C8C8C8C8B8C8F8F8E8F8D8A878787878A8B8B8A8C8F8F8D",
      INIT_41 => X"8E90908D8B8C8C8C8B86888987878B8D8C8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_42 => X"8C8B8A8B8C8C8C8C8C8E8F8E8F908A83838484868B8D8C8B8C8E8E8E8D8D8D8D",
      INIT_43 => X"8B8B8C8D8C8C8D8D8D8D8D8C8B8C8E8F8D89868584858C92908F8E8F8D8C8C8C",
      INIT_44 => X"8E8E8C8C8C8C8D8E8C8C8C8C8C8C8C8C8C8C8C8C8F908D85818283858C908F8E",
      INIT_45 => X"8889898C8D8C8B8B8E8F8D8D8D8D8B8D90918F8B8B8C8D8C88888783828A9190",
      INIT_46 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8C8C8C8C8C8C8E908E8E8C8887",
      INIT_47 => X"8C8B8B898C8F8C8C8C8D8D8C8D8F8C8A8B8B8B8886878787898D8E8D8E8E8D8C",
      INIT_48 => X"898A8D918E8D8D8D8D8B8B8B8B8A8B8C8E8D8C8C8C8C8C8F928F868383828289",
      INIT_49 => X"90908E85828383848A91908D8B8E90908F8D8D8C8C8C8C8D8A888B8C8D898687",
      INIT_4A => X"8B8C8B8885858581879292908F8D8B8A8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E",
      INIT_4B => X"8C8C8C8C8D8F8E8E8F8C88878787878A8B8B8B8D8F8D8D8D8D8C8D8F90908D8A",
      INIT_4C => X"888A8987888D8C8D8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_4D => X"8F909090908A84838484878D8D8B8B8B8E8E8E8D8D8D8D8F90908D8B8B8C8D8B",
      INIT_4E => X"8D8D8C8B8D8F8E8C88888684868E91908F8F8F8D8C8C8C8C8B8A8C8B8B8C8C8C",
      INIT_4F => X"8C8C8C8C8C8C8C8C8C8C8D8F908C84818283858D908F8D8A8B8D8D8C8C8D8D8D",
      INIT_50 => X"8B8A8D8F8E8D8D8D8C8D8F91908B8A8A888682828C9291908E8D8C8C8C8E8D8C",
      INIT_51 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8F8E8E8A88878889888B8D8C",
      INIT_52 => X"8D8C8D8C8D8C8D8F8D8A8B8B8B8A88878887888E8F8D8E8E8D8C8C8C8C8C8C8D",
      INIT_53 => X"8D8D8C8C8B8B8B8B8C8C8D8D8D8C8C8C8C8E91908883838383878C8C8C8A8A8F",
      INIT_54 => X"83838890918E8B8C90908F8E8D8C8C8C8C8D8B888A8B8D8A878787888D918E8D",
      INIT_55 => X"8481849093918F8E8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8E90908F878283",
      INIT_56 => X"8F8E8F8D89878787878A8C8B8A8C8F8E8D8D8D8D8C8E90908E8B8B8C8B888584",
      INIT_57 => X"8D8C8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8F",
      INIT_58 => X"83838584868C8D8C8B8C8E8E8E8D8D8D8D8E90908E8B8C8C8C8B86888987878C",
      INIT_59 => X"8F8D89878584858C92918F8E8F8D8C8C8C8C8B8A8B8B8C8C8C8C8E8F8E90908A",
      INIT_5A => X"8C8C8C8C8D8F918D86818183858C908F8E8B8B8D8D8D8C8D8D8D8D8D8C8B8C8E",
      INIT_5B => X"8D90918F8B8B8C8D8C88878783818A91908F8E8D8C8B8C8E8E8D8C8C8C8C8C8C",
      INIT_5C => X"8C8C8C8D8C8C8C8C8C8C8E908E8E8C88878889898C8C8C8B8B8E8F8D8D8D8D8C",
      INIT_5D => X"8A8B8B8B8886878787898D8E8D8E8F8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_5E => X"8C8E8D8D8C8C8C8C8F918E8683848383898C8C8B898B8F8C8C8D8D8C8C8D8F8D",
      INIT_5F => X"908F8D8D8C8C8C8C8D8A898B8C8D898687898A8D918E8D8D8D8D8B8B8B8B8B8B",
      INIT_60 => X"8B8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C8E908F8E84828383848A91918D8B8E91",
      INIT_61 => X"8A8B8C8B8D8F8D8D8D8D8C8D8F90908D8A8B8C8B8885858581879292908F8D8B",
      INIT_62 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8D8F8E8E8F8C8887878787",
      INIT_63 => X"8B8E8E8D8D8D8D8D8E90908D8B8B8C8C8B88898987888C8C8D8E8D8C8C8C8C8C",
      INIT_64 => X"8F8F8E8F8D8C8C8C8C8B8A8B8B8C8C8C8C8E8F9090908A84838484878D8D8B8B",
      INIT_65 => X"828283868D908F8D8A8B8D8D8C8C8D8D8D8D8D8C8B8D8F8F8C88888684858E92",
      INIT_66 => X"87888682828C9291908E8C8C8C8C8E8D8C8C8C8C8C8C8C8C8C8C8C8D8F908B84",
      INIT_67 => X"8C8C8E8F91948F85807F80828E9290908F8F8E8C8C8C8C8C8C8E908F8D8E8F91",
      INIT_68 => X"8084909392908D8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_69 => X"8F928F847D7D7B7D8891928F8E8D8C8C8A8A8888898A8C8D8D8D8E8F89817F81",
      INIT_6A => X"8988898C8E9089807F82838992908B8B8D8D8C8C8C8C8C8C8C8D8C8C8C8C8C8C",
      INIT_6B => X"8C8C8C8C8C8C8C8C8F91918F837A7C7C7C889494918F908F8F8D8C8C8C8B8B8A",
      INIT_6C => X"8C8C8C8C8E8F909090909191887D7C8080839093918F8C8B8A8C8C8C8C8C8C8C",
      INIT_6D => X"8C8C8C8C8C8C8C8C8C8C8C8C8B8B8D90919391857F8181808B92908F8F8E8D8C",
      INIT_6E => X"8C8E8F8F909090938E817F8282838C908D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_6F => X"8C8B8A8B8C8C8C8C8C8F90909191887E7C7E7C838F9391908F8E8D8D8C8C8C8C",
      INIT_70 => X"8F8D8C8C8C8C8C8C8C8C8C8C8C8D909290847F807F818C95928C8B8E8E8D8C8C",
      INIT_71 => X"8E8E8C8C8C8C8D8E8C8C8C8C8C8C8C8C8C8C8C8E91938C807B7B7C7F8C969492",
      INIT_72 => X"7F7F849092908F8F8F8D8C8C8C8C8C8D8F908E8D8D8F928D82808281808B9290",
      INIT_73 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D9091928D827F",
      INIT_74 => X"92908E8D8D8C8C8B8A8888898A8C8D8D8E8E8F87807F8180869093918F8D8C8B",
      INIT_75 => X"82828B938E8A8C8E8D8C8C8C8C8C8A8C8E8C8C8C8C8B8D90928D827D7D7B7E8A",
      INIT_76 => X"91908E817B7C7B7E8B9493928F8F8F8F8D8C8C8C8C8B8A89888A8D8F8F877F80",
      INIT_77 => X"909290877D7D8180869293918F8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D90",
      INIT_78 => X"8C8C8C8B8C8E9091938E83808280828D91908F8F8E8C8C8B8C8B8C8F90909090",
      INIT_79 => X"7F818382848E908D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_7A => X"8F90919290867D7C7D7C85909290908F8E8D8D8C8C8C8C8C8E8F8F909091928B",
      INIT_7B => X"8C8C8C8C8D90928D8280807E818E95918D8C8F8E8D8C8C8C8B8A8C8C8C8C8C8D",
      INIT_7C => X"8C8C8C8C8C8C8C8C8C8D8F92938A7E7B7C7C818F9593918D8C8C8C8C8C8C8C8C",
      INIT_7D => X"908F8F8E8C8C8C8C8C8C8E8F8F8D8F8E82827F818C9291908D8C8C8C8C8E8D8C",
      INIT_7E => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E9091948F85807F80828D9290",
      INIT_7F => X"8C8B8A8988898A8B8D8D8D8E8F89817F818084909392908E8C8B8C8C8C8C8C8C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8B8D8D8C8C8C8C8C8C8C8E8C8C8C8C8B8C8F928F837D7D7B7D8791918F8E8D8C",
      INIT_01 => X"7B7C879394918F8F8F8F8D8C8C8C8B8C8B8A888A8C8E9089807F81828992908B",
      INIT_02 => X"8080839094918F8D8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8F91918F837A7C",
      INIT_03 => X"90919391857F8181808B92918F8F8E8C8C8C8C8C8C8E90909090909191887E7C",
      INIT_04 => X"908D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8E",
      INIT_05 => X"7E7C7E7C838F9390908F8D8D8D8C8C8C8C8C8D8F8F909091928E817F8282838C",
      INIT_06 => X"9290857F807F818C95938C8B8E8F8D8C8C8C8B8A8B8C8C8C8C8D8F9090919189",
      INIT_07 => X"8C8C8C8C8E91938D807B7B7C7F8C9594928F8C8C8C8C8C8C8C8C8C8C8C8C8D90",
      INIT_08 => X"8D8F908E8D8D8F918D827F8281818A92908E8D8C8C8C8C8D8E8D8C8C8C8C8C8C",
      INIT_09 => X"8C8C8C8C8C8C8C8C8C8C8D9092938E827F7F7F84909290908F8F8D8C8C8C8C8C",
      INIT_0A => X"8D8D8E8E88807F8180859093918F8E8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_0B => X"8C8E8C8C8C8C8C8D91928D827D7D7B7E8A92918F8D8D8C8C8B8988888A8A8C8D",
      INIT_0C => X"8F8D8C8C8C8C8B8A89888A8D8F90877F8082828B938E8A8C8E8D8C8C8C8C8C8B",
      INIT_0D => X"8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D9091908E817B7C7B7D8B94949290908F",
      INIT_0E => X"8D91908F8F8E8C8C8B8C8B8C8F90909090909290867D7D8180859293918F8C8B",
      INIT_0F => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8C8E9092938E837F828081",
      INIT_10 => X"8F8E8D8D8C8C8C8C8C8E8F8F909091928B80818382848E908D8C8C8C8C8C8C8C",
      INIT_11 => X"918D8C8E8F8D8C8C8C8B8A8B8C8C8C8C8D8E90919290867C7C7D7C8590929090",
      INIT_12 => X"7A7C7C828F9593918E8C8C8C8C8C8C8C8C8C8C8C8C8D90918D8280807F818E95",
      INIT_13 => X"81808280818C92918F8D8C8C8C8C8E8D8C8C8C8C8C8C8C8C8C8C8C8F92938A7E",
      INIT_14 => X"8C8C8E8F90928D82808587888D908F8F8E8D8D8C8B8B8B8B8C8C8D8D8B8B8C8E",
      INIT_15 => X"80839092908F8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_16 => X"8B89888785848383898F8F8D8C8C8B8B8A8A88888A8A8A8B8C8C8C8C8A888684",
      INIT_17 => X"8A87888B8C8E8B8686888A8B8B898B8E8F8D8B8C8D8C8C8C8C8E8D8C8C8C8C8D",
      INIT_18 => X"8C8C8C8C8C8C8C8C8F8D898A85828484838991918F8F8F8F8E8C8C8C8B8B8B8B",
      INIT_19 => X"8B8B8B8C8D8E8E8E8E8E8F908B85848687868A8A8B8E8D8B8A8C8C8C8C8C8C8C",
      INIT_1A => X"8C8C8C8C8C8C8C8C8C8C8C8C8B8B8C8E909290847F8587888D908F8E8E8D8C8C",
      INIT_1B => X"8C8C8D8D8D8D8E8E8D8886837F828B8D8B8A8D8E8E8C8C8C8C8C8C8C8C8C8C8C",
      INIT_1C => X"8C8B8A8A8B8C8C8C8C8E90928E888685858584898E918F8E8D8B8B8B8B8B8B8C",
      INIT_1D => X"8D8C8C8C8C8C8C8C8C8C8C8B8A8A8C8E8E89858787888B8D8A8A8C8F8D8B8C8C",
      INIT_1E => X"908E8C8C8C8C8D8E8C8C8C8C8C8C8C8C8C8C8C8E8F8B8886858484868C919190",
      INIT_1F => X"8686888F918F8F8E8D8D8C8B8B8B8C8C8D8D8D8B8C8D8F8D8886868585888A8D",
      INIT_20 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8D8F90928D8081",
      INIT_21 => X"908F8C8C8C8B8C8A8987888A8A8A8B8C8C8C8D8C8886837F859192908E8C8B8B",
      INIT_22 => X"89898B8A8A8C8E8F8D8B8C8D8C8C8B8D8E8C8C8C8C8C8D8A898987858483848B",
      INIT_23 => X"8B898A85828483848C9291908F8F8F8D8C8C8C8B8B8B8B8987898B8C8E8A8687",
      INIT_24 => X"8E8F8F8A85858686878A8A8C8E8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8F",
      INIT_25 => X"8C8C8C8B8B8C8F90928F83808787898D8F8F8E8D8D8C8C8B8B8B8C8E8F8E8E8D",
      INIT_26 => X"8787827F838C8C8B8B8D8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_27 => X"8F91918D898785848484898F918F8D8D8C8B8B8B8B8C8C8C8C8D8D8D8E8E8F8B",
      INIT_28 => X"8C8C8B8A8B8D8F8E87858787888B8C8A8B8D8F8E8B8C8C8C8B8A8B8B8C8C8C8D",
      INIT_29 => X"8C8C8C8C8C8C8C8C8C8D8F8F8A8785848484878E91908F8C8C8C8C8C8C8C8C8C",
      INIT_2A => X"8F8E8D8D8C8B8B8B8B8C8C8D8D8B8C8C87868584888B8E8F8D8C8C8C8C8D8D8C",
      INIT_2B => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8F90928D82808587888E908F",
      INIT_2C => X"8B8B8A88888A8A8A8B8C8C8C8C8A88868480839092908F8C8B8B8C8C8C8C8C8C",
      INIT_2D => X"8E8F8D8B8C8D8C8C8B8C8E8D8C8C8C8C8D8B89888785848383898F8F8D8C8C8B",
      INIT_2E => X"84838991918F8F8F8F8E8C8C8C8B8B8B8B8A88888B8C8E8B8686888A8B8B898B",
      INIT_2F => X"868786898A8B8E8D8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8F8D8989858183",
      INIT_30 => X"8E90929084808587878D908F8E8E8D8C8C8B8B8B8C8E8E8E8E8E8E8F8F8B8584",
      INIT_31 => X"8D8B8B8D8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8C",
      INIT_32 => X"85858584898F918F8E8D8B8B8B8B8B8C8C8C8C8D8D8D8E8E8E8D8886837F818B",
      INIT_33 => X"8E8E89858787888B8D8A8A8C8E8D8B8C8C8C8B8A8B8B8B8C8C8D8F90928E8886",
      INIT_34 => X"8C8C8C8C8E8E8B8886858484868C91918F8D8C8C8C8C8C8C8C8C8C8C8B8A8B8D",
      INIT_35 => X"8C8D8D8D8B8B8D8F8D8786868585888A8D908E8C8C8C8C8D8E8D8C8C8C8C8C8C",
      INIT_36 => X"8C8C8C8C8C8C8C8C8C8B8D8F90928D81818686888F908F8F8E8D8C8C8B8B8B8B",
      INIT_37 => X"8B8C8C8D8C8986837F859192908E8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_38 => X"8D8E8C8C8C8C8C8D8A898987858483848B908F8D8C8C8C8C8A8988888A8A8A8A",
      INIT_39 => X"8D8C8C8C8B8B8B8B8987898B8C8E8A868789898B8A8A8C8E8F8D8B8C8D8D8C8B",
      INIT_3A => X"8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8F8B898A85828483848C9291908F8F8F",
      INIT_3B => X"8D8F8F8E8E8D8C8B8B8B8B8C8E8E8E8E8D8E8F8F8A84858686878B8A8C8E8D8B",
      INIT_3C => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8B8C8F90928F8380868788",
      INIT_3D => X"8D8C8B8B8B8B8B8C8C8C8D8D8D8E8E8E8C8787837F838C8C8A8B8D8E8D8C8C8C",
      INIT_3E => X"8A8B8D8F8D8B8C8C8C8B8A8B8B8C8C8C8D8E91918D888785848484898F918F8E",
      INIT_3F => X"848484878E91908F8C8C8C8C8C8C8C8C8C8C8C8B8A8A8D8F8E88868787888B8C",
      INIT_40 => X"8786868584888B8E8F8D8C8C8C8C8D8E8C8C8C8C8C8C8C8C8C8C8C8F8F8A8885",
      INIT_41 => X"8C8C8E8E90928D807F8C918F8F8F8E8E8D8C8C8C8C8D8D8D8C8C8B8B8B8B8B8C",
      INIT_42 => X"80828E91908E8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_43 => X"847E828D92908E8D8E8F8E8C8C8B8B8B8C8C8C8C8C8C8C8C8C8D8D8D8E929189",
      INIT_44 => X"8C8C8C8C8D8E8F8F908F908B80818B91908E8E8E8F8E8D8D8C8E8C8C8C8C8D8C",
      INIT_45 => X"8C8C8C8C8C8C8C8D8D857E80898F90908C8C8E8D8C8D8E8E8D8C8C8C8C8C8C8C",
      INIT_46 => X"8D8D8D8C8D8E8E8E8C8C8C8D8E8F8E8F928D837E838C8E8C8B8C8C8C8C8C8C8C",
      INIT_47 => X"8C8C8C8C8C8C8C8C8C8C8C8C8B8B8C8E8F928E81808A9193908D8D8C8C8C8C8C",
      INIT_48 => X"8C8C8B8B8B8B8B8B8D9091888082898A878A8D8E8E8C8C8C8C8C8C8C8C8C8C8C",
      INIT_49 => X"8C8B8A8A8A8B8C8C8C8F918F857F869191908F90908F8D8C8C8A8A8A8A8A8B8C",
      INIT_4A => X"8C8C8C8C8C8C8C8C8C8C8C8B8B8B8C8C8F9090919190887F7E868E8F8C8B8C8C",
      INIT_4B => X"8F8E8C8C8C8C8D8E8C8C8C8C8C8C8C8C8C8C8D8E8980828D92908E8E8D8C8C8C",
      INIT_4C => X"8F928F908F8E8D8C8C8C8C8C8D8D8D8C8B8B8B8B8B8C8D8E8F8F8F9190857E85",
      INIT_4D => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8C8F90918A7E82",
      INIT_4E => X"8E8D8C8C8C8B8B8C8C8C8C8C8C8C8C8C8D8D8D909390877E839092908D8B8B8B",
      INIT_4F => X"8F90897F838D918F8E8E8E8F8D8D8C8D8E8C8C8C8C8D8B817E848F918E8D8D8E",
      INIT_50 => X"827E828B8F908F8C8D8E8C8D8E8E8E8D8C8C8C8C8C8C8C8C8C8C8C8D8E8E8F90",
      INIT_51 => X"8C8C8D8E8E8E8F928B817E838E8D8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8C",
      INIT_52 => X"8C8C8C8B8B8C8F90928D80828C92938F8D8E8C8C8C8C8C8C8D8D8D8E8E8E8D8C",
      INIT_53 => X"908F857F828A89878A8C8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_54 => X"8F918D837E8891908F9091908F8D8C8C8B8A8A8A8A8C8C8C8C8B8B8B8B8B8C8D",
      INIT_55 => X"8C8C8B8B8B8D8F91909091918F847D7F898F8E8C8C8C8C8C8B8A8A8A8C8C8C8D",
      INIT_56 => X"8C8C8C8C8C8C8C8C8C8D8E867F858E908F8E8E8D8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_57 => X"8D8C8C8C8C8C8D8D8D8D8C8B8B8B8B8B8E8F918E837E878E8E8C8C8C8C8D8D8C",
      INIT_58 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8F90928D80808C918F8F8F8E",
      INIT_59 => X"8B8B8C8C8C8C8C8C8C8C8D8D8D8F92918980828E91908E8B8B8B8B8C8C8C8C8C",
      INIT_5A => X"91908E8E8E8F8E8D8C8C8E8D8C8C8C8D8C847D828D92908E8D8E8E8E8C8C8C8B",
      INIT_5B => X"908C8B8F8D8D8D8E8E8D8C8C8C8C8C8C8C8C8C8C8C8D8F8E8F908F908B80808A",
      INIT_5C => X"8F928D837E828C8E8C8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D857E80898F90",
      INIT_5D => X"8E90928F82808A9193908D8D8D8C8C8C8C8D8D8D8D8E8E8E8E8C8C8C8C8E8F8F",
      INIT_5E => X"8A878A8D8E8E8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8B",
      INIT_5F => X"9191908F90908F8D8C8B8A8A8A8A8A8B8C8C8C8B8B8B8B8B8B8C909188808289",
      INIT_60 => X"8C8F9090919190887F7E868E8F8C8C8C8C8C8B8A8A8A8B8C8C8C8F908F857F86",
      INIT_61 => X"8C8C8C8D8E887F828D92908E8E8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8C",
      INIT_62 => X"8C8B8B8B8B8B8B8D8E8F8F8F918F857E858E8E8C8C8C8C8D8E8D8C8C8C8C8C8C",
      INIT_63 => X"8C8C8C8C8C8C8C8C8C8B8C8F90928A7E828F928F8F8F8E8D8C8C8C8C8C8D8D8D",
      INIT_64 => X"8C8D8D8D919390877F839092908D8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_65 => X"8D8E8C8C8C8C8E8C827E848F928E8E8D8E8E8E8C8C8B8B8B8C8C8C8C8C8C8C8C",
      INIT_66 => X"8C8C8C8C8C8C8C8C8C8C8C8C8D8F8F8F908F90897E828D918F8E8E8E8F8D8D8C",
      INIT_67 => X"8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8C827E828B8F908F8C8D8E8C8D8E8E8E",
      INIT_68 => X"8F8D8E8C8C8C8C8C8D8D8D8C8E8E8E8D8C8C8C8D8E8E8E90928B817E838E8E8B",
      INIT_69 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8B8C8E90928D80818C9293",
      INIT_6A => X"8C8B8A8B8A8A8B8C8C8C8B8B8B8B8B8C8D90908680828989878A8C8E8D8C8C8C",
      INIT_6B => X"7F888F8F8C8C8C8C8C8B8A8A8A8C8C8C8D8E908E837E8891908F90918F8F8D8C",
      INIT_6C => X"90908E8E8D8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8B8B8D8F91909191918F857D",
      INIT_6D => X"8F8E8F918E837F878E8E8C8C8C8C8D8E8C8C8C8C8C8C8C8C8C8C8D8D867F868E",
      INIT_6E => X"8C8D8E8E8F908E87868D8F8E8F8D8C8C8B8B8B8B8C8D8D8D8D8B8B8B8B8B8B8B",
      INIT_6F => X"88888F90908E8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_70 => X"8785898F918E8C8D8D8D8D8C8B8B8B8B8C8E8F8F8F8F8F8F8F8F8F8F8F91908D",
      INIT_71 => X"8E8E8E8E8E8E8E8D8E8C8B8A85868D91908F8F8F8F8F8F8F8D8D8C8C8C8C8E8D",
      INIT_72 => X"8C8C8C8C8C8C8C8D8E8885878D9090908D8B8C8B8C8B8C8D8C8C8D8E8D8D8D8D",
      INIT_73 => X"8D8D8D8D8D8D8D8D8C8B8B8B8B8C8C8E92908985888E8E8C8C8C8C8C8C8C8C8C",
      INIT_74 => X"8C8C8C8C8C8C8C8C8C8C8C8C8B8B8C8D8F918F87868D91918E8B8B8B8B8B8B8C",
      INIT_75 => X"8C8B8A8A8A8A8A8A8B8E928E8A8A8B8A878A8C8D8E8C8C8C8C8C8C8C8C8C8C8C",
      INIT_76 => X"8C8B8A8A8A8C8C8C8D8E908F88868B91908F8F8F8D8D8C8C8B8A8A8B8B8B8C8C",
      INIT_77 => X"8B8C8C8C8C8C8C8C8C8C8C8B8C8D8E8E8E908F8F8C8D888383898E8E8D8D8C8C",
      INIT_78 => X"8F8D8C8C8C8C8D8E8C8C8C8C8C8C8C8C8C8C8C8E8C86898F91908D8C8C8A8A8A",
      INIT_79 => X"90908E8F8D8C8B8B8B8B8B8C8D8D8D8C8B8B8B8B8B8B8B8C8E8F8F90918A8489",
      INIT_7A => X"8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8E90908C8687",
      INIT_7B => X"8D8C8C8B8B8B8B8D8E8F8F8F8F8F8F8F8F8F8F9091908C86878F908F8D8B8B8B",
      INIT_7C => X"8C8C8984878F918F908F8F8F8F8F8E8D8D8C8C8C8C8E8E87868A90918D8C8D8D",
      INIT_7D => X"8885878E908F8F8C8B8C8B8B8C8D8C8C8C8D8D8D8D8D8D8E8E8E8E8E8E8E8D8D",
      INIT_7E => X"8B8B8B8C8C8C8F928F8885898F8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8E",
      INIT_7F => X"8C8C8C8B8B8C8E8F918C86888E91918D8B8C8B8B8B8B8C8D8D8D8D8D8D8D8D8B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8F908D8A8A8B89878A8D8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_01 => X"8E908E86868D918F8F8F8E8D8D8C8B8B8A8B8B8B8B8C8C8C8B8A8A8A8A8A8A8B",
      INIT_02 => X"8C8C8B8C8E8E8E8F90908F8E8D8782848A8E8E8C8C8C8C8C8B8A8A8A8C8C8C8D",
      INIT_03 => X"8C8C8C8C8C8C8C8C8C8D8E89868B90918F8D8C8B8A8A8B8C8C8C8C8C8C8C8C8C",
      INIT_04 => X"8B8B8B8B8B8C8D8D8D8D8B8B8B8B8B8B8E8F908F89848A8F8D8C8C8C8C8D8D8C",
      INIT_05 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8E8F908D87868D908D8F8D8C",
      INIT_06 => X"8B8C8E8F8F8F8F8F8F8F8F8F8F8F91918D88878F90908E8C8B8B8B8C8C8C8C8C",
      INIT_07 => X"91908F8F8F8F8F8F8E8D8D8C8C8C8C8E8D8886888F928F8C8D8D8D8D8C8B8B8B",
      INIT_08 => X"908D8B8C8B8C8B8C8D8C8C8D8D8D8D8D8D8E8E8E8E8E8E8E8D8E8C8B8A85878D",
      INIT_09 => X"8E92908985888E8E8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8E8986878D9090",
      INIT_0A => X"8E8F918F87878C91918E8C8B8B8B8B8B8C8D8D8D8D8D8D8D8D8C8B8B8B8B8C8D",
      INIT_0B => X"8A878A8C8E8E8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8B",
      INIT_0C => X"90908F8F8F8D8D8C8B8A8A8A8B8B8B8C8C8C8B8A8A8A8A8A8A8B8E928E8A8A8C",
      INIT_0D => X"8E8E8F8F8F8C8D888383898E8E8D8C8C8C8C8B8A8A8A8C8C8C8D8E909088858B",
      INIT_0E => X"8C8C8C8C8F8C86898F91908D8C8C8A8A8B8B8C8C8C8C8C8C8C8C8C8C8B8C8D8E",
      INIT_0F => X"8C8B8B8B8B8B8B8B8D8E8F8F90908A84898F8D8C8C8C8C8D8E8D8C8C8C8C8C8C",
      INIT_10 => X"8C8C8C8C8C8C8C8C8C8C8D8E90908C868890908E8F8C8C8B8B8B8B8C8D8D8D8D",
      INIT_11 => X"8F8F8F8F9091908C87878F908F8D8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_12 => X"8D8D8C8C8C8C8E8F87868990918D8C8D8D8D8D8C8B8B8B8B8C8E8F8F8F8F8F8F",
      INIT_13 => X"8C8C8D8D8D8D8D8D8E8E8E8E8E8E8E8D8D8C8B8984878E918F8F8F8F8F8F8F8E",
      INIT_14 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8E8886878D8F8F8F8C8B8C8B8B8C8D8D",
      INIT_15 => X"8D8B8C8B8B8B8B8C8D8D8D8D8D8D8D8D8B8B8B8B8C8C8C8F928F8885898F8D8C",
      INIT_16 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8B8B8C8E8F918D86878E9191",
      INIT_17 => X"8B8A8A8C8B8B8C8C8C8B8A8A8A8A8A8A8B8F918C8A8A8B89878A8C8E8D8C8C8C",
      INIT_18 => X"848A8E8E8C8C8C8C8C8B8A8A8B8C8C8C8D8E908E87868D91908F8F8E8D8D8C8B",
      INIT_19 => X"91908D8C8C8A8A8B8C8C8C8C8C8C8C8C8C8C8C8B8C8D8F8E8F90908F8E8D8782",
      INIT_1A => X"8E8F8F918F88848A8E8D8C8C8C8C8D8D8C8C8C8C8C8C8C8C8C8C8C8E8A868B90",
      INIT_1B => X"8C8E8E8E8F8F8F8E8E8F8E8E8E8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B",
      INIT_1C => X"8F8F908F8E8E8D8C8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B",
      INIT_1D => X"8E8F90908E8D8B8B8B8B8C8B8B8B8B8B8B8C8D8D8D8D8D8D8D8D8D8D8E8E8E8F",
      INIT_1E => X"8D8D8D8D8D8D8B8B8B8B8B8B8C8C8D8D8E8D8D8D8D8D8D8D8E8E8E8E8E8E8E8E",
      INIT_1F => X"8B8B8B8B8B8B8B8C8D8E8F8F8E8C8C8C8C8B8B8C8D8D8E8E8E8E8E8E8E8E8E8E",
      INIT_20 => X"8B8B8B8B8B8B8B8B8B8B8B8B8B8A8B8C8E90908F8E8E8E8E8E8E8E8D8C8B8B8B",
      INIT_21 => X"8B8B8B8B8B8B8B8B8B8B8B8B8C8C8D8E8E8F8F8F8F8F8E8E8C8B8B8B8B8B8B8B",
      INIT_22 => X"8B8B8B8B8B8B8B8C8D8D909191908F8D8C8D8E8E8C8B8B8B8B8B8B8B8B8B8B8B",
      INIT_23 => X"8B8B8B8C8D8D8E8E8E8E8E8F8E8F8F8E8D8D8C8B8B8C8B8B8A8A8A8B8B8B8B8B",
      INIT_24 => X"8D8E8E8E8E8E8E8E8E8E8D8C8C8D8D8D8D8D8D8D8B8B8B8B8B8C8D8D8C8C8B8B",
      INIT_25 => X"8F8E8D8E8E8E8E8D8C8B8B8B8B8B8B8B8B8B8B8C8E8D8E8E8D8D8C8B8A8B8B8B",
      INIT_26 => X"8F8E8F8E8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8C8C8D8D8F908F8F",
      INIT_27 => X"8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8C8E8E8E8E8F8F8E8E",
      INIT_28 => X"8B8B8B8B8B8B8B8B8D8D8D8D8D8D8D8D8D8D8D8E8E8E8F8E8E8F8E8E8E8D8D8C",
      INIT_29 => X"8A8B8C8C8D8D8D8D8D8D8D8D8D8D8D8E8E8E8E8E8E8E8F8F8F90908E8C8B8B8B",
      INIT_2A => X"8E8F8F8E8C8C8C8C8B8B8B8C8D8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D8C8C8B8A",
      INIT_2B => X"8B8B8B8A8B8B8D8F90908E8E8E8E8E8E8E8E8D8C8B8B8B8B8B8B8B8B8B8B8C8D",
      INIT_2C => X"8B8B8B8C8C8D8E8F8F8F8E8E8F8E8E8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B",
      INIT_2D => X"8E909191908F8D8C8D8E8E8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B",
      INIT_2E => X"8E8E8F8E8F918E8C8C8C8B8B8C8B8A8A8A8A8B8B8B8B8B8B8B8B8B8B8B8B8C8D",
      INIT_2F => X"8E8D8C8C8C8D8C8D8D8D8D8B8C8B8B8B8C8D8D8C8B8B8B8B8B8B8C8D8E8E8E8E",
      INIT_30 => X"8B8B8B8B8B8B8B8B8B8B8D8E8D8D8E8D8C8B8A8A8A8B8C8D8E8E8E8E8E8E8E8E",
      INIT_31 => X"8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8D8D8D8F8F8E8F8F8D8E8E8E8E8E8D8B",
      INIT_32 => X"8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8C8E8E8E8F8F8F8E8E8F8E8E8F8C8B",
      INIT_33 => X"8B8B8D8D8D8D8D8D8D8D8D8D8D8E8E8E8F8F8F908F8E8E8D8C8C8B8B8B8B8B8B",
      INIT_34 => X"8D8D8D8D8D8D8D8D8D8D8E8E8E8E8E8E8E8E8F90908F8D8B8B8B8B8C8B8B8B8B",
      INIT_35 => X"8C8C8B8B8C8C8D8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D8D8C8B8B8B8B8B8C8C8D",
      INIT_36 => X"8C8F91908F8E8E8E8E8E8E8E8D8C8B8B8B8B8B8B8B8B8B8B8C8D8E8F8F8E8C8C",
      INIT_37 => X"8E8E8F8F8F8F8F8E8E8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8A8B",
      INIT_38 => X"8D8C8C8E8E8D8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8C8C8C",
      INIT_39 => X"8E8D8C8B8B8B8C8B8B8A8A8A8B8B8B8B8B8B8B8B8B8B8B8B8C8D8D909191908F",
      INIT_3A => X"8D8D8D8D8C8B8B8B8B8B8C8D8D8C8C8B8B8B8B8B8C8D8D8E8E8E8E8E8F8E8F90",
      INIT_3B => X"8B8B8B8B8D8E8D8D8E8D8D8B8A8A8B8B8B8D8E8E8E8E8E8E8E8E8E8E8C8C8D8D",
      INIT_3C => X"8B8B8B8B8B8B8B8B8B8C8D8D8D8F908E8E8F8D8D8E8E8E8E8D8C8B8B8B8B8B8B",
      INIT_3D => X"8B8B8B8B8B8B8B8B8C8E8E8E8F8E8F8E8E8F8E8F8E8C8B8B8B8B8B8B8B8B8B8B",
      INIT_3E => X"8D8D8D8E8F8F8E8F8E8E8E8E8E8E8D8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B",
      INIT_3F => X"8E8E8E8E8E8E8E8F8E8F90908E8C8B8B8B8B8B8B8B8B8B8B8B8D8D8D8D8D8D8D",
      INIT_40 => X"8E8E8E8E8E8E8E8E8D8D8D8D8D8C8C8B8A8A8B8C8C8D8D8D8D8D8D8D8D8D8D8D",
      INIT_41 => X"8E8E8E8D8C8C8B8B8B8B8B8B8B8B8B8C8E8E8F8F8E8C8C8C8C8B8B8B8C8D8E8E",
      INIT_42 => X"8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8D8F90908E8E8E8E8E",
      INIT_43 => X"8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8C8C8D8E8F8F8F8E8E8E8E8E",
      INIT_44 => X"8A8A8A8B8B8B8B8B8B8B8B8B8B8B8B8C8D8E8F9191908E8D8C8D8E8E8C8B8B8B",
      INIT_45 => X"8B8D8D8D8C8B8B8B8B8B8B8C8D8E8E8E8E8E8E8F8E8F908F8D8C8B8B8B8C8B8A",
      INIT_46 => X"8D8C8B8B8A8A8B8C8D8E8E8E8E8E8E8E8E8E8D8C8C8C8D8C8D8D8D8C8B8C8B8B",
      INIT_47 => X"8C8D8D8E8F8F8E8F8E8D8E8E8E8E8E8D8B8B8B8B8B8B8B8B8B8B8B8D8E8D8D8D",
      INIT_48 => X"8D8D8D8D8D8D8D8E8E8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D",
      INIT_49 => X"8D8E8D8D8D8D8D8E8D8D8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D",
      INIT_4A => X"8D8E8E8D8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4B => X"8C8C8C8C8C8C8B8B8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4C => X"8B8B8B8B8B8B8B8C8D8D8E8E8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4D => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8E8D8D8D8D8D8D8D8C8C8C8B8B",
      INIT_4E => X"8C8D8D8D8D8D8D8D8D8D8D8D8D8E8D8D8D8D8D8E8E8D8D8D8C8C8C8C8C8C8C8C",
      INIT_4F => X"8D8D8D8D8D8D8D8D8D8D8D8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_50 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D8C8C8D8C8C8C8C8C8C8C8C8C8C8D8D8D8D",
      INIT_51 => X"8D8D8D8D8D8D8D8D8D8D8D8C8D8C8C8C8C8C8C8C8C8C8B8D8D8D8D8D8D8D8D8D",
      INIT_52 => X"8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_53 => X"8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8D",
      INIT_54 => X"8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D",
      INIT_55 => X"8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D8D8D8D8D8E8D",
      INIT_56 => X"8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D8D8C8C8C8C8C",
      INIT_57 => X"8E8E8E8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8B8C8C",
      INIT_58 => X"8C8C8C8C8C8C8C8C8D8E8E8D8D8D8D8D8D8D8D8D8C8B8B8B8B8B8B8B8B8B8C8D",
      INIT_59 => X"8D8D8D8D8E8E8D8D8D8D8D8E8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_5A => X"8D8D8E8E8E8D8D8D8D8D8C8C8D8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D",
      INIT_5B => X"8D8D8D8E8E8D8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5C => X"8D8D8C8D8C8C8C8C8C8C8C8C8B8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5D => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D",
      INIT_5E => X"8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8E8E8D8D8D8D8D8D8D8D8D8C",
      INIT_5F => X"8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8D8D8D8D8C8C",
      INIT_60 => X"8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D8D8D8D8E8E8D8D8C8C8C8C8C",
      INIT_61 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8E8D8C8D8C8C8C8C8C8C8C8C8C",
      INIT_62 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8D8C8C8C8C8C8C8C8C8C8C8D8D8D",
      INIT_63 => X"8C8D8D8E8E8D8D8D8D8D8D8D8D8C8C8B8B8B8B8B8B8B8B8B8C8D8D8E8E8D8D8D",
      INIT_64 => X"8D8D8D8D8E8E8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_65 => X"8D8D8D8D8C8C8D8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8E8D",
      INIT_66 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8E8E",
      INIT_67 => X"8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D",
      INIT_68 => X"8C8C8C8C8C8D8D8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8C8D8C8C",
      INIT_69 => X"8C8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C",
      INIT_6A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C",
      INIT_6B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D",
      INIT_6C => X"8D8D8D8D8D8D8D8D8D8E8E8D8C8D8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D",
      INIT_6D => X"8D8D8D8D8D8D8D8D8D8C8C8C8C8C8B8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_6E => X"8D8D8D8D8D8C8B8B8B8B8B8B8B8B8B8C8D8E8D8E8E8D8D8D8D8D8D8D8D8D8D8D",
      INIT_6F => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8E8E8D8D8D8D",
      INIT_70 => X"8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8E8E8E8D8D8D8D8D8E8D8D8D",
      INIT_71 => X"8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8E8D8D8D8D8D8C8C8C8C8C",
      INIT_72 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8E8D8D8C8C8C8C8C8C8C8C8C",
      INIT_73 => X"8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8C8D8C8C8C8C8C8C8C8C8B8C8D",
      INIT_74 => X"8D8D8D8D8D8E8E8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_75 => X"8B8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8C8C8B8B8C8B8B8C8C8C8C8C8C8C8C8C",
      INIT_76 => X"8A8A8A8A8A8A8A8A8B8C8C8B8B8B8C8C8C8B8C8B8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_77 => X"8A8A8A8A8B8C8C8B8B8C8C8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A",
      INIT_78 => X"8A8C8C8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A",
      INIT_79 => X"8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A89",
      INIT_7A => X"8C8C8C8C8C8C8B8C8B8C8C8B8C8B8C8B8A898A8A8A8A8A8A8A8A8A898B8C8B8B",
      INIT_7B => X"8C8C8C8C8C8C8C8C8C8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8B8C8C8C8B8C8B8B",
      INIT_7C => X"8C8C8C8C8C8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8C8C8C8B8C8C8B8C8C8C8B8B",
      INIT_7D => X"8C8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8C8C8C8B8C8B8C8C8B8C8B8C8C8C8C8C",
      INIT_7E => X"8A8A8A8A8A8A8A8A8A8A8A898B8B8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C",
      INIT_7F => X"8A8A8A8A8A8A8A8A8C8B8C8C8B8C8C8C8B8B8C8B8C8C8B8C8B8C8C8C8C8B8C8C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8A8A898A8C8B8C8B8C8C8B8C8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8A8A8A8A",
      INIT_01 => X"8C8C8C8B8C8B8C8C8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A",
      INIT_02 => X"8C8C8C8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8B",
      INIT_03 => X"8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A898A8C8C8B8C",
      INIT_04 => X"8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8B8C8B8B8B8B8B8B8B",
      INIT_05 => X"8C8B8C8B8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8B8C8B8B8B8B8B8B8B8B8B8C8C",
      INIT_06 => X"8C8C8B8A8A8A8A8A8A8A8A8A8A8A8A8C8B8C8C8C8C8B8C8C8C8C8B8C8B8B8C8C",
      INIT_07 => X"8A8A8A8A8A8A8A8A8A8A8A8C8C8C8B8C8B8C8C8C8C8B8C8C8C8C8C8C8C8C8C8C",
      INIT_08 => X"8A8A8A8A8A89898B8C8B8C8C8B8C8B8C8B8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A",
      INIT_09 => X"8A8A8A8B8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A",
      INIT_0A => X"8B8C8B8C8C8B8C8B8C8C8C8B8B8B8B8C8C8C8C8C8B8C8B8A8A8A8A8A8A8A8A8A",
      INIT_0B => X"8B8C8C8C8B8C8C8C8C8B8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A898A8C",
      INIT_0C => X"8C8C8B8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8A8B8B",
      INIT_0D => X"8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8B8C8C8B8B8C8B",
      INIT_0E => X"8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8B8C8C8B8B8C8B8C8B8B8C",
      INIT_0F => X"8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8A8C8B8B8B8B8B8B8B8B8B8B8C8C8C",
      INIT_10 => X"8C8A8A8A8A8A8A8A8A8A8A8A898A8C8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C",
      INIT_11 => X"8A8A8A8A8A8A8A8A8A8B8C8C8C8B8C8C8B8C8B8C8B8C8C8B8C8B8C8C8C8C8B8C",
      INIT_12 => X"8A8A8A8A8A8B8C8C8B8B8C8C8C8C8C8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A",
      INIT_13 => X"8A8C8C8C8B8C8C8C8B8B8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A",
      INIT_14 => X"8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A",
      INIT_15 => X"8C8C8B8C8B8C8C8B8C8B8C8B8C8C8B8C8C8A8A8A8A8A8A8A8A8A8A8A898B8C8B",
      INIT_16 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8C8C8C8C",
      INIT_17 => X"8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8A8C8B8C8C8C8B8B8C8B8C8C",
      INIT_18 => X"8C8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8B8C8C8C8B8C8B8C8C8C8C8B8C8C8C8C",
      INIT_19 => X"8B8A8A8A8A8A8A8A8A8A8A898A8C8C8B8C8C8B8C8B8C8B8C8C8C8C8C8C8C8C8C",
      INIT_1A => X"8A8A8A8A8A8A8A8A8B8C8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_1B => X"8A8A8A898B8C8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A",
      INIT_1C => X"8C8B8C8C8B8C8B8C8B8C8C8B8C8B8C8C8B8C8B8C8B8C8C8C8A8A8A8A8A8A8A8A",
      INIT_1D => X"8C8C8C8C8B8C8B8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_1E => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8A8C8C8C8B",
      INIT_1F => X"8C8C8C8C8C8C8C8C8C8C8C8C8A8A8A8A8A8A8A8A8A8A898A8B8C8B8C8C8C8C8B",
      INIT_20 => X"8C8C8C8C8C8B8C8B8A8A8A8A8A8A8A8A8A8A8A898B8B8B8B8B8B8B8B8B8B8B8C",
      INIT_21 => X"8C8C8C8B8A8A8A8A8A8A8A8A8A8A8A8B8C8B8C8C8C8C8B8C8B8B8C8B8C8B8B8B",
      INIT_22 => X"8583828282828282828282828486878787878787878787878787878787878787",
      INIT_23 => X"8282828282828282848787878787878787878787878787878787878787878787",
      INIT_24 => X"8282828284868787878787878787878787878787878787878787878784828282",
      INIT_25 => X"8487878787878787878787878787878787878787878787878582828282828282",
      INIT_26 => X"8787878787878787878787878787878787878787858282828282828282828282",
      INIT_27 => X"8787878787878787878787878787878683828282828282828282828385878787",
      INIT_28 => X"8787878787878787878787868482828282828282828282828587878787878787",
      INIT_29 => X"8787878787878786838282828282828282828283868787878787878787878787",
      INIT_2A => X"8787878683828282828282828282828386878787878787878787878787878787",
      INIT_2B => X"8382828282828282828282838687878787878787878787878787878787878787",
      INIT_2C => X"8282828282828283868787878787878787878787878787878787878787878786",
      INIT_2D => X"8282828487878787878787878787878787878787878787878787878683828282",
      INIT_2E => X"8687878787878787878787878787878787878787878787858282828282828282",
      INIT_2F => X"8787878787878787878787878787878787878684828282828282828282828284",
      INIT_30 => X"8787878787878787878787878787868582828282828282828282828386878787",
      INIT_31 => X"8787878787878787878787858282828282828282828282848787878787878787",
      INIT_32 => X"8787878787878683828282828282828282828285878787878787878787878787",
      INIT_33 => X"8787868382828282828282828282838687878787878787878787878787878787",
      INIT_34 => X"8282828282828282828283868787878787878787878787878787878787878787",
      INIT_35 => X"8282828282828386878787878787878787878787878787878787878787878582",
      INIT_36 => X"8282838687878787878787878787878787878787878787878787858382828282",
      INIT_37 => X"8787878787878787878787878787878787878787878785828282828282828282",
      INIT_38 => X"8787878787878787878787878787878787878582828282828282828282828487",
      INIT_39 => X"8787878787878787878787878787878787868282828282828282828282848687",
      INIT_3A => X"8787878787878787878787878785828282828282828282828284878787878787",
      INIT_3B => X"8787878787878787878583828282828282828282828486878787878787878787",
      INIT_3C => X"8787878787858282828282828282828282848687878787878787878787878787",
      INIT_3D => X"8683828282828282828282828285878787878787878787878787878787878787",
      INIT_3E => X"8282828282828282838587878787878787878787878787878787878787878787",
      INIT_3F => X"8282828283868787878787878787878787878787878787878787878786848282",
      INIT_40 => X"8486878787878787878787878787878787878787878787878683828282828282",
      INIT_41 => X"8787878787878787878787878787878787878787868382828282828282828282",
      INIT_42 => X"8787878787878787878787878787878785838282828282828282828283868787",
      INIT_43 => X"8787878787878787878787878683828282828282828282828486878787878787",
      INIT_44 => X"8787878787878787858382828282828282828282848787878787878787878787",
      INIT_45 => X"8787878684828282828282828282828284868787878787878787878787878787",
      INIT_46 => X"8582828282828282828282828386878787878787878787878787878787878787",
      INIT_47 => X"8282828282828282858787878787878787878787878787878787878787878786",
      INIT_48 => X"8282828385878787878787878787878787878787878787878787878785828282",
      INIT_49 => X"8687878787878787878787878787878787878787878787858382828282828282",
      INIT_4A => X"8787878787878787878787878787878787878786838282828282828282828283",
      INIT_4B => X"8787878787878787878787878787878582828282828282828282828386878787",
      INIT_4C => X"8787878787878787878787868382828282828282828282838687878787878787",
      INIT_4D => X"8787878787878785838282828282828282828283868787878787878787878787",
      INIT_4E => X"8787878582828282828282828282828587878787878787878787878787878787",
      INIT_4F => X"8D8B8A8A8A8A8A8A8A8A8A8A8C8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E",
      INIT_50 => X"8A8A8A8A8A8A8A8A8C8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D8E8E8E8E8E8E8E8E",
      INIT_51 => X"8A8A8A8A8C8D8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8C8B8A8A",
      INIT_52 => X"8C8D8D8D8D8D8D8D8D8D8D8D8D8E8E8E8D8E8E8E8E8E8E8D8C8A8A8A8A8A8A8A",
      INIT_53 => X"8D8D8D8D8D8D8D8D8D8E8E8E8D8D8E8E8E8E8E8E8C8A8A8A8A8A8A8A8A8A8A8B",
      INIT_54 => X"8E8E8E8E8E8D8D8D8D8D8D8D8D8D8D8C8B8A8A8A8A8A8A8A8A8A8A8B8C8D8D8D",
      INIT_55 => X"8E8E8E8E8E8E8E8E8E8E8E8D8C8A8A8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E",
      INIT_56 => X"8E8E8E8E8E8E8E8D8B8A8A8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E",
      INIT_57 => X"8E8E8E8C8B8A8A8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E",
      INIT_58 => X"8A8A8A8A8A8A8A8A8A8A8A8B8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8D8E8E8E8E",
      INIT_59 => X"8A8A8A8A8A8A8A8B8E8E8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D8D8D8D8D8D8D8C",
      INIT_5A => X"8A8A8A8C8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D8B8A8A8A",
      INIT_5B => X"8D8E8E8E8E8E8E8E8E8E8E8E8E8E8D8E8E8E8E8E8E8E8E8C8B8A8A8A8A8A8A8A",
      INIT_5C => X"8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D8B8A8A8A8A8A8A8A8A8A8A8B8C",
      INIT_5D => X"8D8D8D8D8E8E8D8E8E8E8E8E8E8E8D8B8A8A8A8A8A8A8A8A8A8A8B8C8E8E8E8E",
      INIT_5E => X"8E8E8E8D8E8E8E8E8E8E8E8C8A8A8A8A8A8A8A8A8A8A8B8C8D8D8D8D8D8D8D8D",
      INIT_5F => X"8D8D8D8D8D8D8C8B8A8A8A8A8A8A8A8A8A8A8B8C8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_60 => X"8E8E8D8B8A8A8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D",
      INIT_61 => X"8A8A8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E",
      INIT_62 => X"8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D8C8B",
      INIT_63 => X"8A8A8B8D8D8D8D8D8D8D8D8D8D8D8D8D8E8E8D8D8E8E8E8E8E8E8C8B8A8A8A8A",
      INIT_64 => X"8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D8D8D8D8D8D8D8D8B8A8A8A8A8A8A8A8A8A",
      INIT_65 => X"8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8C8B8A8A8A8A8A8A8A8A8A8B8C8E",
      INIT_66 => X"8E8E8E8E8E8E8E8E8E8D8E8E8E8E8E8E8E8D8B8A8A8A8A8A8A8A8A8A8A8C8E8E",
      INIT_67 => X"8E8E8E8E8E8E8E8E8E8E8E8E8E8C8B8A8A8A8A8A8A8A8A8A8A8C8E8E8E8E8E8E",
      INIT_68 => X"8E8D8E8E8E8E8E8E8D8C8B8A8A8A8A8A8A8A8A8A8B8C8D8E8E8E8E8E8E8E8E8E",
      INIT_69 => X"8E8E8E8E8E8C8A8A8A8A8A8A8A8A8A8A8B8C8D8D8D8D8D8D8D8D8D8D8D8D8E8E",
      INIT_6A => X"8C8B8A8A8A8A8A8A8A8A8A8A8B8C8D8D8D8D8D8D8D8D8D8D8D8D8E8E8E8D8E8E",
      INIT_6B => X"8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D8D8D8D8D8D8D",
      INIT_6C => X"8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8C8B8A",
      INIT_6D => X"8B8D8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D8B8A8A8A8A8A8A",
      INIT_6E => X"8D8D8D8D8D8D8D8D8D8D8E8E8D8E8E8E8E8E8E8D8C8B8A8A8A8A8A8A8A8A8A8A",
      INIT_6F => X"8E8E8E8E8E8D8D8D8D8D8D8D8D8D8D8D8C8A8A8A8A8A8A8A8A8A8A8A8B8D8D8D",
      INIT_70 => X"8E8E8E8E8E8E8E8E8E8E8E8E8D8B8A8A8A8A8A8A8A8A8A8A8C8E8E8E8E8E8E8E",
      INIT_71 => X"8E8E8E8E8E8E8E8E8C8B8A8A8A8A8A8A8A8A8A8A8C8E8E8E8E8E8E8E8E8E8E8E",
      INIT_72 => X"8E8E8E8D8C8A8A8A8A8A8A8A8A8A8A8B8C8D8E8E8E8E8E8E8E8E8E8E8E8E8E8D",
      INIT_73 => X"8B8A8A8A8A8A8A8A8A8A8A8B8C8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E",
      INIT_74 => X"8A8A8A8A8A8A8A8B8C8D8D8D8D8D8D8D8D8D8D8D8D8E8E8D8E8E8E8E8E8E8E8D",
      INIT_75 => X"8A8A8A8B8C8D8D8D8D8D8D8D8D8D8D8D8E8E8E8E8D8E8E8E8E8E8E8E8C8A8A8A",
      INIT_76 => X"8D8E8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D8D8D8D8D8D8D8C8B8A8A8A8A8A8A8A",
      INIT_77 => X"8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D8B8A8A8A8A8A8A8A8A8A8A8B",
      INIT_78 => X"8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8C8B8A8A8A8A8A8A8A8A8A8A8B8D8E8E8E",
      INIT_79 => X"8E8E8E8D8D8E8E8E8E8E8E8C8A8A8A8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E",
      INIT_7A => X"8D8D8D8D8D8D8D8C8B8A8A8A8A8A8A8A8A8A8B8B8C8D8D8D8D8D8D8D8D8D8D8D",
      INIT_7B => X"8E8E8E8C8B8A8A8A8A8A8A8A8A8A8B8D8E8E8E8E8E8E8E8E8E8E8E8E8D8D8D8D",
      INIT_7C => X"9697979797979797979696969696959595959596979797979797979797979797",
      INIT_7D => X"9797979797979696969595959596979797979797979696969796969797979797",
      INIT_7E => X"9796969696959595969797979797979796959697979796979797979797979797",
      INIT_7F => X"9494959595959595969696959596969797979696979797979797979797979797",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9595959596969695959697989796969797979797979797979797969696969595",
      INIT_01 => X"9797979796969696969696959595959697979797979797969796959595949595",
      INIT_02 => X"9797979797969797979697969797979797979797969695959695969596979797",
      INIT_03 => X"9696979797979797979797979797979797969696969796959697979797979797",
      INIT_04 => X"9797979797979797979797979696969596959596979797979797979796969797",
      INIT_05 => X"9797979797979797969695959495959595959596969696959596979797969697",
      INIT_06 => X"9796979696959596969595959697979797979796969696969596969595959596",
      INIT_07 => X"9697969695959595969596979797979797979797979797979797979797979797",
      INIT_08 => X"9695959596979797979797969596969797969797979797979797979797979797",
      INIT_09 => X"9596979797979796959798979697979797979797979797979797979796969696",
      INIT_0A => X"9696959596979797969697979797979797979797979797979696959695959596",
      INIT_0B => X"9697979696969797979797979797979797979796969595959495959596959596",
      INIT_0C => X"9696959595959697979797979797969696959595949596969695959696969696",
      INIT_0D => X"9797969797979797979797969695969695969596979797979797969696969695",
      INIT_0E => X"9797979797979797969696979797969596979797979797979797979796979796",
      INIT_0F => X"9797979696969695959596959697979797979796969797969797979797979697",
      INIT_10 => X"9595959494959596959595969695959696979696969697979797979797979797",
      INIT_11 => X"9595969797979797979696969696969596969595959596979797979797979796",
      INIT_12 => X"9595969695969797979797979797979797979797979797979797969696959695",
      INIT_13 => X"9797979797969596979797969797979797979797979797979797969796969695",
      INIT_14 => X"9796959697979796979797979797979797979797979797969696969595959697",
      INIT_15 => X"9796969696979797969797979797979797979696969695959596979797979797",
      INIT_16 => X"9697979797979797979797969797969595959495959595959596969696959697",
      INIT_17 => X"9697979797979797979796959595949595959595959696969595969798969696",
      INIT_18 => X"9797979797969695969695969596979797979797969696969696969695959595",
      INIT_19 => X"9797969696969797969697979797979797979797979796979797969796979797",
      INIT_1A => X"9595959595969797979797979796969797969696979797979797979797979797",
      INIT_1B => X"9596959596969696959596979797969697979797979797979797979797979696",
      INIT_1C => X"9797979796969696969596969595959596979797979797979797969595949595",
      INIT_1D => X"9797979797979797979797979797979797979797969695959696959695969797",
      INIT_1E => X"9797969797979797979797979797979797969796969695959596959697979797",
      INIT_1F => X"9797979697979797979797979796969696959595959697979797979797969696",
      INIT_20 => X"9797979797979797979696959695959695959697979797979695979797969797",
      INIT_21 => X"9797979796969595959495959595959596969695959697979796969797979797",
      INIT_22 => X"9796969594949596969595959696969696969797979696979797979797979797",
      INIT_23 => X"9595959596979797979797969696969695959695959595969797979797979796",
      INIT_24 => X"9596979797979797979797979796979796979796979797979797979796969596",
      INIT_25 => X"9797979695969797969797979797979797979797979797979696969697979695",
      INIT_26 => X"9696979696969697979797979797979797979797969696969695959695969797",
      INIT_27 => X"9596969595959596979797979797979796959595949495959695959696969595",
      INIT_28 => X"9797979697979797979797969696959695959596979797979797979696969696",
      INIT_29 => X"7D7F8080807F7F7F7F7D8086848384828283838283838383827E7D7D7D7D7D7D",
      INIT_2A => X"8080807F7F7E80858483848383838383838383838383807E7F7D7C7C7D7D7D7D",
      INIT_2B => X"7F7E828584838483838483838383838383827F7F7F7E7C7D7D7D7D7D7F808080",
      INIT_2C => X"848382828384838283838383817D7D7E7F7E7C7C7D7D7D7D7F8080808080807F",
      INIT_2D => X"828483828383838384807D7F7F7D7C7D7D7D7D7E7F808080807F7F7E7E838484",
      INIT_2E => X"838383837F7C7C7E7D7C7C7C7C7C7C7C7E808080807F7F7E7E80858483828282",
      INIT_2F => X"7E7C7D7D7D7C7D7F7D7C7E7D7E808080807F7F7E818584848383838383838383",
      INIT_30 => X"7D7C7D7D7D7D7D7D7F8080808080807F7E7E8485848383828383838383838382",
      INIT_31 => X"7D7D7D7E7F8080808080807F7E80848484838383848383838383838383807D7E",
      INIT_32 => X"7F808080807F7F7E818584848382828384848283838383837F7C7E7F7F7D7C7D",
      INIT_33 => X"807F7E7E848583838383828283838383838383837E7C7D7E7C7C7C7C7C7C7C7D",
      INIT_34 => X"7D8186848384838384838383838383827D7D7D7D7D7D7D7D7D7D7D7D7F808080",
      INIT_35 => X"838383838483838383838383827F7E7F7E7D7D7D7D7D7D7E7F80808080807F7E",
      INIT_36 => X"8383838383838383827E7E7E7D7E7D7D7D7D7D7F8080808080807F7F7E828583",
      INIT_37 => X"838383807C7D7F7F7D7C7D7D7D7D7D7F808080808080807F7E84848483848383",
      INIT_38 => X"7F7D7F7F7D7C7D7D7D7D7D7E7F8080807F7F7E7F848484838282828484838383",
      INIT_39 => X"7C7C7C7C7C7C7D7F808080807F7F7F7E81858483828283838483828383838383",
      INIT_3A => X"7D7E7E7F8080807F7F7F7E828584838383838283838383838383837E7C7D7E7C",
      INIT_3B => X"80808080807F7F7E7F85848383838382838383838383817D7C7D7D7D7C7E7F7D",
      INIT_3C => X"80807F7E818584838383838483838383838383837F7E7E7D7E7D7D7D7D7D7E7F",
      INIT_3D => X"8183848382828385848382838383827E7C7E7F7F7D7C7D7D7D7D7F8080808080",
      INIT_3E => X"83828383838383838383817D7C7D7E7C7C7C7C7C7C7C7E7F808080807F7F7F7E",
      INIT_3F => X"828283838283838383827E7D7D7D7D7D7D7D7E7F808080807F7E7F8484848483",
      INIT_40 => X"838383838383827F7E7F7D7C7D7D7D7D7D7D80808080807F7F7F7D8085848383",
      INIT_41 => X"8383827F7E7F7E7C7D7D7D7D7D7E7F80808080807F7F7E818684838483828483",
      INIT_42 => X"7E7F7E7C7C7D7D7D7D7F8080808080807F7F7E82858483838383848383838383",
      INIT_43 => X"7C7D7D7D7E7F808080807F7F7E7E828484838382828384838283838383817D7D",
      INIT_44 => X"7C7E808080807F7F7E7E80858484828282838483828383838484807D7F7F7E7C",
      INIT_45 => X"80807F7F7F818684838383838283838383838383837F7C7D7F7D7C7C7C7C7C7C",
      INIT_46 => X"7F7E7E84858483838282838383838383827E7D7D7D7D7D7D7F7E7C7E7D7E8080",
      INIT_47 => X"8483838382848483838383838383807E7E7D7C7D7D7D7D7D7E7F808080808080",
      INIT_48 => X"8384848283838383837F7C7E7F7F7D7C7D7D7D7D7E808080808080807F7E8085",
      INIT_49 => X"83838383827E7C7D7E7C7C7C7C7C7C7C7D7F808080807F7F7E81858384838282",
      INIT_4A => X"817D7D7D7D7D7D7D7D7D7D7D7D7F808080807F7E7E8485838383838382838383",
      INIT_4B => X"7F7E7D7D7D7D7D7D7E7F8080808080807F7D8186848384838283838383838383",
      INIT_4C => X"7D7D7D7D7F8080808080807F7E7D828683838483828483838383838383827F7E",
      INIT_4D => X"7F8080808080807F7E7E838484838383848483838383838383827E7E7E7D7E7D",
      INIT_4E => X"80807F7E7F848484848282838484838383838383817C7D7E7F7D7C7D7D7D7D7D",
      INIT_4F => X"7E818584838282838384838383838383837F7D7F7F7D7C7D7D7D7D7D7E7F8080",
      INIT_50 => X"8283838283838383838383827E7C7D7E7C7C7C7C7C7C7C7D7F808080807F7F7E",
      INIT_51 => X"82838383838384817D7C7D7D7D7C7E7F7D7D7E7E7F8080807F7F7F7E82858483",
      INIT_52 => X"83838383837F7E7E7D7E7D7D7D7D7D7E8080808080807F7F7E7F858483838382",
      INIT_53 => X"7E7C7E7F7F7D7D7D7D7D7D7F808080808080807F7D8185848483838384838383",
      INIT_54 => X"7C7C7C7C7C7C7C7E7F808080807F7F7F7E818484838282838483828383838382",
      INIT_55 => X"7D7D7D7E7F8080807F7F7E7E848584848382828283838383838383817D7C7D7D",
      INIT_56 => X"414242424242414241414C606663626160616260606060615A45404141414141",
      INIT_57 => X"4242424241425162636263626162616060606060605F4F414040404141414141",
      INIT_58 => X"40435462656362616162616060606060615F4B41414040414141414142424242",
      INIT_59 => X"6561606061626160606060615C4B414041414141414141414142424242424241",
      INIT_5A => X"60626160606060615F4F40404141414141414141424242424242424042556465",
      INIT_5B => X"606061604D3F4141404041414141414142424242424241404252636262616060",
      INIT_5C => X"4A40414141404041414041414142424242424143526465616163626060606060",
      INIT_5D => X"4040414141414141414242424242424141495E6462616161606060606060615D",
      INIT_5E => X"414141414142424242424242404A5F6564626261626160606060606061534140",
      INIT_5F => X"42424242424141404D6065656260606162626060606061605242404041414141",
      INIT_60 => X"424141475C66626062636160606060606060615B464041414141414141414141",
      INIT_61 => X"4250626262636261626160606060615642404141414141414141414142424242",
      INIT_62 => X"6262616162616060606060615E4A404140404141414141414242424242424241",
      INIT_63 => X"62606060606060615B4540404040414141414141424242424242414143546364",
      INIT_64 => X"6060615A49404041414141414141414242424242424142414459646563626161",
      INIT_65 => X"493F4141414141414141414242424242424140455A6563626160606263616060",
      INIT_66 => X"404141414141414242424242414040435664626260606061626160606060615C",
      INIT_67 => X"40414142424242424141445765646161636160606060606060615D4840414140",
      INIT_68 => X"42424242424240414D6063616061606060606060606159474041414141404140",
      INIT_69 => X"424241404F6065636261616261606060606060604F4140404041414141414142",
      INIT_6A => X"5F636261606061636261606060615F5042404141414141414141424242424242",
      INIT_6B => X"636160606060606060615643404141404141414141414142424242424140414B",
      INIT_6C => X"6160616160606060615A454041414141414141424242424241414B5F65626262",
      INIT_6D => X"6060606060605F4F404140404141414141414242424242414241414B60656262",
      INIT_6E => X"60615F4B40414040414141414142424242424242424142516263626361616261",
      INIT_6F => X"4040414141414141414242424242424241414354626563626161626160606060",
      INIT_70 => X"41414141414242424242424140425464656561606061626160606060615D4B41",
      INIT_71 => X"414242424242424140425163636261616061626160606060625F4F4140414141",
      INIT_72 => X"4242424143526465626163626060606060606060604D3F404140404141414141",
      INIT_73 => X"4140495E6462616161606060606060615D4B4041414141404141404140414242",
      INIT_74 => X"6464626260616160606060606061534140404041414141414142424242424242",
      INIT_75 => X"6162626160606060605242404141414141414141414242424242424142404A5F",
      INIT_76 => X"606060615B463F4141414141414141414142424242424241404C606565636060",
      INIT_77 => X"5642404141414141414141414142424242424141475B66626062636160606060",
      INIT_78 => X"4040404141414141414242424242424241425062626263626062616060606061",
      INIT_79 => X"41414141424242424242424140435462646362616162616060606060605E4A40",
      INIT_7A => X"414242424242424240435864656262616162616060606060615B464040404141",
      INIT_7B => X"42424140455A65636261606162636260606060615B4940404141414141414141",
      INIT_7C => X"435764626260606061626160606060615B494040414141414141414141424242",
      INIT_7D => X"62636160606060606060615D483F414140404141414141414242424242414040",
      INIT_7E => X"606060606060615A464041414141414140404242424242424241414457656461",
      INIT_7F => X"606060616050414040404141414141414242424242424141414C5F6361616161",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5042404141414141414141414242424242424241404E61656362616162616060",
      INIT_01 => X"404141414141414142424242424140414B5F636261606061636260606060615F",
      INIT_02 => X"41414141424242424241414B5F65626262636160606060606060615642404141",
      INIT_03 => X"2C2B2B2B2B2B2B2B2A2C394A514E4F5557575657575758584F3A34353535332E",
      INIT_04 => X"2B2B2B2B2B2D3D4C4F4F4F545856575758575758575441333535322D2C2C2C2C",
      INIT_05 => X"2B2D3E4C50505055575657575758575758553F343534312D2C2C2C2C2C2B2B2B",
      INIT_06 => X"504F565857585857585858585441343434312C2B2C2C2C2C2C2B2B2B2B2B2929",
      INIT_07 => X"57565758575858585341343434302C2B2C2C2C2C2B2B2B2B2B2B2B2A2C3D4E51",
      INIT_08 => X"575858564133343233312C2B2C2C2C2C2B2B2B2B2B2B2B2A2D3F504F4D505657",
      INIT_09 => X"423534353535332D2D2D2B2B2B2B2B2B2B2B2B2C3C4D4F4E4F514E5457575757",
      INIT_0A => X"35322E2C2C2C2C2C2B2B2B2B2B2B2B2B2B34494F4F4D4E555857575857575854",
      INIT_0B => X"2C2C2C2C2C2B2B2B2B2A282A2A34494F514F5357565757585758585857483534",
      INIT_0C => X"2B2B2B2B2B2B2B2A364A50504F535857575858575758585749373334332E2B2C",
      INIT_0D => X"2B2B2B324551504E5050505657575857575858513A343333332E2B2C2C2C2C2B",
      INIT_0E => X"2E3D4C4F4F525657565758575758584B3634353534312C2B2C2C2C2B2B2B2B2B",
      INIT_0F => X"505055575657575757575757523D343534312C2C2C2C2C2C2B2B2B2B2B2B2B2B",
      INIT_10 => X"575757575857575850393435342F2C2C2C2C2C2B2B2B2B2B2B2B2B2B2E3F4C50",
      INIT_11 => X"5757585341333434302C2B2C2C2C2C2C2C2B2B2B2B28292A2E434D514F515657",
      INIT_12 => X"3B3335332F2B2B2C2C2C2C2B2B2B2B2B2B2B2A2F43504F4D5057575758585758",
      INIT_13 => X"2F2B2C2C2C2C2C2B2B2B2B2B2B2B2A2F43504E4D525757575657575758585851",
      INIT_14 => X"2C2B2C2B2B2B2B2B2B2B2F404E4F4E4F504E5558575757575758543C33343334",
      INIT_15 => X"2B2B2B2B2B2B2B2C38494D4E4E515758575857575858513E3535353535312C2D",
      INIT_16 => X"29292B2A394A505050555756575757575858585643333435312C2C2C2C2C2C2B",
      INIT_17 => X"4B504D4E555857565657575758585749363434322D2B2C2C2C2C2C2C2B2B2B2B",
      INIT_18 => X"4F5157575758575758574C37343333332D2B2C2C2C2C2C2B2B2B2B2B2B2A2B38",
      INIT_19 => X"555756565757585858503934353535322C2C2C2B2B2B2B2B2A2A3549514F4E50",
      INIT_1A => X"5757585758585441333535322D2B2C2C2C2C2B2B2B2B2B2B2B2A2C384A514E4F",
      INIT_1B => X"5758553F343534312C2C2C2C2C2C2B2B2B2B2B2B2B2B2E3D4C4F4F5054575657",
      INIT_1C => X"3434312C2B2C2C2C2C2C2B2B2B2B2B29282A2D3E4C5050505557575757575857",
      INIT_1D => X"2B2C2C2C2C2B2B2B2B2B2B2B2A2D3E4E50504F56585758585758575758544134",
      INIT_1E => X"2C2B2B2B2B2B2B2B2A2D3F504F4D50565757565758575858585341343434302C",
      INIT_1F => X"2B2B2B2B2D3D4D4F4E4F504E5457575858575858564233343334302C2C2C2C2C",
      INIT_20 => X"2B2B34484F4F4D4E555857575857575854423534353535332D2D2C2B2B2B2B2B",
      INIT_21 => X"4F514F535756575858575858585748353435332E2C2C2C2C2C2C2B2B2B2B2B2B",
      INIT_22 => X"57575858575758585749373334332D2B2C2C2C2C2C2C2B2B2B2B2A282A2A3449",
      INIT_23 => X"57585858513B333433332E2B2C2C2C2C2C2B2B2B2B2B2B2B2B364A50504F5458",
      INIT_24 => X"4B3634353535312C2B2C2C2C2C2B2B2B2B2B2B2B3245504F4E50505056575758",
      INIT_25 => X"3535312D2C2C2C2C2C2B2B2B2B2B2B2B2A2D3C4C4F4F51565757575857575858",
      INIT_26 => X"2C2C2C2C2C2B2B2B2B2B2B2B2B2E3E4B50505055575657575757575758523E33",
      INIT_27 => X"2C2B2B2B2B2B29292A2E434D514F5156565657575758575758513A3435332F2C",
      INIT_28 => X"2B2B2B2A2F43504F4D50575757585857585757585441343434302C2C2C2C2C2C",
      INIT_29 => X"2F43504F4D5257575756585857585858513B3235342F2B2C2C2C2C2C2B2B2B2B",
      INIT_2A => X"504F4E5558575757575858543C333433342F2B2C2C2C2C2C2B2B2B2B2B2B2B2A",
      INIT_2B => X"58575858575758513D3535353535322D2D2C2B2C2B2B2B2B2B2B2A2E3F4D4F4E",
      INIT_2C => X"575858585643333435312C2C2C2C2C2C2B2B2B2B2B2B2B2B2C38484D4E4E5157",
      INIT_2D => X"49363335322D2B2C2C2C2C2C2B2B2B2B2B29282B2B394A4F5050555756575757",
      INIT_2E => X"332D2B2C2C2C2C2B2B2B2B2B2B2B2A2B374B504E4E5458565757585757585857",
      INIT_2F => X"2C2C2C2C2B2B2B2B2B2A2B3449514E4E50505257575757575858584C37343333",
      INIT_30 => X"302F2F2F2F2F2F302F2F313436383C505C5C5C5D5D5C5C5C5A55535253544C38",
      INIT_31 => X"2F2F2F302F2F323537393E515D5B5C5D5C5C5C5C5C5A555354564A352F303131",
      INIT_32 => X"302F323537393F545C5B5D5D5D5C5C5C5C5954525455493430303131302F2F2F",
      INIT_33 => X"363E535E5D5D5D5D5C5C5C5C5B5553535349342F31313131312F2F2F2F2F2E2F",
      INIT_34 => X"5C5B5C5D5D5C5C5C5B5653545446332F30313131312F2F2F2F2F2F2F2F323636",
      INIT_35 => X"5C5C5C5B565252525243322E30313031302F2F2F2F2F2F2F2F3336373741555D",
      INIT_36 => X"5753525254554B36303130312F2F2F2F2F2F2F2F323535363838364B5B5D5C5D",
      INIT_37 => X"55503B30313131312F2F2F2F2F2F302F2F303436393639505D5C5C5D5C5C5C5C",
      INIT_38 => X"31313231302F2F2F2F2F2E2F2F313436383A4C5B5B5C5D5D5C5C5C5C5B565253",
      INIT_39 => X"2F2F2F2F2F2F2F2F31353636394A5B5D5D5D5D5D5C5C5C5C585353534F3A2F30",
      INIT_3A => X"2F2F2F3034363536393840565D5C5D5D5C5C5C5A545252524E3A2F3031303030",
      INIT_3B => X"2F3235373942545D5B5C5D5D5C5C5C595453525354473330313031302F2F2F2F",
      INIT_3C => X"3942555C5A5D5D5C5C5C5C5C5955535555473330303131302F2F2F2F2F2F302F",
      INIT_3D => X"5B5D5D5D5C5C5C5C5854535453433230303131312F2F2F2F2F2F2F2F2F323537",
      INIT_3E => X"5C5C5C5A5553535346323031313131312F2F2F2F2F2F2F302F3335383843585C",
      INIT_3F => X"5453545344313030313231302F2F2F2F2F2F2F303336363742565E5D5D5D5D5C",
      INIT_40 => X"402F2F313130312F2F2F2F2F2F2F2F303337373745585E5C5B5C5D5C5C5C5D5A",
      INIT_41 => X"3131312E2E2F2F2F2F2F2F3235353638363A515D5C5C5D5C5C5C5B5452525252",
      INIT_42 => X"2F2F2F2F2F30302F31343639363E555D5B5C5D5C5C5C5B565352535454483330",
      INIT_43 => X"2E2F302F313437393E515C5B5C5D5D5C5C5C5C5A555254554C3630313131312F",
      INIT_44 => X"3436363B4F5C5D5B5B5C5D5C5C5C5C585353534E392F3131313131302F2F2F2F",
      INIT_45 => X"3846595D5C5D5C5C5C5C59535252534C372F303130302F2F2F2F2F2F2F2F2F31",
      INIT_46 => X"505C5B5C5D5D5C5C5C5A56535252544B3231312F2F2F2F2F2F2F303535353739",
      INIT_47 => X"5D5C5C5C5C5C5A5553545549342F303131302F2F2F2F2F2F302F2E313537383D",
      INIT_48 => X"5C5C5A54535555493430303131302F2F2F2F2F2F302F2F323537383E515D5B5C",
      INIT_49 => X"545349332F31313131312F2F2F2F2F2F2E2F2F3234373940555C5B5C5D5D5C5C",
      INIT_4A => X"2F30313131312F2F2F2F2F2F2F2F323536363E535D5D5D5D5C5C5C5C5C5B5553",
      INIT_4B => X"31302F2F2F2F2F2F2F2F3337373741555D5C5B5C5D5C5C5C5C5B565354544633",
      INIT_4C => X"2F2F2F2F2F323435363837374B5B5C5D5D5D5C5C5B565252525244322E303130",
      INIT_4D => X"302F3034363936394F5D5C5C5D5C5C5C5B5753525253554B36303130312F2E2F",
      INIT_4E => X"36383A4C5B5B5C5D5C5C5C5C5C5B56535455503B3031313131302F2F2F2F2F30",
      INIT_4F => X"5D5C5D5D5C5C5C5C5C58535453503A2E3031313231302F2F2F2F2F2F2F2F3034",
      INIT_50 => X"5C5C5C5C5A545252534E3A2F30303030302F2F2F2F2F2F2F2F31353636394A5B",
      INIT_51 => X"595452525354473330313031312F2F2F2F2F2F2F3034363536393840555D5C5D",
      INIT_52 => X"5555473430303131302F2F2F2F2F30302F2F3235373941545D5B5C5D5D5C5C5C",
      INIT_53 => X"30303131312F2F2F2F2F2F302F2F3235373941555C5A5D5D5C5C5C5C5C595553",
      INIT_54 => X"302F2F2F2F2F2F2F2F303335383843585C5B5D5D5D5C5C5C5C59545355534332",
      INIT_55 => X"2F2F2F2F303336363641565D5D5D5D5D5C5C5C5C5A5553535346332F31313131",
      INIT_56 => X"303337373845585D5C5A5C5D5C5C5C5D5B5453545344313030313131302F2F2F",
      INIT_57 => X"38363A515D5B5C5D5D5C5C5B555252525241302F313130312F2E2F2F2F2F2F2F",
      INIT_58 => X"5D5B5C5C5C5C5C5A5653525354554733313131312F2E2F2F2F2F2F2F33353536",
      INIT_59 => X"5C5C5C5C5A555254554C3530313131302F2F2F2F2F2F2F2F2F31343639363E54",
      INIT_5A => X"585353544D392F30313131312F2F2F2F2F2E2E2F2F313537393E515C5B5C5D5C",
      INIT_5B => X"4C372F30303030302F2F2F2F2F2F2F2F303436363B4F5C5D5B5B5D5D5C5C5C5C",
      INIT_5C => X"313031302F2F2F2F2F2F2F3035363537393846595C5C5D5D5C5C5C5953525253",
      INIT_5D => X"31302F2F30303030302F2E2E2E2F3444504F5051555A5B5B5B5C5B5B5B5D5543",
      INIT_5E => X"303030302F2E2E2E2E2F3749514E50565B5C5C5A5C5B5C5C5C5C533F3B3C3C37",
      INIT_5F => X"2F2F2E2E2F30374A504E505053585C5B5A5A5A5B5C5D53403C3C3B35302F3030",
      INIT_60 => X"30384951504F51595B5C5C5B5B5B5C5B5C523F3B3D3D3B343130303030303030",
      INIT_61 => X"504F4F535A5B5B5B5B5C5C5B5C503E3B3C3B34302F2F3030303030302F2E2E2E",
      INIT_62 => X"595B5B5B5A5B5B5B5B4D3D393C3C3A38312F2F3030303030302E2E2F30394A51",
      INIT_63 => X"5B5B5B5B5C5C5540393D3C362F2F30303030302F2F2E2D2D2F2F32414F514F52",
      INIT_64 => X"5C59463A3D3E3C362F2F3030303030302F2E2E2E302F344550504F535A5C5B5B",
      INIT_65 => X"3C3934302F303030303030302F2E2E2F2E3142504F5050555B5C5B5B5A5A5B5B",
      INIT_66 => X"2F2F3030303030302F2E2E2F32414F51504F50565C5B5B5A5B5C5C5C58453B3B",
      INIT_67 => X"3030302F2E2D2D2E30303849515052585B5B5B5B5B5B5A5C58463B3B3C3A3932",
      INIT_68 => X"2E2E2D2E303849504E4F50575B5B5B5B5C5B5B5B5C513E3B3D3B3A332F2F3030",
      INIT_69 => X"2F3A4C504E52585B5C5C5B5C5B5C5C5C5C503E3B3C3B3530303030303030302F",
      INIT_6A => X"4F505054595C5B5A5A5B5C5C5B4E3D3B3C3A33302F303030303030302F2E2E2F",
      INIT_6B => X"5D5C5B5B5C5C5B5C4E3D3C3D3D3A3330303030303030302F2E2E2E2F2F3B4D50",
      INIT_6C => X"5B5B5C5C4D3D3C3C3A343030303030303030302F2F2E2E2F3A4B51504F53595A",
      INIT_6D => X"4A3C3A3C3C3A37302F3030303030302F2E2E2F303C4D514F4E50555B5B5B5B5A",
      INIT_6E => X"3D3C362F2F3030303030302F2E2D2D2F2F344650504F555B5C5B5B5A5B5B5C5A",
      INIT_6F => X"2F3030303030302F2E2E2F302F3749514F4F555B5C5B5B5B5B5B5B5C5D533E3A",
      INIT_70 => X"30302F2F2E2E2F303547504F5050555B5B5B5B5A5A5C5C5C56423A3D3D3B342E",
      INIT_71 => X"2E2E2F344550514F4F51585B5B5B5A5B5C5B5B55413A3C3D39322F2F30303030",
      INIT_72 => X"313C4C514F50585C5B5B5A5B5B5B5C54433A3B3C3A38322F2F3030303030302F",
      INIT_73 => X"45504F5051565A5B5B5B5C5B5B5B5D543D3933303030303030302F2F2D2D2F30",
      INIT_74 => X"565B5C5C5A5B5B5C5C5B5C523F3B3C3B3731302F2F303030302F2E2E2E2E2F34",
      INIT_75 => X"5B5A5A5A5B5C5D53403C3C3B352F2F303030303030302F2E2E2F2F3749514E50",
      INIT_76 => X"5B5C523F3B3D3D3C3531303030303030302F2F2E2E2F30374A504F505052585C",
      INIT_77 => X"3B3C3B34302F303030303030302F2F2E2E30384851514F51585B5C5C5B5B5B5C",
      INIT_78 => X"38312F3030303030302F2E2E2E30394A51504F4F535A5B5B5B5B5C5C5B5C503F",
      INIT_79 => X"303030302F2F2E2D2D2F2F32414F514F53595B5B5B5A5B5B5C5B4D3D393C3C3A",
      INIT_7A => X"302F2E2E2E302F334450504F535A5C5B5B5B5B5B5B5B5C5540393D3C362F2F30",
      INIT_7B => X"2F2E3142504F5050555B5C5B5B5A5A5B5C5C59463A3D3D3C362F2F3030303030",
      INIT_7C => X"514F4F50565B5B5B5A5A5C5C5C58453B3B3C3934302F303030303030302F2E2E",
      INIT_7D => X"585B5B5B5B5B5B5A5C58463B3B3C3A39322F3030303030302F2F2E2E2F32414F",
      INIT_7E => X"5B5C5B5B5B5C513F3B3E3B3A342F2F30303030302F2F2E2D2E30303849515051",
      INIT_7F => X"5C5C503F3B3B3B3530303030303030302F2E2E2E2E303748504E4F50575B5B5B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3C3C3A34302F303030303030302F2E2E2F303A4C504E52585B5C5C5B5C5B5C5C",
      INIT_01 => X"30303030303030302F2E2E2E2F2F3A4C504F505054595C5B5B5A5B5C5C5B4E3D",
      INIT_02 => X"303030302F2E2E2E2F394B52504F53595B5D5D5B5B5C5B5B5C4E3E3C3D3D3A32",
      INIT_03 => X"2F2E2E2F303B4C514F4E4F555B5B5B5B5A5B5B5C5C4D3D3B3C3A343030303030",
      INIT_04 => X"2F2F344650504F545B5C5B5B5A5B5A5C5A4B3C3A3C3B3A37312F303030303030",
      INIT_05 => X"51504F555B5C5B5B5B5B5B5B5C5D533E3A3D3C362F2F3030303030302F2E2D2D",
      INIT_06 => X"5B5B5B5B5A5A5B5C5C55423A3D3D3B342E2F3030303030302F2E2E2E302F3749",
      INIT_07 => X"5B5C5B5C55413A3C3D39322F2F303030303030302F2E2E2F303547504F505055",
      INIT_08 => X"54433A3C3C3A38322F2F3030303030302F2E2E2F334550514F4F51585C5B5B5A",
      INIT_09 => X"3C3B3A33303030303030302F2F2D2D2F30313C4C515051585B5B5B5B5B5B5A5C",
      INIT_0A => X"35323131313131313131323232313336373837394A5A5D5D5D5F5F5F5F605E5A",
      INIT_0B => X"313131313132323232303337373738485C5E5D5C5D5E5F5F5F5F5E5958595644",
      INIT_0C => X"3131323232313336373738363F545E5B5C5F5F5F5F605E5A5A59544032313131",
      INIT_0D => X"3234373737373A4E5D5E5D5D5E5F5F5E5F5D5A595A5A54423431313131313131",
      INIT_0E => X"37383841565D5D5D5E5F5E5D5F5C59585A564032313131313131313131313231",
      INIT_0F => X"565D5D5D5D5F5F5E5F5D59585958584B36313131313131313131313131333637",
      INIT_10 => X"5D5F5F5F5F605F5A585A58453431313131313131313232323232333537373742",
      INIT_11 => X"5F5F5B58595A56443231313131313131313232323232333637373743575D5D5D",
      INIT_12 => X"594E39313131313131313131313232313132353737363847595D5D5D5E5F5F5F",
      INIT_13 => X"30313131313131313131313132363837373739485B5D5D5C5E5F5E5E5F5B5958",
      INIT_14 => X"31313131313232323232333637373B4D5B5D5D5E5F605E5E5F5C58585958533C",
      INIT_15 => X"323232313133363738373B4F5C5D5D5E5F5F5F5F5F5E59595959533D32313131",
      INIT_16 => X"30323637373B4D5C5E5D5C5D5E5F5F5F5F5D5A59595441343232313131313131",
      INIT_17 => X"38373743585E5B5D5F5F5F5F5F5D595959503C31313131313131313131323231",
      INIT_18 => X"5E5D5D5E5F5F5E5F5D595A5A59513D3131323131313131313132323131333737",
      INIT_19 => X"5E5E5D5F5D5A5859513B323131313131313131313132313134373737373E525D",
      INIT_1A => X"5C5857585857463431313131313131313132313134373737373845585D5D5D5D",
      INIT_1B => X"5A56433331313131313131313232313232333637373845585D5D5D5D5F5E5E5F",
      INIT_1C => X"313131313131313132323232323336373739485A5D5D5D5E5F5F5F5F605E5958",
      INIT_1D => X"31313132323232313236373736394B5C5D5D5D5E5F5F5F5F5E5A58595A543F31",
      INIT_1E => X"3232313236373738383B4E5C5D5D5C5E5F5D5E5E595758594A36313131313131",
      INIT_1F => X"32343738373B505C5D5D5D5E5F5E5E5E5B585859585039313131313131313131",
      INIT_20 => X"36373837394A5B5D5D5D5F5F5F5F5F5E594F3931313131313131313132313132",
      INIT_21 => X"485C5E5D5C5D5E5F5F5F5F5E5958595644353231313131313131323232323133",
      INIT_22 => X"5B5C5F5F5F5F5F5E5A5959544032313131313131313132323232303236373738",
      INIT_23 => X"5E5F5E5A595A5A544234313131313131313131313231313336373838373F545E",
      INIT_24 => X"585A553F323131313131313131313132313234373737373A4E5D5E5D5D5E5F5F",
      INIT_25 => X"4B3631313131313131313232313133363737383841565D5D5D5E5F5D5D5F5C59",
      INIT_26 => X"3131313131313232323232333537373742565D5D5D5D5F5F5E5F5D5958585858",
      INIT_27 => X"31313132323232333637373743575D5D5D5E5F5F5F5F605F5A585A5845343131",
      INIT_28 => X"3231313538373738475A5D5D5D5E5F5F5F5F5F5B58595A564332313131313131",
      INIT_29 => X"37373739485B5D5D5C5E5F5D5E5F5B5958594E39313231313131313131313232",
      INIT_2A => X"4D5B5D5D5E5F605E5E5F5C59585858543D313131313131313131323131323637",
      INIT_2B => X"5E5F5F5F5F5F5E59595959533D3231313131313131313132323232333638383A",
      INIT_2C => X"5F5F5D5A59595441343232313131313131323232313133363738373B4F5C5D5D",
      INIT_2D => X"5959513C3130313131313131313132323130323737373B4D5C5E5D5C5D5E5F5F",
      INIT_2E => X"313131313131313131323232313133373737383743585E5B5D5F5F5F5F5F5D59",
      INIT_2F => X"31313131313231313134373737373E525D5E5D5D5E5F5F5E5F5D595A5A59503D",
      INIT_30 => X"313132313134373737373844585D5D5D5D5E5D5D5F5D59585A513B3231313131",
      INIT_31 => X"3232333637373845585D5D5D5D5F5E5E5F5C5957585857473431313131313131",
      INIT_32 => X"373739485A5D5D5D5E5F5F5F5F605E59585A5643333131313131313131313231",
      INIT_33 => X"5B5D5D5D5E5F5F5F5F5E5A585959543F31323231313131313132323232323336",
      INIT_34 => X"5E5F5D5E5E5957595A4A3531313131313131313131313232313236373737394A",
      INIT_35 => X"5E5B5859595850383131313131313131313231313237383738383A4E5C5D5D5D",
      INIT_36 => X"58584F393031313131313131313232323232343738383B505C5D5D5D5E605E5E",
      INIT_37 => X"2C2A2B2B2B2B2B2B2B2B2B2C2C2B2B2A2A2A2A2B3A46464647494A4A4A4A4A4A",
      INIT_38 => X"2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A344647464748494A4A4A4A4A4A4848483B",
      INIT_39 => X"2B2B2B2B2B2B2B2A2A2A29282F3F4746474A4A4A4A4A4A4A494947372B2B2B2B",
      INIT_3A => X"2B2A2A2A2A292A3A48474647494A4A4948484A4A494A46352B2A2B2B2B2B2B2B",
      INIT_3B => X"2A2A2A2F41474647494A494848494A484A47332A2B2C2B2B2B2B2B2B2B2B2B2B",
      INIT_3C => X"4346464647494A4948494A4A48494A3E2D2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A",
      INIT_3D => X"484A4A4A4A4A4A4A494A49382B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A33",
      INIT_3E => X"4A4A4A4A494A493B2B2A2B2B2B2B2B2B2B2B2B2B2B2C2B2A2A292A3644464647",
      INIT_3F => X"4B412E2A2C2C2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A29293443464647494A4A4A",
      INIT_40 => X"2A2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A29292933454646474A4A4948484A4948",
      INIT_41 => X"2B2B2B2B2B2B2B2B2B2B2B2A2A2A2B39464646484A4A4A48484A4A49484A4834",
      INIT_42 => X"2B2B2B2B2B2B292A2B292D3E464646474A4A4A4A4A4A4A4A494B45312B2B2B2B",
      INIT_43 => X"2B2B2A2A2A2B394747464748494A4A4A4A4A49474947382B2B2B2B2B2B2B2B2B",
      INIT_44 => X"2A292A31414746484A4A4A4A4A4A4A494944332A2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_45 => X"47464647494A4948494A4A494942312A2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A",
      INIT_46 => X"49494948494A4949422F2A2A2B2C2B2B2B2B2B2B2B2B2B2A2B2A2A2A292C3E48",
      INIT_47 => X"4A4A4A494A49382B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A29324346464647",
      INIT_48 => X"4A47352C2B2B2B2B2B2B2B2B2B2B2B2A2B2B2A2A2A2A3644464647494A4A4948",
      INIT_49 => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A292B3543464647494A4A4A4A4A4A4A48",
      INIT_4A => X"2B2B2B2B2B2B2B2B2B2A2A2A292B3845464647494A4A4A4A4A4A4A494A47372A",
      INIT_4B => X"2B2B2B2A2A2A2A2A2A2B3A464646484A4A4948484A49484A3C2C2A2C2C2B2B2B",
      INIT_4C => X"2B2B2A2A2A2C3D46464748494A4A48494A4A48484A44302A2B2B2B2B2B2B2B2B",
      INIT_4D => X"2A2A2A2A2B3A464646474A4A4A4A4A4A4B402E2A2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_4E => X"344647464749494A4A4A4A4A4A4848483B2C2B2B2B2B2B2B2B2B2B2B2B2C2B2B",
      INIT_4F => X"46474A4A4A4A4A4A4A494947372B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2A2A2A2A",
      INIT_50 => X"4A48494A4A494A46352B2A2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A29292F3E46",
      INIT_51 => X"484A46332A2B2C2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A292A3A48474646484A4A",
      INIT_52 => X"3E2D2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A292F41464647494A494848494A",
      INIT_53 => X"2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A334346464648494A49484A4A4A48494B",
      INIT_54 => X"2B2B2B2B2B2B2C2C2B2A2A2A3644464647494A4A4A4A4A4A4A494949382C2B2B",
      INIT_55 => X"2B2B2C2A292A29293443464647494A4A4A4A4A4A4A494A493B2C2A2B2B2B2B2B",
      INIT_56 => X"2A29292933454646474A4A4948484949484B402E2A2B2C2B2B2B2B2B2B2B2B2B",
      INIT_57 => X"39464646484A4A4A49484A4B49474A47342A2B2B2B2B2B2B2B2B2B2B2B2A2A2A",
      INIT_58 => X"474A4A4A4A4A4A4A4A494A45312B2B2B2B2B2B2B2B2B2B2B2C2B2B2B2A2A292A",
      INIT_59 => X"4A4A4A4A484947382B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2B292D3E464646",
      INIT_5A => X"494944332A2B2B2B2B2B2B2B2B2B2B2B2B2C2B2A2A2A2B394746464648494A4A",
      INIT_5B => X"2A2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A292931414645484A4A4A4A4A4A4B",
      INIT_5C => X"2B2B2B2B2B2B2B2B2A2A2A2A2A292C3E48474646474A4A4A48494A4A49494232",
      INIT_5D => X"2B2B2B2B2A2A2A2A2A2A2932434646464849494947494A4949422F2A2B2B2B2B",
      INIT_5E => X"2B2B2B2A2A2A2A3644464646484A4A49484A4A4A494949392B2A2B2B2B2B2B2B",
      INIT_5F => X"2A292A3443464647494A4A4A4A4A4A4A494A47352C2B2B2B2B2B2B2B2B2B2B2B",
      INIT_60 => X"45464647494A4A4A4A4A4A4A494A47372B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A",
      INIT_61 => X"494A4948484A49484B3C2B2A2C2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A292B38",
      INIT_62 => X"484A4A48484A442F2A2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A2A2B3A46464648",
      INIT_63 => X"494B412E2A2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2C3D46464748494A4A48",
      INIT_64 => X"1C1B1A1A1A1A1A1A1A1A1A1B1C1C1C1B1B1C1C1B1D1E1E1E1F1F1F1F1F1F1F1F",
      INIT_65 => X"1A1A1A1A1A1A1A1A1B1C1C1B1C1C1C1C1E1F1E1E1F1F1F1F1F1F1F1F1F1E1F1E",
      INIT_66 => X"1A1A1A1A1B1C1C1B1C1C1B1B1D1D1E1F201F1F1F1F1F1F1F1F1F1F1D1C1B1A1A",
      INIT_67 => X"1A1B1C1C1B1B1B1D1E201F1E1F1F1F20201F1F1F1F1F1E1C1B1A1A1A1A1A1A1A",
      INIT_68 => X"1B1A1B1B1E1F1E1F1F1F1F1F1F1F1F1E1E1F1B1A1B1C1A1A1A1A1A1A1A1A1A1A",
      INIT_69 => X"1E1E1E1E1F1F1F201F1F1F1F1F1F1F1D1A1A1A1A1A1A1A1A1A1A1A1A1A1B1C1C",
      INIT_6A => X"1F1F1F1F1F1F1F1F1F1F1D1C1B1A1A1A1A1A1A1A1A1A1A1A1C1B1A1C1D1C1C1C",
      INIT_6B => X"1F1F1F1F1F1F1F1E1A1A1A1A1A1A1A1A1A1A1A1B1C1C1C1D1C1C1B1C1E1E1E1E",
      INIT_6C => X"201E1B1B1C1B1A1A1A1A1A1A1A1A1A1B1C1C1B1B1C1C1B1C1E1E1E1E1F1F1F1F",
      INIT_6D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1C1D1C1B1B1B1C1F1E1E1E1F1F1F1F1F1F1F1F",
      INIT_6E => X"1A1A1A1A1A1A1B1C1C1B1B1C1C1B1B1D1E1E1F1F1F1F20201F1F1F1F1F1F1F1C",
      INIT_6F => X"1A1A1A1B1C1C1B1C1C1B1B1D1E1E1E1E1F1F1F1F1F1F1F1F1F1F1E1B1A1A1A1A",
      INIT_70 => X"1C1C1B1C1C1C1D1F1F1E1E1F1F1F1F1F1F1F1F1E1E1F1D1C1B1A1A1A1A1A1A1A",
      INIT_71 => X"1B1A1B1E1E1E1E1F1F1F1F1F1F1F1F1F1F1E1C1C1B1A1A1A1A1A1A1A1A1A1A1B",
      INIT_72 => X"1F1F1E1F1F1F20201F1F1F1F1F1E1B1B1A1A1A1A1A1A1A1A1A1A1A1C1C1B1B1C",
      INIT_73 => X"1F1F201F1F1F1F1F1E1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1B1C1C1B1B1C1D1F",
      INIT_74 => X"1F1F1F201F1F1C1A1A1A1A1A1A1A1A1A1A1A1A1A1C1C1C1B1B1B1C1E1E1F1F1F",
      INIT_75 => X"1F1D1D1B1A1A1A1A1A1A1A1A1A1A1B1C1B1B1C1C1C1B1C1E1E1E1E1F1F20201F",
      INIT_76 => X"1A1A1A1A1A1A1A1A1A1A1B1D1C1C1D1C1C1B1B1E1E1E1E1F1F1F1F1F1F1F1F1F",
      INIT_77 => X"1A1A1A1A1A1A1B1C1C1B1B1C1C1B1C1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1C1A",
      INIT_78 => X"1A1A1A1B1C1C1C1A1B1A1D1F1E1E1F1F1F1F1F1F1F1F1D1E1D1A1B1B1B1A1A1A",
      INIT_79 => X"1B1C1C1C1B1B1D1E1E1F1F1F1F20201F1F1F1F1F1F1F1B1A1A1A1A1A1A1A1A1A",
      INIT_7A => X"1B1B1C1C1B1C1E1E1F1F1F1F1F1F1F1F1F1D1A1A1A1A1A1A1A1A1A1A1A1B1C1C",
      INIT_7B => X"1C1E1F1E1E1F1F1F1F1F1F1F1F1E1E1F1E1C1C1A1A1A1A1A1A1A1A1A1B1C1C1C",
      INIT_7C => X"1F201F1F1F1F1F1F1F1F1F1F1D1C1C1A1A1A1A1A1A1A1A1A1A1B1C1C1B1C1C1B",
      INIT_7D => X"20201F1F1F1F1F1E1C1B1A1A1A1A1A1A1A1A1A1A1A1B1C1C1B1C1C1B1B1D1E1D",
      INIT_7E => X"1E1E1F1B1A1B1B1A1A1A1A1A1A1A1A1A1A1A1B1C1C1B1A1B1D1F201E1E1F1F1F",
      INIT_7F => X"1D1A1A1A1A1A1A1A1A1A1A1A1A1A1B1D1C1B1B1B1B1E1E1E1F1F1F1F1F1F1F1F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCDCCCCCDCECECECECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCE",
      INIT_01 => X"D0D0D0CECCCCCDCFD0D0D0D0D1D1D0D1D2D3D3D3D3D3D3D3D3D3D4D4D2CFD0D0",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CDCDCACDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCECDCDCDCDCECECECCCCCCCBCBCCCCCDCFCECECECECD",
      INIT_06 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_08 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0A => X"CBCCCBCCCDCECECECECECDCDCDCBCCCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCECECDCCCB",
      INIT_0C => X"CECED0D0D0D0D0D1D0D0D1D3D3D3D3D3D3D3D3D2D0D0D0CFCDCDCDCECECECECE",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CFCCCC",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"CFCFCFCFCECDCDCDCDCECECDCCCCCCCCCCCBCCCDCECECECECECDCDCDCBCCCFCF",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_15 => X"CDCECECECDCDCDCBCBCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCDCDCECDCCCCCCCCCBCBCCCCCE",
      INIT_17 => X"D1D3D3D3D3D3D3D3D3D3D3D3D4D2CFD0D0CFCDCCCCCDCECECECECFCFCFCFCFCF",
      INIT_18 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CECCCCCDCFD0D0D1D1D0D1D0",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"CECECECCCCCBCBCCCBCCCDCECECECECECDCDCCCACDCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCDCD",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_20 => X"CECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCECDCDCDCECECECDCCCCCBCBCBCCCCCECECECECECDCDCDCBCC",
      INIT_22 => X"D3D3D3D3D2D0D0D0CECDCDCDCECECECECECFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFD0CEC9C9CCCED0D0D0D0D0CDCACBCECFD0D0D0D0D0",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_25 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_26 => X"CACCCCCDCDCECFCFD0D0D1D1D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D2D3D2D0D0CECCCCCBCACA",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"D2D3D2D1D0CFCDCCCBCACACACCCCCCCDCDCECFD0D0D1D2D1CFCFCFCFCFCFCFCF",
      INIT_2D => X"CFCFCFCDCBC9C9CACECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0",
      INIT_2E => X"CFD0D0CDC9CACCCFD0D0D0D0D0CCCACCCECFD0D0D0D0D0D0D0D0D0D0CECECFD0",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"D0D2D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCFCFD2D3D3D2D1D0CECDCCCBCACACBCCCCCDCDCDCFCFD0",
      INIT_33 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_34 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_37 => X"CACACACBCCCDCDCDCECFD0D0D1D1D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D3D3D2D1D0CFCDCCCB",
      INIT_39 => X"CCCED0D0D0D0CFCDCACCCECFD0D0D0D0D0CFCECDCED0D0D0D0CFCDCAC9C9CACD",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CEC9C9",
      INIT_3B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"CFCFCFCFCFD0D2D3D2D1D0CECCCCCBCACACACCCCCDCDCECFCFD0D0D2D1D0CFCF",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_42 => X"CDCDCECFD0D0D1D1D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D2D3D2D1D0CFCDCCCBCBCACACBCCCC",
      INIT_44 => X"CCCFD0D0D0D0D0D0D0D0D0D0D0CECDD0D1D0CFCFCDCBC9C9CACDCFCFCFCFCFCF",
      INIT_45 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CDC9C9CBCED0D0D0D0D0CDCA",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_48 => X"D0D0CFCDCCCBCACACACBCCCDCDCDCECFD0D0D2D1D0CFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1D3D2D2",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4E => X"CFCFCFCFCFCFCFD0D3D3D2D1D0CFCDCCCBCACACACBCCCCCDCDCECFD0D0D1D1D0",
      INIT_4F => X"D0D0CFCECDCDD0D0CFCFCFCDCBC9C9CBCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CFCFCFCFCFCFCFCFCFCFCFCECDCBCCCED0D2D3D2CFCAC8C8C6C4C3C3C3C3C3C3",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_52 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_53 => X"CECFCFCFCFCFCED0D1D2D4D4D2CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_54 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD2D5D6D4D2D1D0CFCFCECDCD",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_56 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"D4D6D5D2D2D1D0CFCECECDCECFCFCFCFCFCECFD1D1D3D4D4D0CFCFCFCFCFCFCF",
      INIT_5A => X"D1D3D2D0CECAC9CACECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0",
      INIT_5B => X"CFCFCECCCACCCFD1D2D4D3CEC9C8C7C6C4C3C3C3C3C3C3C3C3C3C3C5C9C8CACF",
      INIT_5C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"D2D4D4D2CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5F => X"CFCFCFCFCFCFCFCFCFCFCFD3D6D5D3D2D1D0CFCFCECDCECFCFCFCFCFCFCFD0D1",
      INIT_60 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_62 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_64 => X"CDCDCECFCFCFD0CFCED0D1D2D3D4D3D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1D5D6D4D3D2D0CFCFCE",
      INIT_66 => X"CED0D2D3D2D0CAC8C8C6C4C3C3C3C3C3C3C3C7C9C8CBD0D2D3D2D0CDCAC9CBCE",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCCCBCC",
      INIT_68 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6A => X"CFCFCFCFCFD2D5D6D4D2D1D0CFCFCECDCDCFCFCFCFCFCFCED0D1D2D4D4D2CFCF",
      INIT_6B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"CFCFCECFD1D2D3D4D4D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D4D6D4D2D2D1D0CFCECECDCECFCFCF",
      INIT_71 => X"C6C3C3C3C3C3C3C3C3C3C3C3C5C9C8CACFD1D2D2D0CDCAC9CBCECFCFCFCFCFCF",
      INIT_72 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECCCACCCFD1D3D4D2CECAC8C7",
      INIT_73 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_74 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_75 => X"D2D2D0CFCFCECDCECFCFCFCFCFCECFD0D1D2D4D4D2CFCFCFCFCFCFCFCFCFCFCF",
      INIT_76 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD3D6D5D4",
      INIT_77 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_78 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_79 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7A => X"D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7B => X"CFCFCFCFCFCFCFD1D5D6D4D2D1D0D0CFCECDCDCECFCFCFCFCFCED0D1D1D3D4D2",
      INIT_7C => X"C3C3C3C6C9C8CBCFD2D3D1D0CDCBC9CBCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7D => X"CFCFCFCFCFCFCECECFCECDCCCCCED1D4D5D6D4D1CCC2CDE1E0D8D7D7D7D7D7D7",
      INIT_7E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1A1A1A1A1A1A1A1A1A1C1C1A1C1C1C1B1B1D1E1E1F1F1F1F201F1F1F1F1E1F1F",
      INIT_01 => X"1A1A1A1A1B1C1C1C1D1C1C1B1C1E1E1E1E1F1F1F1F1F1F1F1F1F1E1D1C1B1A1A",
      INIT_02 => X"1B1C1C1A1B1C1C1B1C1E1E1E1F1F1F1F1F1F1F1F1F1F1F1F1E1B1A1A1A1A1A1A",
      INIT_03 => X"1B1B1B1B1C1F1F1E1E1F1F1F1F1F1F1F1F201E1A1B1B1B1A1A1A1A1A1A1A1A1A",
      INIT_04 => X"1D1E1E1F1F1F1F1F201F1F1F1F1F201F1C1A1A1A1A1A1A1A1A1A1A1A1A1A1C1C",
      INIT_05 => X"1E1F1F1F1F1F1F1F1F201F1E1B1A1A1A1A1A1A1A1A1A1A1B1C1C1B1B1C1C1B1A",
      INIT_06 => X"1F1F1F1F1E1F1F1D1C1B1A1A1A1A1A1A1A1A1A1A1B1C1C1B1B1C1C1B1D1E1E1E",
      INIT_07 => X"1F1F1E1C1C1B1A1A1A1A1A1A1A1A1A1A1B1C1C1B1B1C1C1D1E1F1E1E1E1F1F1F",
      INIT_08 => X"1B1A1A1A1A1A1A1A1A1A1A1A1C1C1B1B1C1C1A1C1D1E1E1E1F1F1F1F1F1F1F1F",
      INIT_09 => X"1A1A1A1A1A1A1A1A1A1B1C1C1B1A1B1D1F201F1E1F1F1F20201F1F1F1F1F1E1B",
      INIT_0A => X"1A1A1A1A1A1C1C1C1B1B1A1C1E1E1F1F1F1F1F201F1F1F1F1F1E1B1A1B1B1B1A",
      INIT_0B => X"1C1B1B1C1C1C1B1C1E1E1E1E1F1F20201F1F1F1F1F1F1F1C1A1A1A1A1A1A1A1A",
      INIT_0C => X"1C1C1B1B1E1E1E1E1F1F1F1F1F1F1F1F1F1E1D1D1C1A1A1A1A1A1A1A1A1A1A1B",
      INIT_0D => X"1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1D1A1A1A1A1A1A1A1A1A1A1A1B1D1C1C1D",
      INIT_0E => X"1F1F1F1F1F1F1F1D1F1D1A1B1B1B1A1A1A1A1A1A1A1A1A1B1C1C1A1C1C1C1B1C",
      INIT_0F => X"1F1F1F1F1F1F1F1C1A1A1A1A1A1A1A1A1A1A1A1A1B1C1D1C1B1B1B1D1F1E1E1F",
      INIT_10 => X"1F1F1D1A1A1A1A1A1A1A1A1A1A1A1B1C1C1B1C1C1C1B1B1D1E1E1E1F1F1F2020",
      INIT_11 => X"2222212121212121212121212121212121212221202020212122222222222222",
      INIT_12 => X"2121212121212121212121212122222221212120212222222222222222222222",
      INIT_13 => X"2121212020212121202122222221202022222222222222222222222222212121",
      INIT_14 => X"2121222221212221202121212122222222222222222222222221202121212121",
      INIT_15 => X"212122212121222121222222222222211F212222222121212121212121212121",
      INIT_16 => X"2020212121222222222222222222222221212121212121212121212121222222",
      INIT_17 => X"212222222222222222221F212120212121212121212121212222212222212120",
      INIT_18 => X"2222222222222222212121212121212121212121222222222221212020202121",
      INIT_19 => X"2222222221212121212121212121212121212121212221212121212122222222",
      INIT_1A => X"2121212121212121212121202122222121222121212021202122222222222222",
      INIT_1B => X"2121212121212122222221222221212120212121222222222222222222222222",
      INIT_1C => X"2121212121212121222221202020212121222222222222222222222221202121",
      INIT_1D => X"2121212122222120212120212222222222222222222222222120212121212121",
      INIT_1E => X"2121212221202021222222222222222222222222212021212121212121212121",
      INIT_1F => X"2120212122222222222222222222222321202121212121212121212121212121",
      INIT_20 => X"2222222222222222222222212021212121212121212121212122212121222120",
      INIT_21 => X"2222222222222221202121212121212121212121222221212222212121222121",
      INIT_22 => X"211F212121212121212121212121212222222121212120202021212122222222",
      INIT_23 => X"2121212121212121212121222222222121212121202120222222222222222222",
      INIT_24 => X"2121212121212121212121212221212121212122222222222222222222222121",
      INIT_25 => X"2121212122222121222121212120202122222222222220202222222121212121",
      INIT_26 => X"2221222122212121202121222222222222222222222222212021212121212121",
      INIT_27 => X"2121222221202021212121222222222222222221212121212121212121202122",
      INIT_28 => X"2120212120212222222222222222222222222221212121212121212121212121",
      INIT_29 => X"2022222222222222222222222222222121212121212121212120212121212222",
      INIT_2A => X"2222222222222222222221202121212121212121212121212120212222222220",
      INIT_2B => X"211F212222212121212121212121212121202122222121222120212121212222",
      INIT_2C => X"2221202121212121212121212121222221212222212121222120222222222222",
      INIT_2D => X"2121212121212121212222222222212020202021212222222222222222222222",
      INIT_2E => X"2121212021222222222221212020202121222222222222222222221F20212121",
      INIT_2F => X"2121212121212221212120212121222222222222222222222221202121212121",
      INIT_30 => X"2121222221212121202122222222222222222222222121212121212121212121",
      INIT_31 => X"2121212221222222222222222222222222212121212121212121212120212222",
      INIT_32 => X"2122222222222222222222222221202121212121212120212222222222222121",
      INIT_33 => X"2222222222222222222121212121212121212121212121212122222120202021",
      INIT_34 => X"2222222222212021212121212121212121212020212222212021212021222222",
      INIT_35 => X"2221202121212121212121212121212121212121222120202122222222222222",
      INIT_36 => X"2121212121212121212122212121222120212121212222222222222222222222",
      INIT_37 => X"2121212121222221212222212121222122222222222222222222222221212121",
      INIT_38 => X"2222212122212120202021212222222222222222222222222221212121212121",
      INIT_39 => X"2221212121212120212222222222222222211F21212121212121212121212021",
      INIT_3A => X"2121212122222222222222222222222121212121212121212121202122222222",
      INIT_3B => X"222222222222221F1F2222222121212121212121212121212121212121222121",
      INIT_3C => X"2222222222222222212021212121212121212121212222212122212121212121",
      INIT_3D => X"2222222221212121212121212121212122212222212221212020212122222222",
      INIT_3E => X"4140404040404040404040404040404040404040404040404041414141414141",
      INIT_3F => X"4040404040404040404040404040404040404040404141414141414141414141",
      INIT_40 => X"4040404040404040404040404040404041414141414141414141414140404040",
      INIT_41 => X"4040404040404040404040404141414141414141414141414140404040404040",
      INIT_42 => X"4040404040404040404141414141414141414141414040404040404040404040",
      INIT_43 => X"4040404041414141414141414141414140404040404040404040404040404040",
      INIT_44 => X"4141414141414141414141414040404040404040404040404040404040404040",
      INIT_45 => X"4141414141414141404040404040404040404040404040404040404040404040",
      INIT_46 => X"4141414140404040404040404040404040404040404040404040404041414141",
      INIT_47 => X"4040404040404040404040404040404040404040403F40404141414141414141",
      INIT_48 => X"4040404040404040404040404040404040404040414141414141414141414141",
      INIT_49 => X"4040404040404040403F40404040404041414141414141414141414140404040",
      INIT_4A => X"4040404040404040404040414141414141414141414141414040404040404040",
      INIT_4B => X"4040404040404041414141414141414141414141404040404040404040404040",
      INIT_4C => X"403F404141414141414141414141414140404040404040404040404040404040",
      INIT_4D => X"4141414141414141414141404040404040404040404040404040404040404040",
      INIT_4E => X"4141414141414141404040404040404040404040404040403F40404040404041",
      INIT_4F => X"4141414140404040404040404040404040404040404040404040404141414141",
      INIT_50 => X"4040404040404040404040404040404040404040404040414141414141414141",
      INIT_51 => X"4040404040404040404040404040404040404041414141414141414141414141",
      INIT_52 => X"4040404040404040404040404040404141414141414141414141414040404040",
      INIT_53 => X"4040404040404040404041414141414141414141414141404040404040404040",
      INIT_54 => X"4040404040404040404041414141414141414140404040404040404040404040",
      INIT_55 => X"4040404040414141414141414141414141414040404040404040404040404040",
      INIT_56 => X"4041414141414141414141414141404040404040404040404040404040404040",
      INIT_57 => X"4141414141414141414140404040404040404040404040404040404040404040",
      INIT_58 => X"4141414141404040404040404040404040404040404040404040404040414141",
      INIT_59 => X"4140404040404040404040404040404040404040404040404040414141414141",
      INIT_5A => X"4040404040404040404040404040404040404040404141414141414141414141",
      INIT_5B => X"4040404040404040404040404040404040414141414141414141414141404040",
      INIT_5C => X"4040404040404040404040404041414141414141414141414140404040404040",
      INIT_5D => X"4040404040404040404041414141414141414141414040404040404040404040",
      INIT_5E => X"4040404041414141414141414141414141404040404040404040404040404040",
      INIT_5F => X"4041414141414141414141414140404040404040404040404040404040404040",
      INIT_60 => X"4141414141414141414040404040404040404040404040404040404040404040",
      INIT_61 => X"4141414140404040404040404040404040404040404040404040404040414141",
      INIT_62 => X"4140404040404040404040404040404040404040404040404141414141414141",
      INIT_63 => X"4040404040404040404040404040404040404040414141414141414141414141",
      INIT_64 => X"4040404040404040404040404040404041414141414141414141414140404040",
      INIT_65 => X"4040404040404040404040404141414141414141414141414140404040404040",
      INIT_66 => X"4040404040403F40414141414141414141414141414040404040404040404040",
      INIT_67 => X"4040404141414141414141414141414140404040404040404040404040404040",
      INIT_68 => X"4141414141414141414141414040404040404040404040404040404040404040",
      INIT_69 => X"4141414141414141404040404040404040404040404040404040404040404040",
      INIT_6A => X"4141414140404040404040404040404040404040404040404040404041414141",
      INIT_6B => X"5857575757575757575757575757575757575757575757575758585858585858",
      INIT_6C => X"5757575757575757575757575757575757575757575858585858585858585858",
      INIT_6D => X"5757575757575757575757575757575757585858585858585858585858575757",
      INIT_6E => X"5757575757575757575757575758585858585858585858585857575757575757",
      INIT_6F => X"5757575757575757575757575757575758575757575757575757575757575757",
      INIT_70 => X"5757575757585858585858585858585857575757575757575757575757575757",
      INIT_71 => X"5758585858585858585858585757575757575757575757575757575757575757",
      INIT_72 => X"5858585858585858575757575757575757575757575757575757575757575757",
      INIT_73 => X"5757575757575757575757575757575757575757575757575757575758585858",
      INIT_74 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_75 => X"5757575757575757575757575757575757575757585858585858585858585858",
      INIT_76 => X"5757575757575757575757575757575758585858585858585858585857575757",
      INIT_77 => X"5757575757575757575757575858585858585858585858575757575757575757",
      INIT_78 => X"5757575757575758585858585858585858585858575757575757575757575757",
      INIT_79 => X"5757575758585858585858585858585857575757575757575757575757575757",
      INIT_7A => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_7B => X"5858585858585857575757575757575757575757575757575757575757575757",
      INIT_7C => X"5858585757575757575757575757575757575757575757575757575858585858",
      INIT_7D => X"5757575757575757575757575757575757575757575757585858585858585858",
      INIT_7E => X"5757575757575757575757575757575757575758585858585858585858585857",
      INIT_7F => X"5757575757575757575757575757575757575757575758585757575757575757",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5757575757575757575757585858585858585858585858575757575757575757",
      INIT_01 => X"5757575757575757575758585858585858585857575757575757575757575757",
      INIT_02 => X"5757575757575858585858585858585858585757575757575757575757575757",
      INIT_03 => X"5757585858585858585858585858575757575757575757575757575757575757",
      INIT_04 => X"5858585858585858585857575757575757575757575757575757575757575757",
      INIT_05 => X"5758575757575757575757575757575757575757575757575757575757575858",
      INIT_06 => X"5857575757575757575757575757575757575757575757575757575757575757",
      INIT_07 => X"5757575757575757575757575757575757575757575858585858585858585858",
      INIT_08 => X"5757575757575757575757575757575757585858585858585858585858575757",
      INIT_09 => X"5757575757575757575757575758585858585858585858585857575757575757",
      INIT_0A => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_0B => X"5757575757585858585858585858585858575757575757575757575757575757",
      INIT_0C => X"5758585858585858585858585857575757575757575757575757575757575757",
      INIT_0D => X"5858585858585858585757575757575757575757575757575757575757575757",
      INIT_0E => X"5858585857575757575757575757575757575757575757575757575757585858",
      INIT_0F => X"5857575757575757575757575757575757575757575757575758585858585858",
      INIT_10 => X"5757575757575757575757575757575757575757575858585858585858585858",
      INIT_11 => X"5757575757575757575757575757575757575757575757575757575857575757",
      INIT_12 => X"5757575757575757575757575758585858585858585858585757575757575757",
      INIT_13 => X"5757575757575757575858585858585858585858575757575757575757575757",
      INIT_14 => X"5757575758585858585858585858585857575757575757575757575757575757",
      INIT_15 => X"5757575757575758585757575757575757575757575757575757575757575757",
      INIT_16 => X"5858585858585858575757575757575757575757575757575757575757575757",
      INIT_17 => X"5858585857575757575757575757575757575757575757575757575758585858",
      INIT_18 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_19 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_1A => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_1B => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_1C => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_1D => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_1E => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_1F => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_20 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_21 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_22 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_23 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_24 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_25 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_26 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_27 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_28 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_29 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_2A => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_2B => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_2C => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_2D => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_2E => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_2F => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_30 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_31 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_32 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_33 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_34 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_35 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_36 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_37 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_38 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_39 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_3A => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_3B => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_3C => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_3D => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_3E => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_3F => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_40 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_41 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_42 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_43 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_44 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_45 => X"9292929292929292929292929291919191919191919191919192929292929292",
      INIT_46 => X"9292929292929292929191919191919191919191929292929292929292929292",
      INIT_47 => X"9292929292919191919191919191919192929292929292929292929292929292",
      INIT_48 => X"9291919191919191919191919192929292929292929292929292929292929292",
      INIT_49 => X"9191919191919191919291919191919191919191929292929292929292929292",
      INIT_4A => X"9191919192929292929292929292929292929292929292929292929292919191",
      INIT_4B => X"9292929292929292929292929292929292929292929292929291919191919191",
      INIT_4C => X"9292929292929292929292929292929292929292919191919191919191919191",
      INIT_4D => X"9191919192929292929292929292929291919191919191919191919192929292",
      INIT_4E => X"9292929292929292929292929291919191919191919191919191919191919191",
      INIT_4F => X"9292929292929292919191919191919191919191929292929292929292929292",
      INIT_50 => X"9292929291919191919191919191919192929292929292929292929292929292",
      INIT_51 => X"9191919191919191919191929292929292929292929292929292929292929292",
      INIT_52 => X"9191919191919192929292929292929292929292929292929292929292929291",
      INIT_53 => X"9191919292929292929292929292929292929292929292929292929291919191",
      INIT_54 => X"9191919191919191919191929292929292929292929292929191919191919191",
      INIT_55 => X"9292929292929292929292929292929292929292919191919191919191919192",
      INIT_56 => X"9292929292929292929292929292929191919191919191919191919292929292",
      INIT_57 => X"9292929292929292929292919191919191919191919191929292929292929292",
      INIT_58 => X"9292929292929292919191919191919191919292929292929292929292929292",
      INIT_59 => X"9292929291919191919191919191919191919191919191919191929292929292",
      INIT_5A => X"9191919191919191919192929292929292929292929292929292929292929292",
      INIT_5B => X"9191919191919191919192929292929292929292929292929292929292929291",
      INIT_5C => X"9191919191929292929292929292929292929292929292929292929292929191",
      INIT_5D => X"9192929292929292929292929292929292929292929292929292919191919191",
      INIT_5E => X"9292929292929292929292929292929292929292929191919191919191919191",
      INIT_5F => X"9191919191929292929292929292929292929191919191919191919191919292",
      INIT_60 => X"9292929292929292929292929292919191919191919191919191929191919191",
      INIT_61 => X"9292929292929292929291919191919191919191919292929292929292929292",
      INIT_62 => X"9292929292919191919191919191919191929292929292929292929292929292",
      INIT_63 => X"9291919191919191919191919192929292929292929292929292929292929292",
      INIT_64 => X"9191919191919191919191919191919191919191919292929292929292929292",
      INIT_65 => X"9191919192929292929292929292929292929292929292929292929292929191",
      INIT_66 => X"9192929292929292929292929292929292929292929292929292919191919191",
      INIT_67 => X"9292929292929292929292929292929292929292929191919191919191919191",
      INIT_68 => X"9292929292929292929292929292929292919191919191919191919192929292",
      INIT_69 => X"9292929292929292929292929291919191919191919191919292929292929292",
      INIT_6A => X"9292929292929292929191919191919191919191929292929292929292929292",
      INIT_6B => X"9292929291919191919191919191919192919191919191919191919192929292",
      INIT_6C => X"9191919191919191919191919292929292929292929292929292929292929292",
      INIT_6D => X"9191919191919191929292929292929292929292929292929292929292929292",
      INIT_6E => X"9191919292929292929292929292929292929292929292929292929291919191",
      INIT_6F => X"9191919191919191919191929292929292929292929292929291919191919191",
      INIT_70 => X"9292929292929292929292929292929292929292919191919191919191919191",
      INIT_71 => X"9292929292929292929292929292929291919191919191919191919192929292",
      INIT_72 => X"9596969696969696969696969594949494949494949494949595969696969696",
      INIT_73 => X"9696969696969696959494949494949494949494949596969696969696969696",
      INIT_74 => X"9696969695949494949494949494949495959696969696969696969696969696",
      INIT_75 => X"9594949494949494949494949596969696969696969696969596969696969696",
      INIT_76 => X"9494949494949494949594949494949494949494959696969696969696969696",
      INIT_77 => X"9494949495969696969696969696969695969696969696969696969695949494",
      INIT_78 => X"9596969696969696969696969696969696969696969696969594949494949494",
      INIT_79 => X"9696969696969696969696969696969696969696959494949494949494949494",
      INIT_7A => X"9494949495969696969696969696969594949494949494949494949595969696",
      INIT_7B => X"9596969696969696969696959494949494949494949494949494949494949494",
      INIT_7C => X"9696969696969696959494949494949494949495959696969696969696969696",
      INIT_7D => X"9696969595949494949494949494949495969696969696969696969596969696",
      INIT_7E => X"9494949494949494949494959596969696969696969696959696969696969696",
      INIT_7F => X"9494949494949495969696969696969696969696969696969696969696969595",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949596969696969696969696969596969696969696969696969595949494",
      INIT_01 => X"9594949494949494949495959696969696969696969696959494949494949494",
      INIT_02 => X"9696969696969696969696969696969696969695949494949494949494949495",
      INIT_03 => X"9696959696969696969696969696959494949494949494949494959596969696",
      INIT_04 => X"9696969696969696969695949494949494949494949494959696969696969696",
      INIT_05 => X"9696969696969695949494949494949494949595969696969696969696969696",
      INIT_06 => X"9696969494949494949494949494949494949494949494949494959596969696",
      INIT_07 => X"9494949494949494949495969696969696969696969695969696969696969696",
      INIT_08 => X"9494949494949494949595969696969696969596969696969696969696969594",
      INIT_09 => X"9494949494959696969696969696969696959696969696969696969696959494",
      INIT_0A => X"9495959696969696969696969696969696969696969696969696949494949494",
      INIT_0B => X"9696969696969696969696969696969696969696969594949494949494949494",
      INIT_0C => X"9494949494959696969696969696969696959494949494949494949494959696",
      INIT_0D => X"9695969696969696969696969695949494949494949494949494959494949494",
      INIT_0E => X"9696969696969696969594949494949494949494959596969696969696969696",
      INIT_0F => X"9696969695959494949494949494949494959696969696969696969696959696",
      INIT_10 => X"9594949494949494949494949595969696969696969696969696969696969696",
      INIT_11 => X"9494949494949494949494949494949494949494959596969696969696969696",
      INIT_12 => X"9494949495959696969696969696969696969696969696969696969695949494",
      INIT_13 => X"9595969696969696969696969696969696969696969696969695949494949494",
      INIT_14 => X"9696969696969696959696969696969696969696959494949494949494949494",
      INIT_15 => X"9696969696969696969696969696969695949494949494949494949494959696",
      INIT_16 => X"9596969696969696969696969695949494949494949494949495969696969696",
      INIT_17 => X"9696969696969696959494949494949494949494959596969696969696969696",
      INIT_18 => X"9696969694949494949494949494949495959494949494949494949595969696",
      INIT_19 => X"9594949494949494949494949596969696969696969696969596969696969696",
      INIT_1A => X"9494949494949494959696969696969696969695969696969696969696969695",
      INIT_1B => X"9494949595969696969696969696969696969696969696969696969594949494",
      INIT_1C => X"9494949494949494949494959596969696969696969696969594949494949494",
      INIT_1D => X"9696969696969696969696969696969696969696949494949494949494949494",
      INIT_1E => X"9696969596969696969696969696969594949494949494949494949595969696",
      INIT_1F => X"9494959595959595959595959595959595959595959595959594959595959595",
      INIT_20 => X"9595959595959595959494949494949494949494949495959595959595959595",
      INIT_21 => X"9595959595959595959595959595959594959595959595959595959595959595",
      INIT_22 => X"9494949494949494949494949595959595959595959595959495959595959595",
      INIT_23 => X"9494949494949494949495959595959595959595949595959595959595959595",
      INIT_24 => X"9595959594959595959595959595959594959595959595959595959594949494",
      INIT_25 => X"9495959595959595959595959595959595959595959595959595959595959595",
      INIT_26 => X"9595959595959595959595959595959595959595959595959595959595959594",
      INIT_27 => X"9595959594959595959595959595959595959595959595959595959595959595",
      INIT_28 => X"9495959595959595959595959494949494949494949494949595959595959595",
      INIT_29 => X"9595959595959595959595959595959595959595949595959595959595959594",
      INIT_2A => X"9595959595959595959595959595959494959595959595959595959495959595",
      INIT_2B => X"9494949494949494949494949595959595959595959595949595959595959595",
      INIT_2C => X"9595959595959594959595959595959595959595959595959595959595959595",
      INIT_2D => X"9494949495959595959595959595959494959595959595959595959595959595",
      INIT_2E => X"9595959595959595959595949595959595959595959595949494949494949494",
      INIT_2F => X"9595959595959595959595959595959595959594949494949494949494949494",
      INIT_30 => X"9595949595959595959595959595959595959595959595959595959595959595",
      INIT_31 => X"9595959595959595959595959595959595959595959595949595959595959595",
      INIT_32 => X"9595959595959595959595959595959595959494959595959595959595959595",
      INIT_33 => X"9595959494949494949494949494959595959595959595959595949595959595",
      INIT_34 => X"9595959595959595959595959595959595959595959594959595959595959595",
      INIT_35 => X"9595959595959595959594959595959595959495959595959595959595959595",
      INIT_36 => X"9494949494949595959595959595959595949595959595959595959595959595",
      INIT_37 => X"9594959595959595959595959595959595959595959595959595949494949494",
      INIT_38 => X"9595959595959595959495959595959595959595959595959595959595959595",
      INIT_39 => X"9595959594949595959595959595959595949494949494949494949494959595",
      INIT_3A => X"9594959595959595959595959594949494949494949494949494949595959595",
      INIT_3B => X"9595959595959595959595959595959595959595959495959595959595959595",
      INIT_3C => X"9595959595959595959595959595959594949595959595959595959595949595",
      INIT_3D => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_3E => X"9494949494949494949595959595959595959595959495959595959595959595",
      INIT_3F => X"9595959594949595959595959595959595949595959595959595959595949494",
      INIT_40 => X"9495959595959595959595959495959595959595959595959595959595959595",
      INIT_41 => X"9595959595959595949595959595959595959595959595959595959595959595",
      INIT_42 => X"9595959595959595959595959595959595949494949494949494949494959595",
      INIT_43 => X"9495959595959595959595959595959595959595959595959495959595959595",
      INIT_44 => X"9595959595959595959494949494949494949494959595959595959595959595",
      INIT_45 => X"9595959594949494949494949494949494959595959595959595959594959595",
      INIT_46 => X"9595959595959595959595959595959595959595959595959495959595959595",
      INIT_47 => X"9595959595959595949595959595959595959594959595959595959595959595",
      INIT_48 => X"9595959495959595959595959595959595959595959595959595959595959595",
      INIT_49 => X"9595959595959595959595949495959595959595959595959595959595959595",
      INIT_4A => X"9595959595959594959595959595959595959595949494949494949494949494",
      INIT_4B => X"9595959495959595959595959595959595959595959595959595959595959595",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D0D0CFCDCCCCCBCCCCCDCCCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_01 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECCCCCCCCCDCECECF",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"CFCFCFCDCCCCCCCDCDCECED0D0D0CECDCCCCCCCCCDCCCCCECFCFCFCFCFCFCFCF",
      INIT_07 => X"D1D3D4D3D1CECDCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCE",
      INIT_08 => X"CECDCDCDCED1D4D6D7D4D1CAC2D1E3DFD7D7D7D7D7D7D7D7D7D7D8DEE0D0C4C9",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECECF",
      INIT_0A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CDCBCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFD0CFCECDCCCCCDCDCDCECFD0D0CFCECDCCCBCCCC",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_11 => X"CECFCFD0CFCECECCCBCCCCCDCDCDCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CECDCCCCCCCDCE",
      INIT_13 => X"D4D5D7D4D1CCC2CDE1E1D8D7D7D7D7D7D7D9E1DECBC4CBD2D3D4D3D1CECDCECF",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECFCECDCDCCCED1",
      INIT_15 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CFCFCFCFCFCFCFCFCECCCCCCCCCDCECECFD0D0CFCDCCCCCBCCCCCDCCCDCFCFCF",
      INIT_18 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CCCCCCCCCCCDCDCCCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCDCCCCCDCECECECFD0D0CE",
      INIT_1E => X"DED7D7D7D7D7D7D7D7D7D7D7DEE1D0C4C9D1D3D3D3D0CDCDCECFCFCFCFCFCFCF",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCECECFCECDCDCDCED1D4D6D7D4D1CAC2D1E3",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_22 => X"CDCCCCCCCDCECECFD0D0CFCECDCCCBCCCCCDCCCDCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CFCD",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_25 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFD0CECDCCCCCCCDCDCECFCFD0D0CECECCCBCCCCCDCDCDCF",
      INIT_29 => X"D7D7D9E1DECBC4CAD1D3D4D3D1CFCDCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCFCFCFCFCFCFCFCECDCCCBCDD1D5D7D5D2CDC7BFB7CCEEEFE5E3E3E3E3E3E3",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"D2D2D0CDCACACACAC9C9C7C6CBCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCBCAC9C8C9C9CACBCDCFD1",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"CBCACAC8C9C9CACACCCDCFD2D2D1CFCBCACACAC9C9C8C6C8CDCFCFCFCFCFCFCF",
      INIT_34 => X"C6CCD0D2D2D1D0D0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCD",
      INIT_35 => X"CDCCCCCED2D5D6D3D1CDC9C0B8D0F1EDE4E3E3E3E3E3E3E3E3E3E4EBE9CDB8BE",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCD",
      INIT_37 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"C9C6C7CCCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"CFCFCFCFCFCFCFCFCFCFCECCCBCAC8C8C9CACACBCDCED1D2D1D0CECBCACACAC8",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3E => X"CED0D2D1D0CFCDCACACAC9C9C8C7CACECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCBCBCAC8C9C9CACBCC",
      INIT_40 => X"D7D5D2CDC7BFB8CBEDEFE5E3E3E3E3E3E3E5ECE6C7B8C0C8CED0D2D1D0D0D0CF",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECDCCCACDD2D5",
      INIT_42 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_44 => X"CFCFCFCFCECDCBCAC9C8C9C9CACBCCCED0D2D1D0CDCACACACAC9C9C7C6CACECF",
      INIT_45 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_48 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"CBCACACAC9C9C8C6C9CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCBCACAC8C9C9CACACCCECFD1D2D1CF",
      INIT_4B => X"ECE4E3E3E3E3E3E3E3E3E3E4ECEACDB8BDC6CCD0D2D2D0D0D0D0CFCFCFCFCFCF",
      INIT_4C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCCCCCED2D5D6D3D0CDC8C0B7D0F0",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"C8C9C9CACBCDCED1D2D1D0CECBCACACAC9C9C6C7CCCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECCCBCAC8",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_52 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_54 => X"CECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_55 => X"CFCFCFCFCFCFCFCDCBCBC9C8C9CACACACCCED0D1D1D0CFCDCACACAC9C9C8C7CA",
      INIT_56 => X"E3E3E5ECE6C7B8BFC7CED0D2D1D0D0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CFD0D0CFCFCFD1CFCDCCCCCACCD0D2D1CCCFD7D0C6C2CFE5E7E0DFDFDFDFDFDF",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5A => X"D6D6D5D4D0CECDCECECFD0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D2D0CECCCDCED0D2D4D6",
      INIT_5C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_60 => X"D0D1D1CFCDCDCECFD1D2D5D6D6D5D4D1CFCDCECFCED0D0CFCFCFCFCFCFCFCFCF",
      INIT_61 => X"CBD1D0CDCDCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0",
      INIT_62 => X"CCCCCBCDD0D2D0CCD2D7CEC6C3D3E8E5E0DFDFDFDFDFDFDFDFDFDFE2E1CDC0C6",
      INIT_63 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CFCFCFCFD1CECA",
      INIT_64 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"CFD0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_66 => X"CFCFCFCFCFCFCFCFCFCFCFD0D1D2D0CECDCECECFD2D3D6D7D5D4D3D0CECECFCE",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"D3D6D7D6D5D3D1CFCDCECFCFD0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D2D1CECDCDCFCFD1",
      INIT_6D => X"D1CCCED6D0C6C2CEE5E7E1DFDFDFDFDFDFDFE2DEC9C0C8CED4D0CCCDCDCFCECF",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CFCFCFCFD0CFCDCCCCCACCD0D2",
      INIT_6F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_71 => X"CFCFCFCFCFD0D1D2D1CECDCDCED0D2D4D6D6D5D5D3D0CECDCFCFCFD0CFCFCFCF",
      INIT_72 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_74 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_75 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_76 => X"D1CECDCECFCED1D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_77 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D1D1CECDCDCECFD1D2D5D6D6D5D4",
      INIT_78 => X"E5E0DFDFDFDFDFDFDFDFDFDFE2E1CDC0C6CBD1D0CDCDCECFCFCFCFCFCFCFCFCF",
      INIT_79 => X"CFCFCFCFCFCFCFCFCFD0CFCFCFCFD1CECBCCCCCBCDD0D2D0CCD1D7CFC5C3D3E7",
      INIT_7A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7C => X"CECDCECED0D2D4D7D7D6D4D2D0CECECFCED0D0CFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D1D0",
      INIT_7E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_40 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_41 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_42 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_43 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_44 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_45 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_47 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_48 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_49 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_4F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_50 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_51 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_52 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_53 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_54 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_56 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_57 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_58 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_59 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_5F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_60 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_61 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_63 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_64 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_65 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_66 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_67 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_68 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_69 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_6F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_70 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_71 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_72 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_73 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_74 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_75 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_76 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_77 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_78 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_79 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_01 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_02 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_03 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_04 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_05 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_06 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_07 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_08 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_09 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_0F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_10 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_11 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_12 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_15 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_16 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_17 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_18 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_19 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_1F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_20 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_21 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_22 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_23 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_24 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_25 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_26 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_27 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_28 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_29 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_2F => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_30 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_31 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_34 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_35 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_36 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_37 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_38 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_39 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3B => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3C => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3D => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3E => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_3F => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_40 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_41 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_42 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_43 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_44 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_45 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_46 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_47 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_48 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_49 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_4A => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_4B => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_4C => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_4D => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_4E => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_4F => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_50 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_51 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_52 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_53 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_54 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_55 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_56 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_57 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_58 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_59 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_5A => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_5B => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_5C => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_5D => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_5E => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_5F => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_60 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_61 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_62 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_63 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_64 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_65 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_66 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_67 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_68 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_69 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_6A => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_6B => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_6C => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_6D => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_6E => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_6F => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_70 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_71 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_72 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_73 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_74 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_75 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_76 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_77 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_78 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_79 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_7A => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_7B => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_7C => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_7D => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_7E => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_7F => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 110 to 110 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_01 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_02 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_03 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_04 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_05 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_06 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_07 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_08 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_09 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_0A => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_0B => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_0C => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_0D => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_0E => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_0F => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_10 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_11 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_12 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_13 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_14 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_15 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_16 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_17 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_18 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(110),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(16),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\,
      I2 => addra(11),
      O => ena_array(110)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_01 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"CFCFCFCFCFCFCFD0D1D2D0CFCDCDCFCFD1D3D6D7D6D5D4D1CECDCECFCFD0D0CF",
      INIT_03 => X"DFDFDFE3DFC9C0C8CED4D0CCCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"CFD0D0CFCFCFD0CFCCCACAC9C9C6C4C0BDD4EFEBE5E3E0E1E2E0DFDFDFDFDFDF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCECCCBC9CACDD1D4D7D8D5D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_08 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D4D7D8D7D3CECCCACACBCDCE",
      INIT_09 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0D => X"D7D8D8D5D0CDCBCACBCCCDCFCFCFCCCBCAC9CBCFD3D7D8D7D2CFCFCFCFCFCFCF",
      INIT_0E => X"E9EBD8C0BCC1C3C7CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD3",
      INIT_0F => X"CACBCAC7C5C3BEC1DEF1E9E4E2E0E2E1DFDFDFDFDFDFDFDFDFDFDFE0DFDCDFE5",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0CFCFCFD1CDCA",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_12 => X"D5D8D8D5D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFD1D5D8D8D6D2CDCCCBCACCCDCFD0CFCDCBCAC9CACDD1",
      INIT_14 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_15 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"CDCED0D0CECBCBC9CACCD0D3D7D8D6D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D4D8D8D7D4CFCCCBCACB",
      INIT_1A => X"C0BCD4EFEBE5E3E0E1E2E0DFDFDFDFDFDFDFE1DFDCDFE7ECEDD2BDBDC2C3C8CE",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CFCFCFD0CFCCCACACAC9C6C4",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFD0D4D7D8D7D4CECCCBCACBCDCECFCFCECCCBCACACDD1D4D8D8D5D0CF",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_22 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CBCAC9CBCFD3D7D8D7D2CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD2D7D8D7D5D0CDCBCACBCCCDCFCFCFCC",
      INIT_25 => X"E1DFDFDFDFDFDFDFDFDFDFDFDFDFDCDFE6E9EBD8C0BCC1C3C7CDCFCFCFCFCFCF",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFD0D0CFCFCFD1CECACACBCAC7C5C3BEC1DEF0E9E4E2E0E2",
      INIT_27 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"D2CDCCCBCBCCCDCFD0D0CDCBCAC9CBCED1D5D8D8D4D0CFCFCFCFCFCFCFCFCFCF",
      INIT_2A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D5D8D8D7",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2E => X"D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2F => X"CFCFCFCFCFCFD0D4D7D8D7D4CFCCCBCACBCDCED0CFCFCBCBC9CACCD0D4D7D8D6",
      INIT_30 => X"DFDFDFE1DFDCDFE7ECECD2BCBDC2C4C8CECFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CFD0D0D0CFCECECDCCCAC9CBD6D7CFC8C4D6E6E2DFE0E0DEDEDDDDDDDDDDDDDD",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_34 => X"CFD0CFCDCDD0D3D9D8CDCDD1D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D2D2D0CBCDD7D7D1CFCDCECE",
      INIT_36 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_37 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3A => X"D3D1CEC9CFD8D4CFCDCECDCED0CFCECDCFD2D6DAD0CBD0D2D1CFCFCFCFCFCFCF",
      INIT_3B => X"E6E7D8C6C7CBCFD1CECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1",
      INIT_3C => X"C9CACED8D5CEC6C4DAE6E1DFE0DFDEDEDDDDDDDDDDDDDDDDDDDDDDDDDADCE1E3",
      INIT_3D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0CFCFCECECCCB",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3F => X"CCCED1D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFD0D3D3D0CACBD6D6D1CECDCECECFCFCECDCED0D4DAD5",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_42 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_44 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CECECFD0CFCECECFD3D8D8CECDD0D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D2D3D0CCC9D2D7D2CFCD",
      INIT_47 => X"C7C4D6E6E2DFE0E0DEDDDDDDDDDDDDDDDDDDDDDCDDE0E2E6E5D2C5C8CBCED0CC",
      INIT_48 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CFCFCECECDCCCAC9CBD7D7CF",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"CFCFCFCFD0D2D3D0CCCDD7D7D1CECDCECECFD0CFCDCED0D3D9D8CDCDD1D2D0CF",
      INIT_4C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CDCFD2D6DAD1CBD0D3D2CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_51 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD2D3D1CDC9CFD8D3CFCECECECFD0CFCE",
      INIT_52 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDADCE0E3E6E7D8C6C7CBCFD2CECFCFCFCFCFCF",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFD0D0CFCFCECECCCAC9CACED8D5CEC6C4DAE6E1DFE0DFDE",
      INIT_54 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_56 => X"CBD6D6D1CECDCECECFCFCECDCED1D4D9D5CCCED1D2CFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D3D3CFCA",
      INIT_58 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5C => X"CFCFCFCFCFCFD0D2D3D1CCC9D2D7D2CFCDCECECFCFCFCDCDCFD3D8D8CECCD0D2",
      INIT_5D => X"DDDDDDDDDBDDE0E2E7E6D3C5C8CBCED0CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5E => X"CECFD0CFCECDCDCCCCCAC4C6E2EFE7E2DFDDDBD9D8DADDDEDEDCDADADADADADA",
      INIT_5F => X"CFCECDCDCECFD0D1CFCECECFD0D0D1D1D1D2D2D2D2D2D2D2D2D2D1D0CFCFCDCC",
      INIT_60 => X"CFCECCCCCCCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D0",
      INIT_61 => X"DBDCDCDBDDE2E7EEE0BFBDC3C6CACDCFD0D1D1D0D0CFCECDCECFCFCFCFCFCFCF",
      INIT_62 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D0D1D1CFCAC5C1B9C0E1EBE3DFDCDCDB",
      INIT_63 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_64 => X"D2D2D2D2D2D1D1D0CFCFCECDCFD1D0CFCFCDCDCECFCFD0D0D0CFCFCFCFCFCFCF",
      INIT_65 => X"CFCFCFCFCFCFCFCFD0CFCFCFCFCFCFD0D0CFCECDCCCCCDCED0D0D1D1D1D1D1D1",
      INIT_66 => X"D0D0D0CFCDCDCECFCFD0CFCFCFCDCCCDCECFCFCECECECFCFCFD0D0CFCFCFCFCF",
      INIT_67 => X"C5C2BCB7D0EBE7E0DDDCDCDBDCDCDBDCE0E5ECEBCCB9C2C6CBCECFCFCFCFD0D1",
      INIT_68 => X"DDDDDDDEE2E3E7E0CACACED0D0D0CFCECDCCCCCED1D2D0CFCFCECECECDCACAC9",
      INIT_69 => X"C9C3CCE8EDE5E1DEDDDBDAD9DADDDEDEDBDADADADADADADADADADADBDBDCDDDD",
      INIT_6A => X"CECED0D0D0D1D1D1D2D2D2D2D2D2D2D2D2D1D0CFCECDCCCED0CFCFCDCDCDCCCC",
      INIT_6B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CFCECDCCCDCECFD0D0CF",
      INIT_6C => X"BBBFC3C7CBCECFD0D1D1D0D0CFCDCDCFCFCFCFCFCFCFCFCFCDCCCCCDCECECECF",
      INIT_6D => X"CFCFCFCFD0D1D1D0D0D1CDCAC6C0B6C3E5EAE2DEDCDCDBDBDBDBDBDFE3E9EED9",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"CECDCDCFD0D0CFCECDCDCECFCFD0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"CFCFCFCFCFD0D0D0CFCECDCCCCCDCFD0D0D1D1D1D1D1D1D2D2D2D2D2D1D0D0D0",
      INIT_71 => X"CFCFCFCECDCDCDCECFCFCFCECFCFCFCFD0D0CFCFCFCFCFCFCFCFCFCFCFCFCFD0",
      INIT_72 => X"DCDCDBDBDCDCDDE1E6EEE6C5BBC2C7CCCFD0CFCFD0D1D1D0D0D0CECDCDCECFCF",
      INIT_73 => X"CBCED0D0D0D0CECDCCCDCFD1D1D0CFCECECFCECCCBCAC8C5C2BABAD9EBE4DFDC",
      INIT_74 => X"E1DFDDDBDAD8D9DDDEDEDCDADADADADADADADCDBDCDCDCDDDDDDDFE3E3E7DBC7",
      INIT_75 => X"D1D1D2D2D2D2D2D2D2D2D2D1D0D0CFCDCCCECFCFCFCECDCDCCCCC9C4C6E3EFE7",
      INIT_76 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0CFCECDCDCECFD0D1CFCECECFD0D0D1",
      INIT_77 => X"CFD0D1D1D1D0CFCECDCECFCFCFCFCFCFCFCFCECCCCCDCECFCFCFCFCFCFCFCFCF",
      INIT_78 => X"D1D0D0D1CFCAC5C1B9C0E0EBE3DFDCDCDCDBDCDCDBDDE2E7EEE0C0BCC3C6CACD",
      INIT_79 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0",
      INIT_7A => X"CFCFCDCDCECFCFD0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7B => X"D0D0CFCECDCCCCCDCED0D0D1D1D1D1D1D1D2D2D2D2D2D1D1D0D0CFCECDCFD0D0",
      INIT_7C => X"CDCECFCFCECECECFCFCFD0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CFCFCFCFCF",
      INIT_7D => X"DCE0E5ECEBCCB9C2C6CBCECFD0CFD0D1D1D0D0D0CECCCCCECFCFD0CFCFCFCDCC",
      INIT_7E => X"CECDCCCDCED1D1D0D0CFCECECFCDCACAC9C5C2BCB7D0EBE6E0DDDCDCDBDBDCDB",
      INIT_7F => X"DEDBDADADADADADADADADADADCDBDBDDDDDDDDDDDFE2E3E7E1CACACFD0D0D0CF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D2D2D2D0CFCECDCCCECFCFCFCDCDCDCDCCC9C3CCE8EDE5E2DFDDDBD9D9DADDDE",
      INIT_01 => X"CFCFCFCFD0D0D0CFCFCDCCCDCECFD0D1CFCECECFD0D0D1D1D2D2D2D2D2D2D2D2",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCDCCCCCDCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"C3E5EAE2DEDCDCDBDBDBDBDCDEE3E8EED9BCBEC3C6CBCECFD0D1D1D1D0CFCDCD",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D1D0D1D1CECAC6BFB7",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_06 => X"D0D0D1D1D1D1D1D1D2D2D2D2D2D1D1D0CFCFCDCDD0D1D0CFCECDCDCECFCFD0D0",
      INIT_07 => X"CFD0D0CFCFCFCFCFCFCFCFCFCFCFCFCFD0CFCFCFCFCFD0D0D0CFCECDCCCCCDCF",
      INIT_08 => X"CBCFD0CFCFD0D1D1D0D0D0CECCCDCECFCFCFCFCFCECDCDCDCECFCFCECECFCFCF",
      INIT_09 => X"CECECFCECCCBCBC8C5C2BABAD9ECE4E0DDDCDCDBDBDCDCDDE1E6EEE7C5BBC2C7",
      INIT_0A => X"DADADBDCDBDCDCDCDDDDDDDFE2E3E7DBC7CBCED0D1D0CFCECCCCCDCFD1D1CFCF",
      INIT_0B => X"CCD0D0CECCCCCFCFCDCBC3C2DCE7E2E0DFDCDBDBDBDBDCDDDDDCDBDBDBDBDBDB",
      INIT_0C => X"CECCCACBCDCFD3D5D2CECDCFD1D1D2D2D4D4D4D4D4D3D2D4D4D4D4D2D0CECBCA",
      INIT_0D => X"CECCCAC9CACDCECECFCFCFCFCFCFCECECECFCFCFCFCFCFCFCFCFCFCFD0D2D2D0",
      INIT_0E => X"D9D9D9DADBDFE4ECE0C2BEC2C6C8C8CACFD4D5D4D1CFCBC9CACFCFCFCFCFCFCE",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFD0D0D0D1D2D3D0D1D0CFCDC7C1BAC1DEE8E1DDDBD9D9",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_11 => X"D4D4D4D4D4D3D2D0D0CFCDCED2D4D2D0CECBCACCCECFD1D2D1CFCFCFCFCFCFCF",
      INIT_12 => X"CFCFCFCFCFCFCFCFD1D1CFCECFCFD1D2D1CFCCCACACACBCED0D2D4D4D4D3D3D3",
      INIT_13 => X"D3D2D1CECBCACCCFD0D2D1D0CECCCBCCCFD1CFCECDCDCECED0D0D1D0CFCFCFCF",
      INIT_14 => X"C4C2BDBAD1E8E3DEDBDAD9D9D9D9DADBDEE1E9EBCFBCC1C6CCCDCCCED1D3D4D3",
      INIT_15 => X"DCDBDDDFE0E0E1DBC9CBCDD0D2D1D0CECCCBCBCED4D3D0D1CFCDCDCCCECBC7C7",
      INIT_16 => X"CAC0C6E1E6E0E0DFDCDBDBDBDBDCDDDDDCDBDBDBDBDBDBDBDBDBDBDCDCDCDCDC",
      INIT_17 => X"CDCED0D1D1D2D3D4D4D4D4D4D2D3D4D4D4D4D1CFCECBCACDD0D0CDCBCDCFCFCC",
      INIT_18 => X"CFCFCFCFCFCFCECECFCFCFCFCFCFCFCFCFCFCFD0D2D2CFCDCCCACACDD0D4D4D0",
      INIT_19 => X"BEBFC3C7CACACBD0D4D5D4D2CFCBC9CBCFCFCFCFCFCFCFCECBCAC9CBCDCECECF",
      INIT_1A => X"CFD0D0D0D1D3D2D0D1CFCECDC5BFB9C6E3E6DFDCDAD9D9D9D9DADADCE0E6EDDA",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1C => X"CECDCED2D4D2D0CDCBCACCCED0D2D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"D1CFCECFCFD1D2D2CFCCCACACACCCFD0D2D4D4D4D3D3D3D4D4D4D4D4D3D2D1D0",
      INIT_1E => X"D0D0D0CECDCBCCD0D1D0CECDCDCECFD0D1D1D0CFCFCFCFCFCFCFCFCFCFCFD0D1",
      INIT_1F => X"D9D9D9D9D9D9DBDEE2ECE7C8BDC2C8CDCDCCCFD2D3D4D4D3D2D1CECBCBCDCFD0",
      INIT_20 => X"CBCCD0D2D1D0CDCBCBCBCFD5D3D0D0CECDCCCBCFCDC8C7C6C1BBBEDBEAE2DDDB",
      INIT_21 => X"E0DEDCDBDBDBDBDCDDDDDCDBDBDBDBDBDBDBDCDCDCDCDCDCDCDDDFE0E0E3D8C7",
      INIT_22 => X"D2D4D4D4D4D4D3D2D3D4D4D4D2D0CECCCACCD0D0CECCCCCFCFCDCBC3C2DBE7E1",
      INIT_23 => X"CECECFCFCFCFCFCFCFCFCFCFCFCFD1D2D0CECCCACBCDD0D3D5D2CECDCFD1D1D2",
      INIT_24 => X"CBCFD3D5D4D2D0CBC9CACFCFCFCFCFD0CECECCCAC9CACDCECECFCFCFCFCFCFCF",
      INIT_25 => X"D3D0D1D0CFCDC7C1BAC1DEE8E1DDDAD9D9D9D9D9DADBDEE3ECE0C2BEC2C6C8C8",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CFCFD0D0D0D1D2",
      INIT_27 => X"D0CDCBCACBCED0D2D2D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_28 => X"D2D2CFCDCACACACBCED0D2D4D4D4D4D3D3D4D4D4D4D4D4D2D1D0CFCDCED1D5D3",
      INIT_29 => X"CCCED1CFCECDCDCECFD0D1D1D0CFCFCFCFCFCFCFCFCFCFCFD0D1D1CFCFCFCFD1",
      INIT_2A => X"DADEE1E9EBCFBCC1C6CCCCCCCED1D3D4D4D3D2D1CECBCACCCFD0D2D1D0CECCCB",
      INIT_2B => X"CECCCBCBCED3D2D0D1CFCDCCCCCECBC7C7C4C2BDBAD0E8E3DEDCD9D9D9D9D9DA",
      INIT_2C => X"DDDCDBDBDBDBDBDBDBDBDBDBDCDCDCDCDCDCDCDDDFE0E0E1DCC9CBCDCFD2D1D0",
      INIT_2D => X"D5D4D4D1CFCECBCACDD0D0CDCBCDCFCFCDCBC1C6E1E6E0E0DFDCDBDBDBDBDCDD",
      INIT_2E => X"CFCFCFCFD0D2D2D0CDCBCACACDD1D4D4D0CDCDD0D1D1D2D3D4D4D4D4D4D2D3D4",
      INIT_2F => X"CBCFCFCFCFCFCFCECECBCAC9CACDCECECFCFCFCFCFCFCECECECFCFCFCFCFCFCF",
      INIT_30 => X"C6E3E7DFDCDAD9D9D9D9DADADCDFE6EDDABFBFC3C7CACACBD0D4D5D4D2CFCBC9",
      INIT_31 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0D1D3D2D0D1CFCECDC5BFB9",
      INIT_32 => X"D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"D0D2D3D4D4D3D3D3D4D4D4D4D4D3D2D1D0CECDCED2D4D2D0CDCACACCCED0D2D2",
      INIT_34 => X"D0D1D1D0CFCFCFCFCFCFCFCFCFCFCFD0D1D0CFCECFCFD2D2D2CFCCCACACACCCF",
      INIT_35 => X"CCCECDCFD1D3D4D3D2D2D1CECBCBCDCFD0D0D0D0CECCCBCCD0D1D0CECDCECECF",
      INIT_36 => X"CECDCCCCCECDC8C7C5C1BBBEDAEAE2DDDBD9D9D9D9D9D9DBDEE2ECE8C9BDC2C7",
      INIT_37 => X"DBDBDCDCDCDCDCDCDCDCDDDFE0E0E3D9C7CBCCD0D2D1CFCDCBCBCBCFD5D2D0D1",
      INIT_38 => X"CED0D0CECCCDCFCCCDE1E4DDE0E0DDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_39 => X"CDCCCBCBCDCFD2D4D2D0D0D0CECBC9C9C8C8C8C8C8C7C7C8CBCDCDCDCDCECFCD",
      INIT_3A => X"D0D0CFCECFCFCFCFCFCFCFCFCFCECDCCCDCFCFCFCFCFCFCFCFCFCFCFCFD0D0CE",
      INIT_3B => X"DBDBDBDBDBDDDFE4E4DDDEE1E6E1C8BFC7CCCDCED1D0CCCBCCCFD0CFCFCFD0D0",
      INIT_3C => X"CFCFCFCFCFCFCFCFCFCFD0CFCECDCCC8C7C6C2D1E9E7E0DBDBE2E1DCDBDBDADA",
      INIT_3D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3E => X"C8C8C8C8C8C8C9CBCED0CFD0D2D2D1D0CDCCCBCBCDCFD1D1D0CFCFCFCFCFCFCF",
      INIT_3F => X"CFCFCFCFCFCFCFCFD0CFCDCCCECFD1D2D1CFCDCBCACDCECECDCCCCCBCAC9C8C8",
      INIT_40 => X"D2D1CECCCCCCCDCFD0D2D2D1D1D0D0D0D3D4D2D0CFCECDCDCFD0D1D0CFCFCFCF",
      INIT_41 => X"E2E1DDD8DDE2DDDBDCDADADBDBDBDBDBDCDEE2E5DFDDDEE2E7D4C2C5CDD1D3D3",
      INIT_42 => X"DCDCDCDCDCDCDDDFE3E2CDC5CCCFD0D0CFCECECFD0CECDCCCBCBC7C8DFE7DFDE",
      INIT_43 => X"E1E1DDE0DFDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_44 => X"D0D0D0CECBC9C9C9C8C8C8C7C7C7C8CACCCDCDCCCECECDCED0CFCDCCCDCFCBCF",
      INIT_45 => X"CFCFCFCFCFCDCCCDCFCFCFCFCFCFCFCFCFCFCFCFD0CFCECCCCCBCBCDD0D3D3D2",
      INIT_46 => X"DDDEE0E8DFC6C0C8CCCED1D2CFCCCBCDCFD0CFCFD0D0D0D0D0CFCECFCFCFCFCF",
      INIT_47 => X"D0D0CFCECDCBC7C7C5C1D4EBE5DFDADCE2DFDCDCDBDADBDBDBDBDBDBDDE0E6E2",
      INIT_48 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CF",
      INIT_49 => X"D0D0D1D2D2D1CFCCCBCBCCCECFD1D1D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4A => X"CFCECDCECFD2D3D1CFCCCACBCECFCECCCBCBCACAC9C8C8C8C8C8C8C8C8C9CCCF",
      INIT_4B => X"D1D2D2D1D1D0D0D4D4D1CFCFCECDCDCFD1D1D0CFCFCFCFCFCFCFCFCFCFCFD0D0",
      INIT_4C => X"DADADADBDADADADCDEE3E6DFDEDEE4E5CFC0C6CDD2D3D3D2D0CDCCCCCCCECFD0",
      INIT_4D => X"DDC8C6CED0D0D0CFCECECFD1CFCDCCCBCBC5C8E3E7DEDFE2E0DCD9E1E3DDDBDB",
      INIT_4E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEE1E4",
      INIT_4F => X"C8C8C8C8C8C8C7C7C7CACDCCCCCCCECFCECED0D0CDCCCCCFCCCDE0E3DDE0E0DC",
      INIT_50 => X"CCCDCFCFCFCFCFCFCFCFCFCFCFCFD0CFCECDCCCBCBCDCFD2D3D2D1D0D0CECBC9",
      INIT_51 => X"BFC7CCCDCED1D0CCCBCCCFD0CFCFCFD0D0D0D0CFCECECFCFCFCFCFCFCFCFCECD",
      INIT_52 => X"C8C7C6C3D1E9E7E0DADAE2E1DCDBDBDADADBDBDBDBDBDCDFE4E4DDDEE1E6E1C9",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CFD0CFCECDCC",
      INIT_54 => X"CFCDCCCBCBCDCFD1D1D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_55 => X"D3D2CFCDCBCACDCECFCDCCCCCBCAC9C8C8C8C8C8C8C8C8C9CCCED0CFD0D1D2D1",
      INIT_56 => X"D0D3D4D2D0CFCECDCDCFD0D1D0CFCFCFCFCFCFCFCFCFCFCFCFD0CFCDCDCECFD1",
      INIT_57 => X"DBDCDEE2E5DFDDDEE2E7D4C2C5CDD1D3D3D2D1CECCCCCCCDCFD0D2D2D1D1D1D0",
      INIT_58 => X"D0CFCECECFD0CECDCCCBCBC7C8DFE7DFDEE2E1DDD8DDE2DDDCDCDADADBDBDBDB",
      INIT_59 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDFE4E2CDC5CCCFD0",
      INIT_5A => X"CACCCDCDCCCECECDCED0CFCDCCCDCFCBD0E1E1DDE0DFDCDCDCDCDCDCDCDCDCDC",
      INIT_5B => X"CFCFCFCFCFD0CFCECCCBCBCBCED0D2D3D1D0D0D0CECBC9C9C8C8C8C8C8C7C7C8",
      INIT_5C => X"CDCFD0CFCFCFD0D0D1D0CFCECFCFCFCFCFCFCFCFCFCECDCCCDCFCFCFCFCFCFCF",
      INIT_5D => X"DBE2DFDCDBDADADBDCDBDBDBDBDDE0E5E3DDDEE0E8DFC6C0C9CDCDD0D1CFCCCB",
      INIT_5E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0CFD0CFCFCECDCBC7C7C5C0D4EBE5DFDA",
      INIT_5F => X"D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_60 => X"CCCBCBCAC9C8C8C8C8C8C8C8C8C8C9CCCFD0D0D1D1D3D1CFCCCBCBCCCECFD1D1",
      INIT_61 => X"CFD0D1D0CFCFCFCFCFCFCFCFCFCFCFD0D0CFCDCCCDCFD1D3D1CFCCCACBCECFCE",
      INIT_62 => X"E5CFC0C6CDD2D3D3D2D0CDCCCCCDCED0D0D1D2D1D1D0D0D0D4D4D1CFCFCECDCD",
      INIT_63 => X"CBCBC5C9E2E7DEDFE2E0DBD9E0E3DDDBDBDADADADBDBDADBDCDEE4E6DFDEDEE4",
      INIT_64 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDEE1E4DEC8C6CED0D0D0CECECECFD1CFCDCC",
      INIT_65 => X"D1D0CFCFCECECFC8C7E7F1E6DFDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_66 => X"CDCDCECECFCFCFD0D1D3D2CCCBC9C6C4C0BFBFBFC1C2C3C3C5C7C8CDC9C9CFD1",
      INIT_67 => X"D4D6D6D5D4D3D2D2D1D0D0CFCFCFCECECFCFCFCFCFCFCFCFCFCFCFCFCECBCCCD",
      INIT_68 => X"E1E0DFDEDBD9DADCDEE2E6E8F1ECCBBFC4C8CBCBCBCECFD0D0CFCECFCFD0D0D2",
      INIT_69 => X"CFCFCFCFCFCFCFCFD0D0D0CECAC6C7C6C1BFBECDEAECE9E5E1DDDBDADBDCDEDF",
      INIT_6A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"BFBFBFBFC0C2C6CBCDCDD1D2D2D0D0D0CFCECECECDCDCDCCCDCFCFCFCFCFCFCF",
      INIT_6C => X"CFCFCFCFCFCFCFCFCDCCCCCCCDCFD0D0D0D0CFCED0D3D1CBCACBC8C6C4C1BFBF",
      INIT_6D => X"CFCECAC9CCCFD0CFCFCFCFD0D3D5D6D6D6D4D2D0CFCFCDCDCFCFCFCFCFCFCFCF",
      INIT_6E => X"E7E9E6E3DFDCDBDBDCDDDFE1E1DFDEDCD9D9DBDDE0E5E5E7EBD5C0C4CCD0D0CF",
      INIT_6F => X"DCDCDCDCDCDCDCE0EBE7CBC0C6CCD1D2D2D2D2D0CCC8C7C9C9C8C3C6E0EBE2E1",
      INIT_70 => X"EBEFE5DEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_71 => X"D4D1CBCDCDC7C3C0BFBFC0C1C3C3C3C4C7CACDC9CBD0D1D1D0CFCECECECCC6CD",
      INIT_72 => X"D0D0CFCFCFCECECFCFCFCFCFCFCFCFCFCFCFCFCDCBCCCDCDCDCECECFCFCFD0D1",
      INIT_73 => X"E3E6E8F2E5C6BEC4C9CBCBCCCECFD0D0CECFCFCFD0D1D2D5D6D5D5D4D2D2D2D1",
      INIT_74 => X"D0CFCDCAC5C7C5C0BFBDD2EEEDE8E4E0DCDBDBDCDCDEE0E1DFDEDDDAD9DADDE0",
      INIT_75 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0",
      INIT_76 => X"CDD1D3D1CFD0CFCFCECECECDCDCCCCCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_77 => X"CCCCCCCDCFD0D1D0D0CECED2D3D0CAC9C8C7C5C3C1BFBFBFBFBFBFC0C3C7CCCC",
      INIT_78 => X"CFD0D1D2D4D7D6D5D3D2CFCFCFCDCDCFCECECFD0CFCFCFCFCFCFCFCFCFCFCECD",
      INIT_79 => X"DEDFE0E0DEDEDBD9DADCDEE1E6E5E8E8CDBEC5CBCFCFCECFCDCACACED0CFCFCF",
      INIT_7A => X"E1C6C1C7CCD1D2D2D2D1CFCBC8CACCC9C8C4CAE6E9E1E2E9E9E5E2DEDCDBDBDC",
      INIT_7B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE3ED",
      INIT_7C => X"C4C0BFBFBFC1C2C3C3C4C7C9CDC9C9D0D1D1D0CFCFCECECFC9C7E7F1E6DFDDDC",
      INIT_7D => X"CECFCFCFCFCFCFCFCFCFCFCFCFCECBCCCDCDCDCECECFCFCFCFD1D3D2CDCBC9C6",
      INIT_7E => X"BFC5C8CBCBCBCECFD0D0CFCECFCFD0D0D2D4D6D6D5D4D3D2D2D1D0CFCFCFCFCE",
      INIT_7F => X"C6C1BFBECDE9ECE8E5E1DDDBD9DBDCDEDFE1E0DEDDDBD9DADCDFE2E6E8F1EDCC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0CECAC6C8",
      INIT_01 => X"D0CFCECECECDCDCDCCCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"D1D0D0CFCED0D3D1CBCACBC8C5C4C1BFBFBFBFBFBFC0C2C6CBCDCED1D2D2D0D0",
      INIT_03 => X"D6D5D4D2D0CFCFCDCDCFCFCFCECFCFCFCFCFCFCFCFCFCFCFCECDCCCCCCCDCFD0",
      INIT_04 => X"DCD9D9DBDDE0E5E5E7EAD5C0C4CCD0D0CFCFCECAC9CDCFD0CFCFCFD0D1D3D5D6",
      INIT_05 => X"D3D2D2D2D0CCC8C7C9CAC8C3C6E0EBE2E1E7EAE6E3DFDCDBDBDCDDDFE1E1DFDE",
      INIT_06 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCE1EBE7CBC0C5CBD1",
      INIT_07 => X"C4C7CACDC9CBD0D1D1D0CFCFCECECCC5CCEBEEE5DEDCDCDCDCDCDCDCDCDCDCDC",
      INIT_08 => X"CFCFCFCFCDCBCCCCCDCECECECFCFCFD0D2D3D1CBCDCDC6C3C0BFBFC0C1C3C3C3",
      INIT_09 => X"D0CFCECFCFD0D1D3D5D6D6D5D4D2D2D1D0D0D0CFCFCFCECECFCFCFCFCFCFCFCF",
      INIT_0A => X"E0DCDBDBDCDCDEE0E1E0DEDDDAD9DADDE0E3E6E8F2E6C6BEC4C9CBCACBCECFD0",
      INIT_0B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0CFCDC9C6C7C5C1BFBDD2EEEDE8E4",
      INIT_0C => X"CECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0D => X"C9C8C7C5C3C0BFBFBFBFBFBFC0C3C7CCCCCED1D3D1CFCFD0CFCECECDCDCDCCCC",
      INIT_0E => X"CECECECFD0CFCFCFCFCFCFCFCFCFCFCECCCCCCCCCDCFD0D1D0D0CECED1D3D0CA",
      INIT_0F => X"E8CEBEC5CBCFCFCECFCDCACACED0D0CFCFCFD0D1D2D5D6D6D5D3D2CFCFCFCDCD",
      INIT_10 => X"C9C8C4CBE5E9E1E2E8E9E5E2DEDCDBDBDCDEDFE0E0DFDEDBD9DADCDEE1E6E5E8",
      INIT_11 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE3EDE1C6C1C7CCD1D3D2D2D2CFCBC7C9CC",
      INIT_12 => X"D2D0D0CFCFCFCEC5C3E1EADCD7DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_13 => X"CFD0D1D0D0CFCDCCCECFCCC5D4E6E7E0DDDDDDDDDDDDDDDDDDE2E7E8D2C3CAD0",
      INIT_14 => X"D1D2D2D2D0CECCCDCECECECECFD0D1D1D0CFCFCFCFCFCFCFCFCFCFCFCCC9CBCD",
      INIT_15 => X"E2E1DFDEDAD8D8D8D7D7D8D8DEE1DBDCE1E7E7D4C2C6CED2D1CFCDCDCCCDCCCE",
      INIT_16 => X"CFCFCFCFCFCFCFCFD1D1CFCCC7BFD3E6E1DFE0DDDFDDDBD8D8D8D9DADBDEE0E2",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"DDDDDDDDDDE0E5EAD8C6CBCFCECDCECFD0D1D0CFCECDCBC9CCCFCFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFCECCCACCCDCFD0D0D0D0D0D0D0D2D2CCC5D1E4E7E1DEDDDCDD",
      INIT_1A => X"CACCCBCCD1D3D1CDCAC8C8CACDD1D4D3D0CFCFCECCCCCCCDCECECECECFCFCFCF",
      INIT_1B => X"D9DBD9D8D8D9DADADDDFE1E2E1E0DFDCD8D8D8D7D7D8D7D8DCD8DAE3EAE6CEC5",
      INIT_1C => X"DCDCDCDCDCDCDCDBDADBDCDFD0C4CCD1D2D2CFCECBC2C8E2E7E1DCDADDDCD7D7",
      INIT_1D => X"E7E7DBD8DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1E => X"CFCAC4D8E9E5DFDDDDDDDDDDDDDDDDDEE3E8E7D0C4CBD0D1D0D0CFCFD0CCC2C8",
      INIT_1F => X"CDCECFCFD0D0D1D0CFCFCFCFCFCFCFCFCFCFCECBC9CBCDCFD0D1D1D0CFCCCDCE",
      INIT_20 => X"D8D8D9E1E1DBDCE2E8E4CCC1C8D0D2D1CECDCCCCCCCCCFD1D2D2D2D0CDCCCDCE",
      INIT_21 => X"D1CFCBC5C1D7E9E0DFDFDEE0DDDAD8D8D8D9DADCDFE0E2E2E0DFDEDAD8D8D8D7",
      INIT_22 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1",
      INIT_23 => X"C6CCCFCDCBCED0D0D1D1D0CECDCACACDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_24 => X"CACCCECFD0D0D0D0D0D0D0D2D1CAC5D5E6E6E0DEDDDCDCDDDDDDDDDDE1E7E9D3",
      INIT_25 => X"C8C9CBCDD1D5D3D0CFCFCECCCCCCCDCECECFD1D1CFCFCFCFCFCFCFCFCFCFCECB",
      INIT_26 => X"DFE1E2E1DFDEDBD8D8D8D8D7D9D8D9DCD7D7E0EAE1C8C6CBCCCBCDD3D3CFCCCA",
      INIT_27 => X"DBDDE1CEC4CDD1D2D1CFCECAC2D1E6E5E0DDDBDEDBD7D8DBDBD8D8D8D9DADBDE",
      INIT_28 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADA",
      INIT_29 => X"E0DDDDDDDDDDDDDDDDDDE2E7E9D2C4CAD0D1D0D0CFCFCFCEC5C3E0EADCD7DADC",
      INIT_2A => X"D1D0CFCFCFCFCFCFCFCFCFCFCFCCC9CBCDCFD0D1D0D0CFCDCCCED0CCC6D4E6E7",
      INIT_2B => X"DCE1E7E7D4C2C6CED2D1CFCDCDCCCCCCCED1D2D2D1D0CDCCCDCECECECECFD0D1",
      INIT_2C => X"E6E1DEE0DDDFDDDBD8D8D8D9D9DBDEDFE1E2E1DFDEDAD8D8D8D7D7D9D8DEE1DB",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1D2D0CCC6BFD3",
      INIT_2E => X"CFD0D1D1D0CECCCBCACCCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2F => X"D0D0D0D0D0D2D2CCC5D1E4E7E1DEDDDCDCDDDDDDDDDDE0E5EAD8C6CBD0CECDCD",
      INIT_30 => X"D3D0CFCECECCCCCCCDCECFCECECFCFCFCFCFCFCFCFCFCFCFCECBCACCCDCFD0D0",
      INIT_31 => X"DCD8D8D8D7D7D9D8D8DCD8DAE3EAE6CEC5CACCCACCD1D3D1CDCAC8C9CACDD1D4",
      INIT_32 => X"D1D2D2CFCECCC2C8E2E7E1DCD9DDDDD7D7D9DBD9D8D8D9DADADDDFE1E2E1E0DF",
      INIT_33 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDADBDCDFD0C4CC",
      INIT_34 => X"DEE3E8E6D0C4CBD0D1D0D0CFD0D0CCC2C7E6E7DCD8DADCDCDCDCDCDCDCDCDCDC",
      INIT_35 => X"CFCFCFCFCBC9CBCDCFD0D1D1D0CFCDCDCFCFCAC4D8E9E5DFDDDDDDDDDDDDDDDD",
      INIT_36 => X"D1CECDCCCCCCCCCFD1D2D2D2D1CDCCCDCDCDCECFCFD0D1D1D0CFCFCFCFCFCFCF",
      INIT_37 => X"D8D8DADADCDEE0E2E2E0DFDDDAD8D8D8D7D8D8D9E1E1DADDE2E8E5CCC0C8D0D2",
      INIT_38 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1D1CFCAC5C1D7E9E0DFDFDEE0DDDAD8",
      INIT_39 => X"CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3A => X"D5E5E6E0DEDDDCDCDDDDDDDDDDE1E6E8D3C6CCCFCDCBCDCFD0D1D1D0CFCDCACA",
      INIT_3B => X"CECECFD0D1CFCFCFCFCFCFCFCFCFCFCECBCACCCECFD0D0D0D0D0D0D0D2D0C9C5",
      INIT_3C => X"DBD7D7E0EAE1C9C5CBCCCBCDD2D3D0CDCAC8C9CBCDD1D5D3D0CFCECDCCCCCCCD",
      INIT_3D => X"E6E0DDDBDEDBD7D7DBDBD8D8D8D9DADADEDFE1E2E1DFDEDBD8D8D9D7D7D8D8D9",
      INIT_3E => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADADBDDE1CEC4CDD1D2D1CFCECAC2D1E6",
      INIT_3F => X"CACDCFD0CFCFCCC2BFDBE4D7D5D9DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_40 => X"D1D3D3D2D1CFC9C6C6C4BDB9D3EDEBE3E2E3E4E5E5E3E4E4E3E4EBECCDB9C0C7",
      INIT_41 => X"C3C4C5C4C3C1C0C1C2C4C8CCCED1D3D5D3D0CFCFCFCFCFCFCFCFCFCFCDCBCCCF",
      INIT_42 => X"E0E0DFDDDBD9D8D7D5D7D6D6D9DADEE0E4EAEACFB7BCC8CFD1CDC8C7C3C0C0C1",
      INIT_43 => X"CFCFCFCFCFCFCFD0D2D2D0CBC1B7D3EEE9E5E3DFDCDAD8D7D8D9DAD9DBDDDFE0",
      INIT_44 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"E4E5E4E4E2E2E6EED3B8BEC4C5C7C9CDD1D3D3D2D1CFCDCBCDCFCFCFCFCFCFCF",
      INIT_46 => X"CFCFCFCFCFCFCFCECBCBCFD1D1D1D1CFCECFD0CFCCC6BFB8C9E6EDE6E3E3E3E3",
      INIT_47 => X"C5CBCED2D5D4CFC8C1BCBBBBBCC0C5C5C4C3C3C2C3C4C7CBCDCFD0D1D0CFCFCF",
      INIT_48 => X"DAD9D8D7D8D9D9DADCDEE0E0E0DFDEDCDAD9D8D6D7D7D5D7D9DCE0E5EFEAC4BA",
      INIT_49 => X"DCDCDCDCDCDCDCD9D5D7E2E6CEBCC4CBCCCAC4C4C6BEC7E6E6DDDBD9D9DBDBDA",
      INIT_4A => X"E0E2D7D6DADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4B => X"C3BBB8D6EEE8E2E2E3E4E5E4E4E4E4E4E5EDEBC9B7BEC7CBCDCFCFD0CFCABFC3",
      INIT_4C => X"C5C8CCCFD1D3D5D2CFCFCFCFCFCFCFCFCFCFCFCCCBCCCFD1D3D3D2D0CDC7C6C6",
      INIT_4D => X"D7D5D6DADCDFE1E5EAE8C7B7BFCAD0D0CBC8C6C1C0C0C1C3C4C4C4C3C0C0C1C3",
      INIT_4E => X"D2D0C9C0BCD9EFE7E5E3DEDCD9D8D7D8D9D9DADCDEE0E1E0E0DFDCDAD9D8D6D6",
      INIT_4F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D2",
      INIT_50 => X"B9C0C4C6C7CBCFD2D3D3D3D1CECCCBCECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_51 => X"CBD0D1D1D1D0CECECFD0CFCAC4BCB8CEE9EBE5E3E3E4E4E4E5E5E3E2E2E9ECCC",
      INIT_52 => X"BBBBBCBDC2C5C5C3C3C3C3C3C5C8CBCED0D1D1D0CFCFCFCFCFCFCFCFCFCFCDCA",
      INIT_53 => X"DFE0E0E0DFDDDBDAD9D8D6D7D7D5D8DADDE0E6F0E1BDBBC6CCCFD3D7D4CDC5BF",
      INIT_54 => X"D9E6E8CBBCC5CBCCC8C3C5C6BDCEE8E3DDDCDAD9DBDBDBDAD8D7D7D8D9D9DBDD",
      INIT_55 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D5",
      INIT_56 => X"E3E2E2E4E5E4E3E4E4E3E4EBECCEB9BFC6CACDCFD0D0CFCCC2BFDBE5D8D5D9DC",
      INIT_57 => X"D5D3D0CFCFCFCFCFCFCFCFCFCFCDCBCCCFD1D3D3D2D1CFC9C6C6C4BEB9D3EEEB",
      INIT_58 => X"E0E3EAEAD0B7BCC8D0D0CDC9C7C3C0C0C1C3C4C5C4C3C1C0C0C2C4C8CCCED1D3",
      INIT_59 => X"EEE9E5E3DFDCDAD8D7D7D9DAD9DBDDDFE0E0E0DFDDDBD9D9D7D5D7D6D6D9DADE",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D2D2D0CAC1B7D2",
      INIT_5B => X"CDD1D3D3D2D1CFCCCBCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5C => X"CECECFCFCFCCC5BEB8C9E6EDE6E3E3E3E3E5E5E4E4E2E2E6EED4B8BEC4C6C7CA",
      INIT_5D => X"C5C4C3C3C2C2C5C7CACDCFD0D1D0CFCFCFCFCFCFCFCFCFCFCECACBCFD1D1D1D0",
      INIT_5E => X"DBDAD9D8D6D7D7D5D7D9DCE0E4EFEAC4BAC5CBCED2D5D4CFC8C1BCBBBBBCC0C5",
      INIT_5F => X"CBCCCAC4C4C6BEC6E6E6DDDBD9D9DBDBDBDAD8D8D7D8DAD9DADCDFE0E1E0DFDE",
      INIT_60 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD9D5D7E2E6CEBCC4",
      INIT_61 => X"E3E5EEEAC9B8BEC7CBCDCFD0D0CFCABFC3E0E2D7D6DADCDCDCDCDCDCDCDCDCDC",
      INIT_62 => X"CFCFCFCFCCCBCCCFD1D3D3D2D1CDC8C6C6C3BBB8D6EEE8E2E2E3E4E5E4E3E4E4",
      INIT_63 => X"D0CCC8C5C2C0C0C2C3C4C4C4C3C0C0C1C2C5C8CCCFD2D4D5D2CFCFCFCFCFCFCF",
      INIT_64 => X"D8D9DADADCDEDFE1E0E0DEDCDAD9D8D7D6D7D5D6DADDDFE1E5EBE8C7B6BFCBD0",
      INIT_65 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1D2D2CFC9C0BDD9EEE8E5E3DEDCD9D7D7",
      INIT_66 => X"CECFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_67 => X"CEE9EBE5E3E3E4E4E4E5E4E3E2E2E9ECCCB9C0C4C6C8CACED2D3D3D3D1CFCCCB",
      INIT_68 => X"CDD0D1D1D0CFCFCFCFCFCFCFCFCFCFCDCACBD0D1D1D1D0CECECFD0CECAC4BCB7",
      INIT_69 => X"DADCE0E6F0E1BEBBC6CCCFD2D6D4CEC6BFBBBBBCBDC1C5C5C3C3C3C2C3C6C8CB",
      INIT_6A => X"E3DDDCDAD9DBDADBDAD8D8D7D9DAD9DADDDFE0E1E0DFDDDBDAD9D8D7D7D7D5D8",
      INIT_6B => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D5D8E5E8CBBDC5CCCDC9C4C5C6BDCEE9",
      INIT_6C => X"DAD3C9CACCCBCDD5D4E0E2D7D6DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_6D => X"D3D4D1CFCDC8C5D1D9D4CDC8D6E4DFDBDADCDEE0E1E0E0DEDCDDE0E2D5CCD2D9",
      INIT_6E => X"D1D2D1D1D2D1D1D2D6D9D3C5C6CCD0D4D4D0CFCFCFCFCFCFCFCFCFCFCFCFCFD0",
      INIT_6F => X"DDDEDDDCDBDBDADAD9DADBDADAD8D8D8DADEE0D2CAD3CDC9CAC7C8D7D9D5D2D1",
      INIT_70 => X"CFCFCFCFCFCFCFD0D1CFCBC9D0D1DCE7E2DCDADBDDDEDEDCDCDCDBDBDCDCDCDD",
      INIT_71 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_72 => X"E1E1DEDDDAD9DBE2D7CACED6DAD4C6C7CCCED1D2D3D1CFCFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CFCFCFCFCFCFCFCECCCDD2D6D6D3CDC9C5C5CAD8DCD6CFC9CFDFE2DEDDDFE0E0",
      INIT_74 => X"D4CACAD1D0CBCBD5D7D0CDCDCDCED1D2D1D1D1D4D7DAD5C7C7CBCECFCFCFCFCF",
      INIT_75 => X"DFDEDDDCDCDBDBDBDCDCDDDDDDDDDCDBDBDBDADADADBDBDCDEDEDDDCDFDCCDD0",
      INIT_76 => X"DCDCDCDCDCDCDCDBD8D8DFE1D9D4D8CABFC9D1D6D9D4D4E0DBD6D5D7DBDFE0E0",
      INIT_77 => X"E2E0D6D7DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_78 => X"D3CBC9DAE3DDDADBDCDEE1E0E0E0DDDCDCE2E1D2CBD2D9D9D0C9CBCCCAD0D5D6",
      INIT_79 => X"D9CDC1C7CDD1D4D2CFCFCFCFCFCFCFCFCFCFCFCFCFCFD1D3D2D1CECCC6C4D2D9",
      INIT_7A => X"DADBDBDAD8D8D8D9DEDFCFCDD3CBCAC9C6CCD8D7D4D2D1D1D1D1D2D2D1D1D3D7",
      INIT_7B => X"CECACAD3D3DFE7E0DCDCDCDDDEDDDCDCDCDBDBDCDCDDDDDDDEDDDBDBDBDBDAD9",
      INIT_7C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1D1",
      INIT_7D => X"CAD1D7D9D0C5C9CCCFD1D2D3D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7E => X"CED4D6D5D1CCC8C5C6CCD7DBD4CDC9D3E0E0DDDDDFDFE0E1E1DFDBDAD9DDE0D2",
      INIT_7F => X"CDCACDCDCFD1D2D1D1D2D5D8DAD2C5C6CCCFCECFCFCFCFCFCFCFCFCFCFCFCECC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DDDDDDDDDDDCDCDCDBDADADADBDCDDDEDEDDDDDFD8CBD2D4CCCCD2D0CACCD7D6",
      INIT_01 => X"D9E1E1D6D5D8CBC1CAD4D4D8D2D6DFD9D5D6D8DCE0E0E0DFDEDDDCDBDBDBDCDC",
      INIT_02 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBDAD7",
      INIT_03 => X"DADADCDEE1E1E0E0DEDDDDE0E2D5CCD2D9D9D3C9CACCCACDD5D4E0E3D7D6DADC",
      INIT_04 => X"D4D4D1CFCFCFCFCFCFCFCFCFCFCFCFCFD0D3D4D1CFCDC8C4D1D9D4CDC9D5E4DF",
      INIT_05 => X"D8D9DEE0D2CAD3CDC9CAC7C8D7D8D5D2D1D1D1D1D1D1D1D1D2D6D8D3C5C5CBD0",
      INIT_06 => X"E7E2DDDBDBDCDEDEDDDCDBDBDBDCDCDCDDDDDDDDDBDBDBDADAD9DADBDADAD8D8",
      INIT_07 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D1CFCBC8D0D1DC",
      INIT_08 => X"C7CCCED0D2D3D1CFD0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"C8C5C5CAD8DCD6CFC9D0DFE2DDDDDFDFE0E1E1DEDDDAD9DBE1D7CACFD5DAD4C6",
      INIT_0A => X"D2D1D1D1D4D7D9D5C8C7CBCFCFCFCFCFCFCFCFCFCFCFCFCFCECCCDD2D6D6D3CD",
      INIT_0B => X"DBDBDBDADADADBDADCDEDEDCDCDFDDCDD1D4CACAD0D0CBCBD5D8D0CDCDCDCED1",
      INIT_0C => X"CBBFC8D1D6D9D4D3E0DBD6D6D7DBDFE0E0DFDEDDDCDCDBDBDBDCDDDDDDDDDDDC",
      INIT_0D => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDBD8D8DFE2D9D4D8",
      INIT_0E => X"DCDCE2E1D2CAD1D9DAD0C9CBCCCAD0D5D6E2E0D6D7DADCDCDCDCDCDCDCDCDCDC",
      INIT_0F => X"CFCFCFCFCECFCFD0D3D2D1CECCC6C4D2D9D3CBC9DAE4DDDADBDCDEE1E0E0E0DE",
      INIT_10 => X"C9C6CBD8D8D4D2D1D1D2D1D1D2D1D1D3D7D9CDC2C8CDD1D4D3D0CFCFCFCFCFCF",
      INIT_11 => X"DCDBDBDBDCDCDDDDDDDEDDDBDBDBDBDAD9DADBDBDAD8D8D8DADEDFCFCDD3CBC9",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD1D1CECACAD3D3DFE7E0DCDCDCDDDEDEDC",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_14 => X"D2E1E0DDDDDFDFE1E1E1DFDBDAD9DDE0D2CBD0D6DAD0C5C8CCCFD1D2D3D0CECF",
      INIT_15 => X"C6CCCFCFCFCFCFCFCFCFCFCFCFCFCFCECCCED4D6D6D2CBC7C5C6CCD8DBD5CDC9",
      INIT_16 => X"DEDEDCDCDFD8CCD2D4CCCCD2D0CACCD7D6CCCACDCDCFD1D2D1D1D2D5D8DAD2C5",
      INIT_17 => X"D9D6D6D8DCE0DFE0DFDEDDDCDCDBDBDBDCDDDDDDDDDDDCDBDCDBDAD9DADBDBDD",
      INIT_18 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD7D9E1E1D6D5D8CBC1CAD3D4D8D3D6E0",
      INIT_19 => X"EFDCC1C1C3C0CBE6EDE4DEDAD9DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_1A => X"D0CECBC9C4BBBFDFF2EBE7E4DFDBD8D8D9DBDDDFE0E0DFDCDBDBDBDEE2E4E9ED",
      INIT_1B => X"E7E8E5E6E8E7E8EAEFF1DDBAB9C2C9CDCECFCFCFCFCFCFCFCFCFCFCFCFD1D2D1",
      INIT_1C => X"DADADBDCDCDCDEDFDFDFE0DFDCDAD8D6D6D7DCE1EAF2D5C1C1BEC7E9F4F0EBE8",
      INIT_1D => X"CFCFCFCFCFCFCFCECCCAC3C2E0EEE6E1DDDADBDDDFE1E4E3E0DFDEDDDCDCDBDA",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"E2E1DDDBD9D8D8DADEE2E6ECF2E1BFBDC2C8CACCD0D1D3D2D0CFCFCFCFCFCFCF",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFD0D4D8D6D0C8C1BAB9BFDDF1EBE7E4E0DDDBDADBDEDFE1",
      INIT_21 => X"E6CAC5CAC6C0C6E7F2E9E4E3E3E3E5E7E6E5E6EAEFF3E4C1BDC0C5C8CACECFCF",
      INIT_22 => X"E1E3E3E1E0DEDDDCDCDBDADADADADBDCDBDDDEDFDFDFE0E2E3E2DEDAD7D8DEEA",
      INIT_23 => X"DCDCDCDCDCDCDCDDDEDCDBDEE4ECEDCFB7CAE4EAE9E7E2DFDCDDDEDFE0E0DEDF",
      INIT_24 => X"E2DDD9D9DBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_25 => X"EBE7E3DED9D7D9DADCDDE0E0E0DFDCDBDADBDFE2E5E9EDEDD4BFC2C3C0D2EEEE",
      INIT_26 => X"EED3B8BAC3CACDCECFCFCFCFCFCFCFCFCFCFCFCFD2D2D1D0CDCBC8C2BBC1E4F4",
      INIT_27 => X"DFE0DFDCDAD7D5D5D7DCE2EDEECDC1C1BDCFEEF3EFEAE8E7E7E5E7E7E7E7EAF0",
      INIT_28 => X"C8C0C6E8EFE5E0DBDBDCDDDFE2E3E2E0DFDEDDDCDCDADADADADBDCDCDCDEDFDF",
      INIT_29 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECB",
      INIT_2A => X"E3E7EDF1D9BCBDC2C9CACCD0D1D1D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2B => X"D1D6D8D6CEC6BFBABAC2E0F0EAE6E3DFDCDADADCDEDFE1E2E1DEDAD9D8D8DBDF",
      INIT_2C => X"E7E2E3E3E3E5E7E6E5E7EBF0F3DEBDBCC1C6C8CCCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"DBDADADADADCDCDCDDDFDFDFE0E1E3E3E1DDD9D6D8E0ECE3C8C6CAC5BEC9ECF0",
      INIT_2E => X"DCDCE0E6EEEBC8B8D0E8E9E9E6E1DEDCDCDFE0E0DFDEDFE2E4E3E1DFDEDDDCDC",
      INIT_2F => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDE",
      INIT_30 => X"D9DADCDDE0E1E0DFDCDBDBDBDEE2E4E8ECEFDDC1C1C4C0CBE6EDE4DEDAD9DBDC",
      INIT_31 => X"CDCECFCFCFCFCFCFCFCFCFCFCFCFD1D2D0D0CECCC9C4BCBFDFF2EBE7E4DFDBD8",
      INIT_32 => X"D6D5D7DBE0E9F2D6C1C1BEC7E9F4F0EBE8E7E7E5E6E8E7E7E9EFF1DDBAB9C2C9",
      INIT_33 => X"E1DDDBDBDDDFE1E4E3E1DFDEDDDCDCDBDADADADBDCDCDCDEDFDFDFE0DFDDDAD8",
      INIT_34 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECCCAC2C2E0EFE6",
      INIT_35 => X"BCC2C8CACCD0D2D3D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_36 => X"C1BABABFDDF0EBE7E3E1DDDBDADBDDDFE0E1E0DDDBD9D9D8DADEE3E6EBF2E2BF",
      INIT_37 => X"E7E6E5E6EAEFF3E4C2BCC0C5C8CBCFCFCFCFCFCFCFCFCFCFCFCFD0D4D8D6D0C8",
      INIT_38 => X"DCDBDCDEDFDFDFE0E2E4E2DEDAD7D8DEEAE6CAC5CAC6C0C6E7F2E9E4E3E3E3E5",
      INIT_39 => X"CFB7CAE4EAE9E7E2DFDBDDDFE0E1E0DEDFE1E3E3E1E0DFDEDDDCDBDADADADADC",
      INIT_3A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDEDCDCDEE4ECEE",
      INIT_3B => X"DBD9DBDEE2E5E9EDEDD4BFC2C3C0D1EEEEE2DDD9DADBDCDCDCDCDCDCDCDCDCDC",
      INIT_3C => X"CFCFCFCFCFD2D2D1D0CDCBC8C2BBC2E4F4EBE6E3DEDAD8D9DADCDDE0E0E0DFDC",
      INIT_3D => X"C1BECEEEF4EFEAE7E8E7E5E7E7E7E7EAF0EFD3B8BBC3CACDCECFCFCFCFCFCFCF",
      INIT_3E => X"E0DFDEDDDCDCDADADADADBDCDCDCDEDFDFDFE0E0DCD9D7D6D5D7DCE2EDEECDC1",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCECBC8C0C6E8EFE5E0DCDBDCDDDFE2E3E2",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_41 => X"DFDDDADADCDEE0E1E2E1DDDAD9D8D8DBDFE4E8EDF2D9BCBDC2C9CACDD1D1D1D1",
      INIT_42 => X"BDC1C7C9CCCFCFCFCFCFCFCFCFCFCFCFCED1D6D8D6CFC6BFB9BAC1E0F0EBE6E2",
      INIT_43 => X"E4E1DDD9D6D8E0ECE3C8C6C9C5BEC9ECF0E6E2E3E3E3E5E7E6E5E7EBF0F4DEBD",
      INIT_44 => X"DCDCDFE0E0DFDEE0E2E3E3E1DFDEDDDCDCDBDADADADADCDCDCDDDFDFDFE0E1E3",
      INIT_45 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDBDCDFE6EEEBC8B8D0E7E8E9E6E1DE",
      INIT_46 => X"E6DFD2D7D6D2D7E4E6DFDDDFDEDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_47 => X"C8CADBDFD9D1D2E2ECE4E0DFDCD9D8D9DADCDDDEDEDEDDDBDCDCDBDBDEDFE0E1",
      INIT_48 => X"E0E0DFE0E2E2E2E4E5E6DECFD2D9E1D9CACBCFCFCFCFCFCFCFCFCFCFD1D2D2CE",
      INIT_49 => X"D9D9DADCDCDDDFDFE0E0DFDEDDDCDAD9D7D6D9DFE4EADFD5D3D1D4E5E8E4E2E0",
      INIT_4A => X"CFCFCFCFCFCFCFCBC8D6DCD6E3E7E1DCDADCDDDFE0E2E3E2E1E0DFDEDCDCDBDA",
      INIT_4B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"DEDEDCDBDADAD9D9DBDFE0E3E8E0D1D2DADFDCCBC7CDD1D3D1CFCFCFCFCFCFCF",
      INIT_4D => X"CFCFCFCFCFCFCFCFCFD0D3D6D1CCD6D7CFCDD0E0E7E2E0E0DEDBD9DADBDCDEDE",
      INIT_4E => X"E6DBDBDCD8D5D5E4E7E1DDDCDCDEDFE0DFDFE0E2E5E8E1D3D1D2D5D8CECCCFCF",
      INIT_4F => X"E0E3E3E2E0DFDFDDDCDCDBD9D9DADBDCDCDFE0DFE0DFDEDFE0DFDEDBD8D8DCE3",
      INIT_50 => X"DCDCDCDCDCDCDCDFE2E0D9D9DDE1E5DBD0D7E2E0DCDBDBDCDEE2E4E4E2DDD9DB",
      INIT_51 => X"DEDDDFDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_52 => X"E2E0DFDAD8D8D9DADCDDDEDEDEDCDBDCDBDADCDFDFE0E1E3D9D3D8D5D2DBE6E5",
      INIT_53 => X"E5D9CFD2DAE0D8CBCDCFCFCFCFCFCFCFCFCFCFD1D3D1CEC8CEDDDED6D1D5E6EB",
      INIT_54 => X"DFDEDEDDDBDAD9D7D6DAE1E6E9DBD4D2CFD7E8E7E3E2E0E0E0DFE0E1E2E2E2E5",
      INIT_55 => X"DAD9D7E5E6E0DBDADCDDDFE0E2E2E2E1E0DFDEDCDCDBDAD9D9DBDCDCDEDFDFE0",
      INIT_56 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCACB",
      INIT_57 => X"E0E0E4E8DDD0D2D8E0D9C8C7CED1D2D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_58 => X"D0D5D7D2CED8D4CECDD2E1E6E1E0DFDDDADADBDCDDDEDEDEDEDDDBDADAD9D9DC",
      INIT_59 => X"E0DDDCDDDEDFE0DFDFE0E3E6E8DED1D1D2D7D8CECDCFCFCFCFCFCFCFCFCFCFCE",
      INIT_5A => X"DCDAD9D9DADCDCDDDFDFDFE0DFDEE0E0DFDDDAD8D9DDE5E3D6DADBD8D3D7E7E5",
      INIT_5B => X"DFDADADEE3E6D8D0D9E2DFDCDBDCDCDFE0E3E4E1DCD8DBE1E2E2E1E0DFDFDDDC",
      INIT_5C => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE0E2",
      INIT_5D => X"D9DADCDDDEDEDEDDDBDCDCDBDBDDDFE0E1E6DFD2D6D6D2D7E4E5DEDDE0DFDDDC",
      INIT_5E => X"D9CACBCFCFCFCFCFCFCFCFCFCFD0D3D2CEC8CADBDFD9D1D3E2ECE4E0DFDCD8D8",
      INIT_5F => X"D8D7D6D9DFE4EADFD5D3D0D3E4E8E4E1E0E0E0DFDFE2E2E2E4E5E6DECFD1D9E1",
      INIT_60 => X"DCDADCDDDFE0E2E3E2E1E0DFDEDCDCDCDAD9D9DBDCDCDDDFE0E0E0DFDEDDDCDA",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCBC8D6DCD6E2E8E1",
      INIT_62 => X"D2D9DFDCCBC7CDD1D3D1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"D7CFCDD0E0E7E2E0E0DEDBDADADBDCDDDEDEDEDCDBDADAD9D9DCDFE0E3E8E0D1",
      INIT_64 => X"E0DFDFE0E2E5E8E1D3D1D2D5D8CECDCFCFCFCFCFCFCFCFCFCFCFD0D4D6D1CCD6",
      INIT_65 => X"DCDDDEE0E0E0DFDEDFE0E0DEDBD8D8DBE3E6DBDBDCD8D5D5E4E7E1DEDCDCDEDF",
      INIT_66 => X"DCD1D7E1E0DDDBDBDCDEE2E4E4E1DDD9DBE0E2E2E1E1DFDFDEDCDCDBDAD9DADB",
      INIT_67 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDFE2E0DAD8DCE1E5",
      INIT_68 => X"DCDBDADBDEDFE0E1E3D9D2D8D5D3DBE6E5DEDDDFDEDCDCDCDCDCDCDCDCDCDCDC",
      INIT_69 => X"CFCFCFCFD1D3D1CEC8CEDDDED6D0D5E5EBE3E0DFDBD8D9D9DADCDDDEDEDEDCDB",
      INIT_6A => X"D2D0D7E8E7E3E2E0E0E0DFE0E1E2E2E2E5E5D9CFD3DAE0D8CBCDCFCFCFCFCFCF",
      INIT_6B => X"E1E0DFDEDCDCDBDAD9D9DBDCDCDEE0DFE0E0DEDEDDDBDAD9D7D6DAE0E6E9DBD5",
      INIT_6C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCACBDAD9D7E5E6E0DBDBDCDDDFE0E2E2E2",
      INIT_6D => X"D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6E => X"DDDADADBDCDDDEDEDEDEDDDBDAD9D9D9DCE0E1E4E8DDD0D2D8E0DAC8C7CED1D2",
      INIT_6F => X"D1D2D7D8CECDCFCFCFCFCFCFCFCFCFCFCED0D5D7D1CED8D4CDCDD1E0E6E1E0DF",
      INIT_70 => X"E0DFDDDBD8D8DCE5E3D6DADAD8D3D7E7E5E0DDDCDDDEDFE0DFDFE0E3E6E8DED1",
      INIT_71 => X"DFE0E3E3E1DCD8DBE1E2E2E1E0DFDFDDDCDBDAD9D9DADCDCDDDFE0E0E0DFDEE0",
      INIT_72 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDDE0E2DFDADADEE2E6D8D0D9E2DFDCDBDCDC",
      INIT_73 => X"DADDE2E8E9E6E1DBD8D8DCE1E3DFDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_74 => X"BEC5E7F1EBE6E2DDDCDDDBDBDDDDDCDBDCDCDBDADADAD9DBDCDCDDDDDBDBDBDB",
      INIT_75 => X"DADBDDDEDFE0DFDFDDDEDEE2E7EBF1E0C5C6CECDCDCECFCFCFCFCFCFD2D2CFC9",
      INIT_76 => X"DCDCDDDCDCDDDDDCDBDBDADADBDDDDDCDADADADADDE0E3E7E5E3E0DEDAD9D8D8",
      INIT_77 => X"CFCFCFCFCFCFCFC9C5DFF1E9E0DCD9D7D8DBDEE0DFDDDCDDDEDEDEDDDCDCDDDD",
      INIT_78 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_79 => X"DADADADBDCDCDCDDDCDBDBDCDCDBE1E6EAF0E9C6BAC9CFD2D2CFCFCFCFCFCFCF",
      INIT_7A => X"CDCECFCFCFCFCFCECBCCCFD0C8C6E2EADFDCDEE1DCDADADBDCDEDDDCDCDCDBDA",
      INIT_7B => X"E2E3E4E6E7E5E2E0DEDBD9D9DBDCDCDCDCDBDBDADBDCDDDFE1E4E7E5D0C9CECD",
      INIT_7C => X"DBDCDCDDDEDEDEDDDCDCDDDCDBDCDCDCDCDDDCDBDBDADADADAD9DADBDDDDDEE0",
      INIT_7D => X"DCDCDCDCDCDCDCE0E3DFD7D5D6D8DFE6E7E7E0DBDCDAD9D8D9DADCDEDDDBD8D9",
      INIT_7E => X"D8DCE2E2DEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_7F => X"DCDBDBDCDDDCDBDBDCDBDADADADADBDCDCDDDDDBDADBDADADFE3E8E8E5E0DBD8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(6 downto 0) => addra(17 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]_INST_0_i_18_0\(7) => \ramloop[35].ram.r_n_0\,
      \douta[7]_INST_0_i_18_0\(6) => \ramloop[35].ram.r_n_1\,
      \douta[7]_INST_0_i_18_0\(5) => \ramloop[35].ram.r_n_2\,
      \douta[7]_INST_0_i_18_0\(4) => \ramloop[35].ram.r_n_3\,
      \douta[7]_INST_0_i_18_0\(3) => \ramloop[35].ram.r_n_4\,
      \douta[7]_INST_0_i_18_0\(2) => \ramloop[35].ram.r_n_5\,
      \douta[7]_INST_0_i_18_0\(1) => \ramloop[35].ram.r_n_6\,
      \douta[7]_INST_0_i_18_0\(0) => \ramloop[35].ram.r_n_7\,
      \douta[7]_INST_0_i_18_1\(7) => \ramloop[34].ram.r_n_0\,
      \douta[7]_INST_0_i_18_1\(6) => \ramloop[34].ram.r_n_1\,
      \douta[7]_INST_0_i_18_1\(5) => \ramloop[34].ram.r_n_2\,
      \douta[7]_INST_0_i_18_1\(4) => \ramloop[34].ram.r_n_3\,
      \douta[7]_INST_0_i_18_1\(3) => \ramloop[34].ram.r_n_4\,
      \douta[7]_INST_0_i_18_1\(2) => \ramloop[34].ram.r_n_5\,
      \douta[7]_INST_0_i_18_1\(1) => \ramloop[34].ram.r_n_6\,
      \douta[7]_INST_0_i_18_1\(0) => \ramloop[34].ram.r_n_7\,
      \douta[7]_INST_0_i_18_2\(7) => \ramloop[33].ram.r_n_0\,
      \douta[7]_INST_0_i_18_2\(6) => \ramloop[33].ram.r_n_1\,
      \douta[7]_INST_0_i_18_2\(5) => \ramloop[33].ram.r_n_2\,
      \douta[7]_INST_0_i_18_2\(4) => \ramloop[33].ram.r_n_3\,
      \douta[7]_INST_0_i_18_2\(3) => \ramloop[33].ram.r_n_4\,
      \douta[7]_INST_0_i_18_2\(2) => \ramloop[33].ram.r_n_5\,
      \douta[7]_INST_0_i_18_2\(1) => \ramloop[33].ram.r_n_6\,
      \douta[7]_INST_0_i_18_2\(0) => \ramloop[33].ram.r_n_7\,
      \douta[7]_INST_0_i_18_3\(7) => \ramloop[32].ram.r_n_0\,
      \douta[7]_INST_0_i_18_3\(6) => \ramloop[32].ram.r_n_1\,
      \douta[7]_INST_0_i_18_3\(5) => \ramloop[32].ram.r_n_2\,
      \douta[7]_INST_0_i_18_3\(4) => \ramloop[32].ram.r_n_3\,
      \douta[7]_INST_0_i_18_3\(3) => \ramloop[32].ram.r_n_4\,
      \douta[7]_INST_0_i_18_3\(2) => \ramloop[32].ram.r_n_5\,
      \douta[7]_INST_0_i_18_3\(1) => \ramloop[32].ram.r_n_6\,
      \douta[7]_INST_0_i_18_3\(0) => \ramloop[32].ram.r_n_7\,
      \douta[7]_INST_0_i_18_4\(7) => \ramloop[39].ram.r_n_0\,
      \douta[7]_INST_0_i_18_4\(6) => \ramloop[39].ram.r_n_1\,
      \douta[7]_INST_0_i_18_4\(5) => \ramloop[39].ram.r_n_2\,
      \douta[7]_INST_0_i_18_4\(4) => \ramloop[39].ram.r_n_3\,
      \douta[7]_INST_0_i_18_4\(3) => \ramloop[39].ram.r_n_4\,
      \douta[7]_INST_0_i_18_4\(2) => \ramloop[39].ram.r_n_5\,
      \douta[7]_INST_0_i_18_4\(1) => \ramloop[39].ram.r_n_6\,
      \douta[7]_INST_0_i_18_4\(0) => \ramloop[39].ram.r_n_7\,
      \douta[7]_INST_0_i_18_5\(7) => \ramloop[38].ram.r_n_0\,
      \douta[7]_INST_0_i_18_5\(6) => \ramloop[38].ram.r_n_1\,
      \douta[7]_INST_0_i_18_5\(5) => \ramloop[38].ram.r_n_2\,
      \douta[7]_INST_0_i_18_5\(4) => \ramloop[38].ram.r_n_3\,
      \douta[7]_INST_0_i_18_5\(3) => \ramloop[38].ram.r_n_4\,
      \douta[7]_INST_0_i_18_5\(2) => \ramloop[38].ram.r_n_5\,
      \douta[7]_INST_0_i_18_5\(1) => \ramloop[38].ram.r_n_6\,
      \douta[7]_INST_0_i_18_5\(0) => \ramloop[38].ram.r_n_7\,
      \douta[7]_INST_0_i_18_6\(7) => \ramloop[37].ram.r_n_0\,
      \douta[7]_INST_0_i_18_6\(6) => \ramloop[37].ram.r_n_1\,
      \douta[7]_INST_0_i_18_6\(5) => \ramloop[37].ram.r_n_2\,
      \douta[7]_INST_0_i_18_6\(4) => \ramloop[37].ram.r_n_3\,
      \douta[7]_INST_0_i_18_6\(3) => \ramloop[37].ram.r_n_4\,
      \douta[7]_INST_0_i_18_6\(2) => \ramloop[37].ram.r_n_5\,
      \douta[7]_INST_0_i_18_6\(1) => \ramloop[37].ram.r_n_6\,
      \douta[7]_INST_0_i_18_6\(0) => \ramloop[37].ram.r_n_7\,
      \douta[7]_INST_0_i_18_7\(7) => \ramloop[36].ram.r_n_0\,
      \douta[7]_INST_0_i_18_7\(6) => \ramloop[36].ram.r_n_1\,
      \douta[7]_INST_0_i_18_7\(5) => \ramloop[36].ram.r_n_2\,
      \douta[7]_INST_0_i_18_7\(4) => \ramloop[36].ram.r_n_3\,
      \douta[7]_INST_0_i_18_7\(3) => \ramloop[36].ram.r_n_4\,
      \douta[7]_INST_0_i_18_7\(2) => \ramloop[36].ram.r_n_5\,
      \douta[7]_INST_0_i_18_7\(1) => \ramloop[36].ram.r_n_6\,
      \douta[7]_INST_0_i_18_7\(0) => \ramloop[36].ram.r_n_7\,
      \douta[7]_INST_0_i_19_0\(7) => \ramloop[43].ram.r_n_0\,
      \douta[7]_INST_0_i_19_0\(6) => \ramloop[43].ram.r_n_1\,
      \douta[7]_INST_0_i_19_0\(5) => \ramloop[43].ram.r_n_2\,
      \douta[7]_INST_0_i_19_0\(4) => \ramloop[43].ram.r_n_3\,
      \douta[7]_INST_0_i_19_0\(3) => \ramloop[43].ram.r_n_4\,
      \douta[7]_INST_0_i_19_0\(2) => \ramloop[43].ram.r_n_5\,
      \douta[7]_INST_0_i_19_0\(1) => \ramloop[43].ram.r_n_6\,
      \douta[7]_INST_0_i_19_0\(0) => \ramloop[43].ram.r_n_7\,
      \douta[7]_INST_0_i_19_1\(7) => \ramloop[42].ram.r_n_0\,
      \douta[7]_INST_0_i_19_1\(6) => \ramloop[42].ram.r_n_1\,
      \douta[7]_INST_0_i_19_1\(5) => \ramloop[42].ram.r_n_2\,
      \douta[7]_INST_0_i_19_1\(4) => \ramloop[42].ram.r_n_3\,
      \douta[7]_INST_0_i_19_1\(3) => \ramloop[42].ram.r_n_4\,
      \douta[7]_INST_0_i_19_1\(2) => \ramloop[42].ram.r_n_5\,
      \douta[7]_INST_0_i_19_1\(1) => \ramloop[42].ram.r_n_6\,
      \douta[7]_INST_0_i_19_1\(0) => \ramloop[42].ram.r_n_7\,
      \douta[7]_INST_0_i_19_2\(7) => \ramloop[41].ram.r_n_0\,
      \douta[7]_INST_0_i_19_2\(6) => \ramloop[41].ram.r_n_1\,
      \douta[7]_INST_0_i_19_2\(5) => \ramloop[41].ram.r_n_2\,
      \douta[7]_INST_0_i_19_2\(4) => \ramloop[41].ram.r_n_3\,
      \douta[7]_INST_0_i_19_2\(3) => \ramloop[41].ram.r_n_4\,
      \douta[7]_INST_0_i_19_2\(2) => \ramloop[41].ram.r_n_5\,
      \douta[7]_INST_0_i_19_2\(1) => \ramloop[41].ram.r_n_6\,
      \douta[7]_INST_0_i_19_2\(0) => \ramloop[41].ram.r_n_7\,
      \douta[7]_INST_0_i_19_3\(7) => \ramloop[40].ram.r_n_0\,
      \douta[7]_INST_0_i_19_3\(6) => \ramloop[40].ram.r_n_1\,
      \douta[7]_INST_0_i_19_3\(5) => \ramloop[40].ram.r_n_2\,
      \douta[7]_INST_0_i_19_3\(4) => \ramloop[40].ram.r_n_3\,
      \douta[7]_INST_0_i_19_3\(3) => \ramloop[40].ram.r_n_4\,
      \douta[7]_INST_0_i_19_3\(2) => \ramloop[40].ram.r_n_5\,
      \douta[7]_INST_0_i_19_3\(1) => \ramloop[40].ram.r_n_6\,
      \douta[7]_INST_0_i_19_3\(0) => \ramloop[40].ram.r_n_7\,
      \douta[7]_INST_0_i_19_4\(7) => \ramloop[47].ram.r_n_0\,
      \douta[7]_INST_0_i_19_4\(6) => \ramloop[47].ram.r_n_1\,
      \douta[7]_INST_0_i_19_4\(5) => \ramloop[47].ram.r_n_2\,
      \douta[7]_INST_0_i_19_4\(4) => \ramloop[47].ram.r_n_3\,
      \douta[7]_INST_0_i_19_4\(3) => \ramloop[47].ram.r_n_4\,
      \douta[7]_INST_0_i_19_4\(2) => \ramloop[47].ram.r_n_5\,
      \douta[7]_INST_0_i_19_4\(1) => \ramloop[47].ram.r_n_6\,
      \douta[7]_INST_0_i_19_4\(0) => \ramloop[47].ram.r_n_7\,
      \douta[7]_INST_0_i_19_5\(7) => \ramloop[46].ram.r_n_0\,
      \douta[7]_INST_0_i_19_5\(6) => \ramloop[46].ram.r_n_1\,
      \douta[7]_INST_0_i_19_5\(5) => \ramloop[46].ram.r_n_2\,
      \douta[7]_INST_0_i_19_5\(4) => \ramloop[46].ram.r_n_3\,
      \douta[7]_INST_0_i_19_5\(3) => \ramloop[46].ram.r_n_4\,
      \douta[7]_INST_0_i_19_5\(2) => \ramloop[46].ram.r_n_5\,
      \douta[7]_INST_0_i_19_5\(1) => \ramloop[46].ram.r_n_6\,
      \douta[7]_INST_0_i_19_5\(0) => \ramloop[46].ram.r_n_7\,
      \douta[7]_INST_0_i_19_6\(7) => \ramloop[45].ram.r_n_0\,
      \douta[7]_INST_0_i_19_6\(6) => \ramloop[45].ram.r_n_1\,
      \douta[7]_INST_0_i_19_6\(5) => \ramloop[45].ram.r_n_2\,
      \douta[7]_INST_0_i_19_6\(4) => \ramloop[45].ram.r_n_3\,
      \douta[7]_INST_0_i_19_6\(3) => \ramloop[45].ram.r_n_4\,
      \douta[7]_INST_0_i_19_6\(2) => \ramloop[45].ram.r_n_5\,
      \douta[7]_INST_0_i_19_6\(1) => \ramloop[45].ram.r_n_6\,
      \douta[7]_INST_0_i_19_6\(0) => \ramloop[45].ram.r_n_7\,
      \douta[7]_INST_0_i_19_7\(7) => \ramloop[44].ram.r_n_0\,
      \douta[7]_INST_0_i_19_7\(6) => \ramloop[44].ram.r_n_1\,
      \douta[7]_INST_0_i_19_7\(5) => \ramloop[44].ram.r_n_2\,
      \douta[7]_INST_0_i_19_7\(4) => \ramloop[44].ram.r_n_3\,
      \douta[7]_INST_0_i_19_7\(3) => \ramloop[44].ram.r_n_4\,
      \douta[7]_INST_0_i_19_7\(2) => \ramloop[44].ram.r_n_5\,
      \douta[7]_INST_0_i_19_7\(1) => \ramloop[44].ram.r_n_6\,
      \douta[7]_INST_0_i_19_7\(0) => \ramloop[44].ram.r_n_7\,
      \douta[7]_INST_0_i_2_0\(7) => \ramloop[51].ram.r_n_0\,
      \douta[7]_INST_0_i_2_0\(6) => \ramloop[51].ram.r_n_1\,
      \douta[7]_INST_0_i_2_0\(5) => \ramloop[51].ram.r_n_2\,
      \douta[7]_INST_0_i_2_0\(4) => \ramloop[51].ram.r_n_3\,
      \douta[7]_INST_0_i_2_0\(3) => \ramloop[51].ram.r_n_4\,
      \douta[7]_INST_0_i_2_0\(2) => \ramloop[51].ram.r_n_5\,
      \douta[7]_INST_0_i_2_0\(1) => \ramloop[51].ram.r_n_6\,
      \douta[7]_INST_0_i_2_0\(0) => \ramloop[51].ram.r_n_7\,
      \douta[7]_INST_0_i_2_1\(7) => \ramloop[50].ram.r_n_0\,
      \douta[7]_INST_0_i_2_1\(6) => \ramloop[50].ram.r_n_1\,
      \douta[7]_INST_0_i_2_1\(5) => \ramloop[50].ram.r_n_2\,
      \douta[7]_INST_0_i_2_1\(4) => \ramloop[50].ram.r_n_3\,
      \douta[7]_INST_0_i_2_1\(3) => \ramloop[50].ram.r_n_4\,
      \douta[7]_INST_0_i_2_1\(2) => \ramloop[50].ram.r_n_5\,
      \douta[7]_INST_0_i_2_1\(1) => \ramloop[50].ram.r_n_6\,
      \douta[7]_INST_0_i_2_1\(0) => \ramloop[50].ram.r_n_7\,
      \douta[7]_INST_0_i_2_2\(7) => \ramloop[49].ram.r_n_0\,
      \douta[7]_INST_0_i_2_2\(6) => \ramloop[49].ram.r_n_1\,
      \douta[7]_INST_0_i_2_2\(5) => \ramloop[49].ram.r_n_2\,
      \douta[7]_INST_0_i_2_2\(4) => \ramloop[49].ram.r_n_3\,
      \douta[7]_INST_0_i_2_2\(3) => \ramloop[49].ram.r_n_4\,
      \douta[7]_INST_0_i_2_2\(2) => \ramloop[49].ram.r_n_5\,
      \douta[7]_INST_0_i_2_2\(1) => \ramloop[49].ram.r_n_6\,
      \douta[7]_INST_0_i_2_2\(0) => \ramloop[49].ram.r_n_7\,
      \douta[7]_INST_0_i_2_3\(7) => \ramloop[48].ram.r_n_0\,
      \douta[7]_INST_0_i_2_3\(6) => \ramloop[48].ram.r_n_1\,
      \douta[7]_INST_0_i_2_3\(5) => \ramloop[48].ram.r_n_2\,
      \douta[7]_INST_0_i_2_3\(4) => \ramloop[48].ram.r_n_3\,
      \douta[7]_INST_0_i_2_3\(3) => \ramloop[48].ram.r_n_4\,
      \douta[7]_INST_0_i_2_3\(2) => \ramloop[48].ram.r_n_5\,
      \douta[7]_INST_0_i_2_3\(1) => \ramloop[48].ram.r_n_6\,
      \douta[7]_INST_0_i_2_3\(0) => \ramloop[48].ram.r_n_7\,
      \douta[7]_INST_0_i_3_0\(7) => \ramloop[27].ram.r_n_0\,
      \douta[7]_INST_0_i_3_0\(6) => \ramloop[27].ram.r_n_1\,
      \douta[7]_INST_0_i_3_0\(5) => \ramloop[27].ram.r_n_2\,
      \douta[7]_INST_0_i_3_0\(4) => \ramloop[27].ram.r_n_3\,
      \douta[7]_INST_0_i_3_0\(3) => \ramloop[27].ram.r_n_4\,
      \douta[7]_INST_0_i_3_0\(2) => \ramloop[27].ram.r_n_5\,
      \douta[7]_INST_0_i_3_0\(1) => \ramloop[27].ram.r_n_6\,
      \douta[7]_INST_0_i_3_0\(0) => \ramloop[27].ram.r_n_7\,
      \douta[7]_INST_0_i_3_1\(7) => \ramloop[26].ram.r_n_0\,
      \douta[7]_INST_0_i_3_1\(6) => \ramloop[26].ram.r_n_1\,
      \douta[7]_INST_0_i_3_1\(5) => \ramloop[26].ram.r_n_2\,
      \douta[7]_INST_0_i_3_1\(4) => \ramloop[26].ram.r_n_3\,
      \douta[7]_INST_0_i_3_1\(3) => \ramloop[26].ram.r_n_4\,
      \douta[7]_INST_0_i_3_1\(2) => \ramloop[26].ram.r_n_5\,
      \douta[7]_INST_0_i_3_1\(1) => \ramloop[26].ram.r_n_6\,
      \douta[7]_INST_0_i_3_1\(0) => \ramloop[26].ram.r_n_7\,
      \douta[7]_INST_0_i_3_2\(7) => \ramloop[25].ram.r_n_0\,
      \douta[7]_INST_0_i_3_2\(6) => \ramloop[25].ram.r_n_1\,
      \douta[7]_INST_0_i_3_2\(5) => \ramloop[25].ram.r_n_2\,
      \douta[7]_INST_0_i_3_2\(4) => \ramloop[25].ram.r_n_3\,
      \douta[7]_INST_0_i_3_2\(3) => \ramloop[25].ram.r_n_4\,
      \douta[7]_INST_0_i_3_2\(2) => \ramloop[25].ram.r_n_5\,
      \douta[7]_INST_0_i_3_2\(1) => \ramloop[25].ram.r_n_6\,
      \douta[7]_INST_0_i_3_2\(0) => \ramloop[25].ram.r_n_7\,
      \douta[7]_INST_0_i_3_3\(7) => \ramloop[24].ram.r_n_0\,
      \douta[7]_INST_0_i_3_3\(6) => \ramloop[24].ram.r_n_1\,
      \douta[7]_INST_0_i_3_3\(5) => \ramloop[24].ram.r_n_2\,
      \douta[7]_INST_0_i_3_3\(4) => \ramloop[24].ram.r_n_3\,
      \douta[7]_INST_0_i_3_3\(3) => \ramloop[24].ram.r_n_4\,
      \douta[7]_INST_0_i_3_3\(2) => \ramloop[24].ram.r_n_5\,
      \douta[7]_INST_0_i_3_3\(1) => \ramloop[24].ram.r_n_6\,
      \douta[7]_INST_0_i_3_3\(0) => \ramloop[24].ram.r_n_7\,
      \douta[7]_INST_0_i_3_4\(7) => \ramloop[31].ram.r_n_0\,
      \douta[7]_INST_0_i_3_4\(6) => \ramloop[31].ram.r_n_1\,
      \douta[7]_INST_0_i_3_4\(5) => \ramloop[31].ram.r_n_2\,
      \douta[7]_INST_0_i_3_4\(4) => \ramloop[31].ram.r_n_3\,
      \douta[7]_INST_0_i_3_4\(3) => \ramloop[31].ram.r_n_4\,
      \douta[7]_INST_0_i_3_4\(2) => \ramloop[31].ram.r_n_5\,
      \douta[7]_INST_0_i_3_4\(1) => \ramloop[31].ram.r_n_6\,
      \douta[7]_INST_0_i_3_4\(0) => \ramloop[31].ram.r_n_7\,
      \douta[7]_INST_0_i_3_5\(7) => \ramloop[30].ram.r_n_0\,
      \douta[7]_INST_0_i_3_5\(6) => \ramloop[30].ram.r_n_1\,
      \douta[7]_INST_0_i_3_5\(5) => \ramloop[30].ram.r_n_2\,
      \douta[7]_INST_0_i_3_5\(4) => \ramloop[30].ram.r_n_3\,
      \douta[7]_INST_0_i_3_5\(3) => \ramloop[30].ram.r_n_4\,
      \douta[7]_INST_0_i_3_5\(2) => \ramloop[30].ram.r_n_5\,
      \douta[7]_INST_0_i_3_5\(1) => \ramloop[30].ram.r_n_6\,
      \douta[7]_INST_0_i_3_5\(0) => \ramloop[30].ram.r_n_7\,
      \douta[7]_INST_0_i_3_6\(7) => \ramloop[29].ram.r_n_0\,
      \douta[7]_INST_0_i_3_6\(6) => \ramloop[29].ram.r_n_1\,
      \douta[7]_INST_0_i_3_6\(5) => \ramloop[29].ram.r_n_2\,
      \douta[7]_INST_0_i_3_6\(4) => \ramloop[29].ram.r_n_3\,
      \douta[7]_INST_0_i_3_6\(3) => \ramloop[29].ram.r_n_4\,
      \douta[7]_INST_0_i_3_6\(2) => \ramloop[29].ram.r_n_5\,
      \douta[7]_INST_0_i_3_6\(1) => \ramloop[29].ram.r_n_6\,
      \douta[7]_INST_0_i_3_6\(0) => \ramloop[29].ram.r_n_7\,
      \douta[7]_INST_0_i_3_7\(7) => \ramloop[28].ram.r_n_0\,
      \douta[7]_INST_0_i_3_7\(6) => \ramloop[28].ram.r_n_1\,
      \douta[7]_INST_0_i_3_7\(5) => \ramloop[28].ram.r_n_2\,
      \douta[7]_INST_0_i_3_7\(4) => \ramloop[28].ram.r_n_3\,
      \douta[7]_INST_0_i_3_7\(3) => \ramloop[28].ram.r_n_4\,
      \douta[7]_INST_0_i_3_7\(2) => \ramloop[28].ram.r_n_5\,
      \douta[7]_INST_0_i_3_7\(1) => \ramloop[28].ram.r_n_6\,
      \douta[7]_INST_0_i_3_7\(0) => \ramloop[28].ram.r_n_7\,
      \douta[7]_INST_0_i_4_0\(7) => \ramloop[19].ram.r_n_0\,
      \douta[7]_INST_0_i_4_0\(6) => \ramloop[19].ram.r_n_1\,
      \douta[7]_INST_0_i_4_0\(5) => \ramloop[19].ram.r_n_2\,
      \douta[7]_INST_0_i_4_0\(4) => \ramloop[19].ram.r_n_3\,
      \douta[7]_INST_0_i_4_0\(3) => \ramloop[19].ram.r_n_4\,
      \douta[7]_INST_0_i_4_0\(2) => \ramloop[19].ram.r_n_5\,
      \douta[7]_INST_0_i_4_0\(1) => \ramloop[19].ram.r_n_6\,
      \douta[7]_INST_0_i_4_0\(0) => \ramloop[19].ram.r_n_7\,
      \douta[7]_INST_0_i_4_1\(7) => \ramloop[18].ram.r_n_0\,
      \douta[7]_INST_0_i_4_1\(6) => \ramloop[18].ram.r_n_1\,
      \douta[7]_INST_0_i_4_1\(5) => \ramloop[18].ram.r_n_2\,
      \douta[7]_INST_0_i_4_1\(4) => \ramloop[18].ram.r_n_3\,
      \douta[7]_INST_0_i_4_1\(3) => \ramloop[18].ram.r_n_4\,
      \douta[7]_INST_0_i_4_1\(2) => \ramloop[18].ram.r_n_5\,
      \douta[7]_INST_0_i_4_1\(1) => \ramloop[18].ram.r_n_6\,
      \douta[7]_INST_0_i_4_1\(0) => \ramloop[18].ram.r_n_7\,
      \douta[7]_INST_0_i_4_2\(7) => \ramloop[17].ram.r_n_0\,
      \douta[7]_INST_0_i_4_2\(6) => \ramloop[17].ram.r_n_1\,
      \douta[7]_INST_0_i_4_2\(5) => \ramloop[17].ram.r_n_2\,
      \douta[7]_INST_0_i_4_2\(4) => \ramloop[17].ram.r_n_3\,
      \douta[7]_INST_0_i_4_2\(3) => \ramloop[17].ram.r_n_4\,
      \douta[7]_INST_0_i_4_2\(2) => \ramloop[17].ram.r_n_5\,
      \douta[7]_INST_0_i_4_2\(1) => \ramloop[17].ram.r_n_6\,
      \douta[7]_INST_0_i_4_2\(0) => \ramloop[17].ram.r_n_7\,
      \douta[7]_INST_0_i_4_3\(7) => \ramloop[16].ram.r_n_0\,
      \douta[7]_INST_0_i_4_3\(6) => \ramloop[16].ram.r_n_1\,
      \douta[7]_INST_0_i_4_3\(5) => \ramloop[16].ram.r_n_2\,
      \douta[7]_INST_0_i_4_3\(4) => \ramloop[16].ram.r_n_3\,
      \douta[7]_INST_0_i_4_3\(3) => \ramloop[16].ram.r_n_4\,
      \douta[7]_INST_0_i_4_3\(2) => \ramloop[16].ram.r_n_5\,
      \douta[7]_INST_0_i_4_3\(1) => \ramloop[16].ram.r_n_6\,
      \douta[7]_INST_0_i_4_3\(0) => \ramloop[16].ram.r_n_7\,
      \douta[7]_INST_0_i_4_4\(7) => \ramloop[23].ram.r_n_0\,
      \douta[7]_INST_0_i_4_4\(6) => \ramloop[23].ram.r_n_1\,
      \douta[7]_INST_0_i_4_4\(5) => \ramloop[23].ram.r_n_2\,
      \douta[7]_INST_0_i_4_4\(4) => \ramloop[23].ram.r_n_3\,
      \douta[7]_INST_0_i_4_4\(3) => \ramloop[23].ram.r_n_4\,
      \douta[7]_INST_0_i_4_4\(2) => \ramloop[23].ram.r_n_5\,
      \douta[7]_INST_0_i_4_4\(1) => \ramloop[23].ram.r_n_6\,
      \douta[7]_INST_0_i_4_4\(0) => \ramloop[23].ram.r_n_7\,
      \douta[7]_INST_0_i_4_5\(7) => \ramloop[22].ram.r_n_0\,
      \douta[7]_INST_0_i_4_5\(6) => \ramloop[22].ram.r_n_1\,
      \douta[7]_INST_0_i_4_5\(5) => \ramloop[22].ram.r_n_2\,
      \douta[7]_INST_0_i_4_5\(4) => \ramloop[22].ram.r_n_3\,
      \douta[7]_INST_0_i_4_5\(3) => \ramloop[22].ram.r_n_4\,
      \douta[7]_INST_0_i_4_5\(2) => \ramloop[22].ram.r_n_5\,
      \douta[7]_INST_0_i_4_5\(1) => \ramloop[22].ram.r_n_6\,
      \douta[7]_INST_0_i_4_5\(0) => \ramloop[22].ram.r_n_7\,
      \douta[7]_INST_0_i_4_6\(7) => \ramloop[21].ram.r_n_0\,
      \douta[7]_INST_0_i_4_6\(6) => \ramloop[21].ram.r_n_1\,
      \douta[7]_INST_0_i_4_6\(5) => \ramloop[21].ram.r_n_2\,
      \douta[7]_INST_0_i_4_6\(4) => \ramloop[21].ram.r_n_3\,
      \douta[7]_INST_0_i_4_6\(3) => \ramloop[21].ram.r_n_4\,
      \douta[7]_INST_0_i_4_6\(2) => \ramloop[21].ram.r_n_5\,
      \douta[7]_INST_0_i_4_6\(1) => \ramloop[21].ram.r_n_6\,
      \douta[7]_INST_0_i_4_6\(0) => \ramloop[21].ram.r_n_7\,
      \douta[7]_INST_0_i_4_7\(7) => \ramloop[20].ram.r_n_0\,
      \douta[7]_INST_0_i_4_7\(6) => \ramloop[20].ram.r_n_1\,
      \douta[7]_INST_0_i_4_7\(5) => \ramloop[20].ram.r_n_2\,
      \douta[7]_INST_0_i_4_7\(4) => \ramloop[20].ram.r_n_3\,
      \douta[7]_INST_0_i_4_7\(3) => \ramloop[20].ram.r_n_4\,
      \douta[7]_INST_0_i_4_7\(2) => \ramloop[20].ram.r_n_5\,
      \douta[7]_INST_0_i_4_7\(1) => \ramloop[20].ram.r_n_6\,
      \douta[7]_INST_0_i_4_7\(0) => \ramloop[20].ram.r_n_7\,
      \douta[7]_INST_0_i_5_0\(7) => \ramloop[11].ram.r_n_0\,
      \douta[7]_INST_0_i_5_0\(6) => \ramloop[11].ram.r_n_1\,
      \douta[7]_INST_0_i_5_0\(5) => \ramloop[11].ram.r_n_2\,
      \douta[7]_INST_0_i_5_0\(4) => \ramloop[11].ram.r_n_3\,
      \douta[7]_INST_0_i_5_0\(3) => \ramloop[11].ram.r_n_4\,
      \douta[7]_INST_0_i_5_0\(2) => \ramloop[11].ram.r_n_5\,
      \douta[7]_INST_0_i_5_0\(1) => \ramloop[11].ram.r_n_6\,
      \douta[7]_INST_0_i_5_0\(0) => \ramloop[11].ram.r_n_7\,
      \douta[7]_INST_0_i_5_1\(7) => \ramloop[10].ram.r_n_0\,
      \douta[7]_INST_0_i_5_1\(6) => \ramloop[10].ram.r_n_1\,
      \douta[7]_INST_0_i_5_1\(5) => \ramloop[10].ram.r_n_2\,
      \douta[7]_INST_0_i_5_1\(4) => \ramloop[10].ram.r_n_3\,
      \douta[7]_INST_0_i_5_1\(3) => \ramloop[10].ram.r_n_4\,
      \douta[7]_INST_0_i_5_1\(2) => \ramloop[10].ram.r_n_5\,
      \douta[7]_INST_0_i_5_1\(1) => \ramloop[10].ram.r_n_6\,
      \douta[7]_INST_0_i_5_1\(0) => \ramloop[10].ram.r_n_7\,
      \douta[7]_INST_0_i_5_2\(7) => \ramloop[9].ram.r_n_0\,
      \douta[7]_INST_0_i_5_2\(6) => \ramloop[9].ram.r_n_1\,
      \douta[7]_INST_0_i_5_2\(5) => \ramloop[9].ram.r_n_2\,
      \douta[7]_INST_0_i_5_2\(4) => \ramloop[9].ram.r_n_3\,
      \douta[7]_INST_0_i_5_2\(3) => \ramloop[9].ram.r_n_4\,
      \douta[7]_INST_0_i_5_2\(2) => \ramloop[9].ram.r_n_5\,
      \douta[7]_INST_0_i_5_2\(1) => \ramloop[9].ram.r_n_6\,
      \douta[7]_INST_0_i_5_2\(0) => \ramloop[9].ram.r_n_7\,
      \douta[7]_INST_0_i_5_3\(7) => \ramloop[8].ram.r_n_0\,
      \douta[7]_INST_0_i_5_3\(6) => \ramloop[8].ram.r_n_1\,
      \douta[7]_INST_0_i_5_3\(5) => \ramloop[8].ram.r_n_2\,
      \douta[7]_INST_0_i_5_3\(4) => \ramloop[8].ram.r_n_3\,
      \douta[7]_INST_0_i_5_3\(3) => \ramloop[8].ram.r_n_4\,
      \douta[7]_INST_0_i_5_3\(2) => \ramloop[8].ram.r_n_5\,
      \douta[7]_INST_0_i_5_3\(1) => \ramloop[8].ram.r_n_6\,
      \douta[7]_INST_0_i_5_3\(0) => \ramloop[8].ram.r_n_7\,
      \douta[7]_INST_0_i_5_4\(7) => \ramloop[15].ram.r_n_0\,
      \douta[7]_INST_0_i_5_4\(6) => \ramloop[15].ram.r_n_1\,
      \douta[7]_INST_0_i_5_4\(5) => \ramloop[15].ram.r_n_2\,
      \douta[7]_INST_0_i_5_4\(4) => \ramloop[15].ram.r_n_3\,
      \douta[7]_INST_0_i_5_4\(3) => \ramloop[15].ram.r_n_4\,
      \douta[7]_INST_0_i_5_4\(2) => \ramloop[15].ram.r_n_5\,
      \douta[7]_INST_0_i_5_4\(1) => \ramloop[15].ram.r_n_6\,
      \douta[7]_INST_0_i_5_4\(0) => \ramloop[15].ram.r_n_7\,
      \douta[7]_INST_0_i_5_5\(7) => \ramloop[14].ram.r_n_0\,
      \douta[7]_INST_0_i_5_5\(6) => \ramloop[14].ram.r_n_1\,
      \douta[7]_INST_0_i_5_5\(5) => \ramloop[14].ram.r_n_2\,
      \douta[7]_INST_0_i_5_5\(4) => \ramloop[14].ram.r_n_3\,
      \douta[7]_INST_0_i_5_5\(3) => \ramloop[14].ram.r_n_4\,
      \douta[7]_INST_0_i_5_5\(2) => \ramloop[14].ram.r_n_5\,
      \douta[7]_INST_0_i_5_5\(1) => \ramloop[14].ram.r_n_6\,
      \douta[7]_INST_0_i_5_5\(0) => \ramloop[14].ram.r_n_7\,
      \douta[7]_INST_0_i_5_6\(7) => \ramloop[13].ram.r_n_0\,
      \douta[7]_INST_0_i_5_6\(6) => \ramloop[13].ram.r_n_1\,
      \douta[7]_INST_0_i_5_6\(5) => \ramloop[13].ram.r_n_2\,
      \douta[7]_INST_0_i_5_6\(4) => \ramloop[13].ram.r_n_3\,
      \douta[7]_INST_0_i_5_6\(3) => \ramloop[13].ram.r_n_4\,
      \douta[7]_INST_0_i_5_6\(2) => \ramloop[13].ram.r_n_5\,
      \douta[7]_INST_0_i_5_6\(1) => \ramloop[13].ram.r_n_6\,
      \douta[7]_INST_0_i_5_6\(0) => \ramloop[13].ram.r_n_7\,
      \douta[7]_INST_0_i_5_7\(7) => \ramloop[12].ram.r_n_0\,
      \douta[7]_INST_0_i_5_7\(6) => \ramloop[12].ram.r_n_1\,
      \douta[7]_INST_0_i_5_7\(5) => \ramloop[12].ram.r_n_2\,
      \douta[7]_INST_0_i_5_7\(4) => \ramloop[12].ram.r_n_3\,
      \douta[7]_INST_0_i_5_7\(3) => \ramloop[12].ram.r_n_4\,
      \douta[7]_INST_0_i_5_7\(2) => \ramloop[12].ram.r_n_5\,
      \douta[7]_INST_0_i_5_7\(1) => \ramloop[12].ram.r_n_6\,
      \douta[7]_INST_0_i_5_7\(0) => \ramloop[12].ram.r_n_7\,
      \douta[7]_INST_0_i_6_0\(7) => \ramloop[2].ram.r_n_0\,
      \douta[7]_INST_0_i_6_0\(6) => \ramloop[2].ram.r_n_1\,
      \douta[7]_INST_0_i_6_0\(5) => \ramloop[2].ram.r_n_2\,
      \douta[7]_INST_0_i_6_0\(4) => \ramloop[2].ram.r_n_3\,
      \douta[7]_INST_0_i_6_0\(3) => \ramloop[2].ram.r_n_4\,
      \douta[7]_INST_0_i_6_0\(2) => \ramloop[2].ram.r_n_5\,
      \douta[7]_INST_0_i_6_0\(1) => \ramloop[2].ram.r_n_6\,
      \douta[7]_INST_0_i_6_0\(0) => \ramloop[2].ram.r_n_7\,
      \douta[7]_INST_0_i_6_1\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]_INST_0_i_6_1\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]_INST_0_i_6_1\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]_INST_0_i_6_1\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]_INST_0_i_6_1\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]_INST_0_i_6_1\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]_INST_0_i_6_1\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]_INST_0_i_6_1\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_INST_0_i_6_2\(7 downto 0) => ram_douta(7 downto 0),
      \douta[7]_INST_0_i_6_3\(7) => \ramloop[7].ram.r_n_0\,
      \douta[7]_INST_0_i_6_3\(6) => \ramloop[7].ram.r_n_1\,
      \douta[7]_INST_0_i_6_3\(5) => \ramloop[7].ram.r_n_2\,
      \douta[7]_INST_0_i_6_3\(4) => \ramloop[7].ram.r_n_3\,
      \douta[7]_INST_0_i_6_3\(3) => \ramloop[7].ram.r_n_4\,
      \douta[7]_INST_0_i_6_3\(2) => \ramloop[7].ram.r_n_5\,
      \douta[7]_INST_0_i_6_3\(1) => \ramloop[7].ram.r_n_6\,
      \douta[7]_INST_0_i_6_3\(0) => \ramloop[7].ram.r_n_7\,
      \douta[7]_INST_0_i_6_4\(7) => \ramloop[6].ram.r_n_0\,
      \douta[7]_INST_0_i_6_4\(6) => \ramloop[6].ram.r_n_1\,
      \douta[7]_INST_0_i_6_4\(5) => \ramloop[6].ram.r_n_2\,
      \douta[7]_INST_0_i_6_4\(4) => \ramloop[6].ram.r_n_3\,
      \douta[7]_INST_0_i_6_4\(3) => \ramloop[6].ram.r_n_4\,
      \douta[7]_INST_0_i_6_4\(2) => \ramloop[6].ram.r_n_5\,
      \douta[7]_INST_0_i_6_4\(1) => \ramloop[6].ram.r_n_6\,
      \douta[7]_INST_0_i_6_4\(0) => \ramloop[6].ram.r_n_7\,
      \douta[7]_INST_0_i_6_5\(7) => \ramloop[5].ram.r_n_0\,
      \douta[7]_INST_0_i_6_5\(6) => \ramloop[5].ram.r_n_1\,
      \douta[7]_INST_0_i_6_5\(5) => \ramloop[5].ram.r_n_2\,
      \douta[7]_INST_0_i_6_5\(4) => \ramloop[5].ram.r_n_3\,
      \douta[7]_INST_0_i_6_5\(3) => \ramloop[5].ram.r_n_4\,
      \douta[7]_INST_0_i_6_5\(2) => \ramloop[5].ram.r_n_5\,
      \douta[7]_INST_0_i_6_5\(1) => \ramloop[5].ram.r_n_6\,
      \douta[7]_INST_0_i_6_5\(0) => \ramloop[5].ram.r_n_7\,
      \douta[7]_INST_0_i_6_6\(7) => \ramloop[4].ram.r_n_0\,
      \douta[7]_INST_0_i_6_6\(6) => \ramloop[4].ram.r_n_1\,
      \douta[7]_INST_0_i_6_6\(5) => \ramloop[4].ram.r_n_2\,
      \douta[7]_INST_0_i_6_6\(4) => \ramloop[4].ram.r_n_3\,
      \douta[7]_INST_0_i_6_6\(3) => \ramloop[4].ram.r_n_4\,
      \douta[7]_INST_0_i_6_6\(2) => \ramloop[4].ram.r_n_5\,
      \douta[7]_INST_0_i_6_6\(1) => \ramloop[4].ram.r_n_6\,
      \douta[7]_INST_0_i_6_6\(0) => \ramloop[4].ram.r_n_7\,
      \douta[7]_INST_0_i_8_0\(7) => \ramloop[53].ram.r_n_0\,
      \douta[7]_INST_0_i_8_0\(6) => \ramloop[53].ram.r_n_1\,
      \douta[7]_INST_0_i_8_0\(5) => \ramloop[53].ram.r_n_2\,
      \douta[7]_INST_0_i_8_0\(4) => \ramloop[53].ram.r_n_3\,
      \douta[7]_INST_0_i_8_0\(3) => \ramloop[53].ram.r_n_4\,
      \douta[7]_INST_0_i_8_0\(2) => \ramloop[53].ram.r_n_5\,
      \douta[7]_INST_0_i_8_0\(1) => \ramloop[53].ram.r_n_6\,
      \douta[7]_INST_0_i_8_0\(0) => \ramloop[53].ram.r_n_7\,
      \douta[7]_INST_0_i_8_1\(7) => \ramloop[52].ram.r_n_0\,
      \douta[7]_INST_0_i_8_1\(6) => \ramloop[52].ram.r_n_1\,
      \douta[7]_INST_0_i_8_1\(5) => \ramloop[52].ram.r_n_2\,
      \douta[7]_INST_0_i_8_1\(4) => \ramloop[52].ram.r_n_3\,
      \douta[7]_INST_0_i_8_1\(3) => \ramloop[52].ram.r_n_4\,
      \douta[7]_INST_0_i_8_1\(2) => \ramloop[52].ram.r_n_5\,
      \douta[7]_INST_0_i_8_1\(1) => \ramloop[52].ram.r_n_6\,
      \douta[7]_INST_0_i_8_1\(0) => \ramloop[52].ram.r_n_7\,
      \douta[7]_INST_0_i_8_2\(7) => \ramloop[55].ram.r_n_0\,
      \douta[7]_INST_0_i_8_2\(6) => \ramloop[55].ram.r_n_1\,
      \douta[7]_INST_0_i_8_2\(5) => \ramloop[55].ram.r_n_2\,
      \douta[7]_INST_0_i_8_2\(4) => \ramloop[55].ram.r_n_3\,
      \douta[7]_INST_0_i_8_2\(3) => \ramloop[55].ram.r_n_4\,
      \douta[7]_INST_0_i_8_2\(2) => \ramloop[55].ram.r_n_5\,
      \douta[7]_INST_0_i_8_2\(1) => \ramloop[55].ram.r_n_6\,
      \douta[7]_INST_0_i_8_2\(0) => \ramloop[55].ram.r_n_7\,
      \douta[7]_INST_0_i_8_3\(7) => \ramloop[54].ram.r_n_0\,
      \douta[7]_INST_0_i_8_3\(6) => \ramloop[54].ram.r_n_1\,
      \douta[7]_INST_0_i_8_3\(5) => \ramloop[54].ram.r_n_2\,
      \douta[7]_INST_0_i_8_3\(4) => \ramloop[54].ram.r_n_3\,
      \douta[7]_INST_0_i_8_3\(3) => \ramloop[54].ram.r_n_4\,
      \douta[7]_INST_0_i_8_3\(2) => \ramloop[54].ram.r_n_5\,
      \douta[7]_INST_0_i_8_3\(1) => \ramloop[54].ram.r_n_6\,
      \douta[7]_INST_0_i_8_3\(0) => \ramloop[54].ram.r_n_7\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[11].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[12].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[13].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[13].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[14].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[14].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[15].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[15].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[16].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[16].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[17].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[17].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[18].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[18].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[19].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[19].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[20].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[20].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[21].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[21].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[22].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[22].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[23].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[23].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[24].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[24].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[25].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[25].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[26].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[26].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[27].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[27].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[28].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[28].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[29].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[29].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[30].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[30].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[31].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[31].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[32].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[32].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[33].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[33].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[34].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[34].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[35].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[35].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[36].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[36].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[37].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[37].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[38].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[38].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[39].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[39].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[40].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[40].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[41].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[41].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[42].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[42].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[43].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[43].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[44].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[44].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[45].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[45].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[46].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[46].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[47].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[47].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[48].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[48].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[49].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[49].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[50].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[50].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[51].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[51].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[52].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[52].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[53].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[53].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[54].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[54].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[55].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[55].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "55";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     2.322483 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "bg_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "bg_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 226080;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 226080;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 226080;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 226080;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bg_blue,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "55";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.322483 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "bg_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "bg_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 226080;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 226080;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 226080;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 226080;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => B"000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
