#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul 18 17:14:15 2020
# Process ID: 6256
# Current directory: D:/Vivado/TrafficLights/TrafficLights.runs/synth_2
# Command line: vivado.exe -log TrafficLights.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TrafficLights.tcl
# Log file: D:/Vivado/TrafficLights/TrafficLights.runs/synth_2/TrafficLights.vds
# Journal file: D:/Vivado/TrafficLights/TrafficLights.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source TrafficLights.tcl -notrace
Command: synth_design -top TrafficLights -part xc7s50csga324-1 -flatten_hierarchy full -keep_equivalent_registers -no_lc
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4712 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 338.004 ; gain = 96.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TrafficLights' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TrafficLights.v:21]
INFO: [Synth 8-638] synthesizing module 'StateDecoder' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/StateDecoder.v:21]
INFO: [Synth 8-256] done synthesizing module 'StateDecoder' (1#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/StateDecoder.v:21]
INFO: [Synth 8-638] synthesizing module 'SequentialLogic' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/SequentialLogic.v:29]
INFO: [Synth 8-638] synthesizing module 'dff' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/SequentialLogic.v:21]
INFO: [Synth 8-256] done synthesizing module 'dff' (2#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/SequentialLogic.v:21]
INFO: [Synth 8-256] done synthesizing module 'SequentialLogic' (3#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/SequentialLogic.v:29]
INFO: [Synth 8-638] synthesizing module 'TimerCircuits' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:69]
INFO: [Synth 8-638] synthesizing module 'TimerCircuit1' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:21]
WARNING: [Synth 8-5788] Register count1_reg in module TimerCircuit1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:30]
WARNING: [Synth 8-5788] Register TS_reg in module TimerCircuit1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:31]
INFO: [Synth 8-256] done synthesizing module 'TimerCircuit1' (4#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:21]
INFO: [Synth 8-638] synthesizing module 'TimerCircuit2' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:37]
WARNING: [Synth 8-5788] Register count2_reg in module TimerCircuit2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:46]
WARNING: [Synth 8-5788] Register TL_reg in module TimerCircuit2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:47]
INFO: [Synth 8-256] done synthesizing module 'TimerCircuit2' (5#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:37]
INFO: [Synth 8-638] synthesizing module 'TimerCircuit3' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:53]
WARNING: [Synth 8-5788] Register count3_reg in module TimerCircuit3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:62]
WARNING: [Synth 8-5788] Register TP_reg in module TimerCircuit3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:63]
INFO: [Synth 8-256] done synthesizing module 'TimerCircuit3' (6#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:53]
INFO: [Synth 8-256] done synthesizing module 'TimerCircuits' (7#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TimerCircuits.v:69]
INFO: [Synth 8-638] synthesizing module 'FreqDivide' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/FreqDivide.v:21]
INFO: [Synth 8-256] done synthesizing module 'FreqDivide' (8#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/FreqDivide.v:21]
INFO: [Synth 8-638] synthesizing module 'TriggerLogic' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TriggerLogic.v:21]
INFO: [Synth 8-256] done synthesizing module 'TriggerLogic' (9#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TriggerLogic.v:21]
INFO: [Synth 8-638] synthesizing module 'LightOutputLogic' [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/LightOutputLogic.v:21]
INFO: [Synth 8-256] done synthesizing module 'LightOutputLogic' (10#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/LightOutputLogic.v:21]
INFO: [Synth 8-256] done synthesizing module 'TrafficLights' (11#1) [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/TrafficLights.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 388.363 ; gain = 146.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 388.363 ; gain = 146.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 388.363 ; gain = 146.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
WARNING: [Synth 8-6014] Unused sequential element Cnt_reg was removed.  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/FreqDivide.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 388.363 ; gain = 146.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TimerCircuit1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module TimerCircuit2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module TimerCircuit3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module FreqDivide 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element FD/Cnt_reg was removed.  [D:/Vivado/TrafficLights/TrafficLights.srcs/sources_1/new/FreqDivide.v:30]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T3/count3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T1/count1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T1/count1_reg[3] )
WARNING: [Synth 8-3332] Sequential element (TC/T1/count1_reg[4]) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T1/count1_reg[3]) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T3/count3_reg[4]) is unused and will be removed from module TrafficLights.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T1/count1_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T1/count1_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T3/count3_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T3/count3_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T3/count3_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T3/count3_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T1/count1_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T2/count2_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T2/count2_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T2/count2_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T2/count2_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T2/count2_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T3/TP_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T1/TS_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TC/T2/TL_reg_C )
WARNING: [Synth 8-3332] Sequential element (TC/T2/TL_reg_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T1/TS_reg_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T1/count1_reg[2]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T1/count1_reg[1]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T1/count1_reg[0]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T2/count2_reg[4]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T2/count2_reg[3]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T2/count2_reg[2]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T2/count2_reg[1]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T2/count2_reg[0]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T3/count3_reg[3]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T3/count3_reg[2]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T3/count3_reg[1]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T3/count3_reg[0]_C) is unused and will be removed from module TrafficLights.
WARNING: [Synth 8-3332] Sequential element (TC/T3/TP_reg_C) is unused and will be removed from module TrafficLights.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 533.320 ; gain = 291.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 533.320 ; gain = 291.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 533.508 ; gain = 291.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 533.508 ; gain = 291.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 533.508 ; gain = 291.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 533.508 ; gain = 291.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     1|
|4     |LUT2   |    11|
|5     |LUT3   |    14|
|6     |LUT4   |     4|
|7     |LUT5   |    20|
|8     |LUT6   |    24|
|9     |FDPE   |    15|
|10    |FDRE   |    36|
|11    |LDC    |    15|
|12    |IBUF   |     5|
|13    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   163|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 533.508 ; gain = 291.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 533.508 ; gain = 291.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 533.508 ; gain = 291.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LDC => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 627.855 ; gain = 397.402
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/TrafficLights/TrafficLights.runs/synth_2/TrafficLights.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TrafficLights_utilization_synth.rpt -pb TrafficLights_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 627.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul 18 17:15:00 2020...
