# Rudimentary-Pipelined-Processor
Rudimentary four stage pipelined processor to execute a subset of RISC V ISA

## The Design

The functional units of the design and their connections with each other are as shown:
![pipelined-processor](https://github.com/PratikSangh/Rudimentary-Pipelined-Processor/blob/master/RTL%20Diagrams%20and%20Functional%20Overview/Overview.png)
