#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 30 15:17:43 2018
# Process ID: 11299
# Log file: /home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/cnn_tb.vds
# Journal file: /home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source cnn_tb.tcl -notrace
Command: synth_design -top cnn_tb -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.480 ; gain = 162.520 ; free physical = 52665 ; free virtual = 107329
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cnn_tb' [/home/grads/p/prateek_24prasad/ml_new/tb/conv_layer_tb_wo_sig.vhd:18]
	Parameter IMG_DIM bound to: 8 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter POOLING_DIM bound to: 2 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
	Parameter IMG_DIM bound to: 8 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter POOLING_DIM bound to: 2 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:9' bound to instance 'conv_layer' of component 'cnn' [/home/grads/p/prateek_24prasad/ml_new/tb/conv_layer_tb_wo_sig.vhd:85]
INFO: [Synth 8-638] synthesizing module 'cnn' [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:35]
	Parameter IMG_DIM bound to: 8 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter POOLING_DIM bound to: 2 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
	Parameter IMG_DIM bound to: 8 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolution' declared at '/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:10' bound to instance 'convolution_inst' of component 'convolution' [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:159]
INFO: [Synth 8-638] synthesizing module 'convolution' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:33]
	Parameter IMG_DIM bound to: 8 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
	Parameter IMAGE_DIM bound to: 8 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'convolution_contrl' declared at '/home/grads/p/prateek_24prasad/ml_new/src/conv_controller.vhd:5' bound to instance 'controller' of component 'convolution_contrl' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:97]
INFO: [Synth 8-638] synthesizing module 'convolution_contrl' [/home/grads/p/prateek_24prasad/ml_new/src/conv_controller.vhd:18]
	Parameter IMAGE_DIM bound to: 8 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convolution_contrl' (1#1) [/home/grads/p/prateek_24prasad/ml_new/src/conv_controller.vhd:18]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac1' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:25]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
INFO: [Synth 8-256] done synthesizing module 'mac' (2#1) [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:25]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac3' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:138]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac4' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:152]
	Parameter STORE_PXL_REG bound to: 5 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:7' bound to instance 'sr' of component 'shift_register' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_register' [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:25]
	Parameter STORE_PXL_REG bound to: 5 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'buffer_cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:8' bound to instance 'shift_reg' of component 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:63]
INFO: [Synth 8-638] synthesizing module 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:22]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_cnn' (3#1) [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:22]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'buffer_cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:8' bound to instance 'shift_reg' of component 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:74]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'buffer_cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:8' bound to instance 'shift_reg' of component 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:74]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'buffer_cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:8' bound to instance 'shift_reg' of component 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:74]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'buffer_cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:8' bound to instance 'shift_reg' of component 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (4#1) [/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:25]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac1' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:124]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac3' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:138]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac4' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:152]
	Parameter STORE_PXL_REG bound to: 5 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_shift_registers.vhd:7' bound to instance 'sr' of component 'shift_register' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:166]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac1' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:124]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac3' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:138]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at '/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:8' bound to instance 'mac4' of component 'mac' [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'convolution' (5#1) [/home/grads/p/prateek_24prasad/ml_new/src/convolution.vhd:33]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo' declared at '/home/grads/p/prateek_24prasad/ml_new/src/sfixed_fifo.vhd:10' bound to instance 'fifo_inst' of component 'fifo' [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:185]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/grads/p/prateek_24prasad/ml_new/src/sfixed_fifo.vhd:26]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-3512] assigned value '1' out of range [/home/grads/p/prateek_24prasad/ml_new/src/sfixed_fifo.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fifo' (6#1) [/home/grads/p/prateek_24prasad/ml_new/src/sfixed_fifo.vhd:26]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
INFO: [Synth 8-3491] module 'tanh' declared at '/home/grads/p/prateek_24prasad/ml_new/src/tan_h.vhd:8' bound to instance 'tanh_inst_1' of component 'tanh' [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:221]
INFO: [Synth 8-638] synthesizing module 'tanh' [/home/grads/p/prateek_24prasad/ml_new/src/tan_h.vhd:22]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
INFO: [Synth 8-256] done synthesizing module 'tanh' (7#1) [/home/grads/p/prateek_24prasad/ml_new/src/tan_h.vhd:22]
	Parameter IMG_DIM bound to: 6 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter POOLING_DIM bound to: 2 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'pooling' declared at '/home/grads/p/prateek_24prasad/ml_new/src/average_pooler.vhd:8' bound to instance 'pooling_inst' of component 'pooling' [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:230]
INFO: [Synth 8-638] synthesizing module 'pooling' [/home/grads/p/prateek_24prasad/ml_new/src/average_pooler.vhd:31]
	Parameter IMG_DIM bound to: 6 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter POOLING_DIM bound to: 2 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'buffer_cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:8' bound to instance 'buffer_cnn_inst1' of component 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/average_pooler.vhd:83]
	Parameter BITS_INT_PART bound to: 8 - type: integer 
	Parameter BITS_FRAC_PART bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'buffer_cnn' declared at '/home/grads/p/prateek_24prasad/ml_new/src/ufixed_buffer.vhd:8' bound to instance 'buffer_cnn_inst2' of component 'buffer_cnn' [/home/grads/p/prateek_24prasad/ml_new/src/average_pooler.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
INFO: [Synth 8-256] done synthesizing module 'pooling' (8#1) [/home/grads/p/prateek_24prasad/ml_new/src/average_pooler.vhd:31]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
INFO: [Synth 8-3491] module 'tanh' declared at '/home/grads/p/prateek_24prasad/ml_new/src/tan_h.vhd:8' bound to instance 'tanh_inst_2' of component 'tanh' [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:262]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-226] default block is never used [/home/grads/p/prateek_24prasad/ml_new/project_1/project_1.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:4547]
INFO: [Synth 8-256] done synthesizing module 'cnn' (9#1) [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:35]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/grads/p/prateek_24prasad/ml_new/tb/conv_layer_tb_wo_sig.vhd:103]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/grads/p/prateek_24prasad/ml_new/tb/conv_layer_tb_wo_sig.vhd:110]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/grads/p/prateek_24prasad/ml_new/tb/conv_layer_tb_wo_sig.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'cnn_tb' (10#1) [/home/grads/p/prateek_24prasad/ml_new/tb/conv_layer_tb_wo_sig.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.152 ; gain = 205.191 ; free physical = 52579 ; free virtual = 107248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.152 ; gain = 205.191 ; free physical = 52578 ; free virtual = 107247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1121.148 ; gain = 213.188 ; free physical = 52578 ; free virtual = 107247
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "current_dim" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "row_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5545] ROM "looped" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "LAYER_DEPTH" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "wt_buff" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tanh_in" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.195 ; gain = 248.234 ; free physical = 52534 ; free virtual = 107206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 28    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 68    
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---RAMs : 
	               16 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 198   
	   3 Input     16 Bit        Muxes := 9     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convolution_contrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module buffer_cnn 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module convolution 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
Module tanh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 47    
	   3 Input     16 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module pooling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module cnn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1347.719 ; gain = 439.758 ; free physical = 52737 ; free virtual = 107399
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "current_dim" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'wt_reg_reg[7:-8]' into 'wt_reg_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/mac.vhd:33]
DSP Report: Generating DSP arg, operation Mode is: C+A2*B.
DSP Report: register wt_reg_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-5545] ROM "LAYER_DEPTH" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "looped" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'tanh_in_absol_c1_reg[7:-8]' into 'tanh_in_absol_c1_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/tan_h.vhd:63]
INFO: [Synth 8-4471] merging register 'tanh_in_absol_c1_reg[7:-8]' into 'tanh_in_absol_c1_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/tan_h.vhd:63]
DSP Report: Generating DSP arg, operation Mode is: A2*(B:0x6d).
DSP Report: register tanh_in_absol_c1_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*(B:0x3ffea).
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*(B:0x3ffba).
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'pooling_sum_reg[7:-8]' into 'pooling_sum_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/average_pooler.vhd:87]
INFO: [Synth 8-4471] merging register 'weight_reg[7:-8]' into 'weight_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/average_pooler.vhd:178]
INFO: [Synth 8-5545] ROM "tanh_in" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "wt_buff" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP arg, operation Mode is: A2*B2.
DSP Report: register pooling_sum_reg is absorbed into DSP arg.
DSP Report: register weight_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'tanh_in_absol_c1_reg[7:-8]' into 'tanh_in_absol_c1_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/tan_h.vhd:63]
DSP Report: Generating DSP arg, operation Mode is: A2*(B:0x6d).
DSP Report: register tanh_in_absol_c1_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*(B:0x3ffea).
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*(B:0x3ffba).
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-4471] merging register 'bias2_reg[7:-8]' into 'bias2_reg[7:-8]' [/home/grads/p/prateek_24prasad/ml_new/src/convolution_layer.vhd:256]
DSP Report: Generating DSP arg, operation Mode is: A''*B.
DSP Report: register bias2_reg is absorbed into DSP arg.
DSP Report: register scaling_reg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52795 ; free virtual = 107463
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52795 ; free virtual = 107463

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+------------+-----------+----------------------+--------------+------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | Hierarchical Name      | 
+------------+------------+-----------+----------------------+--------------+------------------------+
|cnn_tb      | mem_reg    | Implied   | 2 x 16               | RAM32M x 3   | cnn_tb/cnn/fifo/ram__1 | 
+------------+------------+-----------+----------------------+--------------+------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|mac         | C+A2*B        | No           | 16     | 16     | 24     | 25     | 33     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|tanh        | A2*(B:0x6d)   | No           | 16     | 8      | 48     | 25     | 24     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|tanh        | A*B           | No           | 16     | 16     | 48     | 25     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|tanh        | A*(B:0x3ffea) | No           | 16     | 6      | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|tanh        | A*(B:0x3ffba) | No           | 16     | 8      | 48     | 25     | 24     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|pooling     | A2*B2         | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|tanh        | A2*(B:0x6d)   | No           | 16     | 8      | 48     | 25     | 24     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|tanh        | A*B           | No           | 16     | 16     | 48     | 25     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|tanh        | A*(B:0x3ffea) | No           | 16     | 6      | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|tanh        | A*(B:0x3ffba) | No           | 16     | 8      | 48     | 25     | 24     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|cnn         | A''*B         | No           | 16     | 16     | 48     | 25     | 32     | 2    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\controller/col_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/col_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/col_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/col_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/row_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/row_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/row_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/row_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/row_end_reg ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/buffer_convol_en_reg ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\controller/out_valid_reg ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/wt_reg_reg[-8] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[0].mac_top_left.mac1/result_reg[-8] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/wt_reg_reg[-8] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[1].mac_other.mac3/result_reg[-8] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/wt_reg_reg[-8] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[7] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[6] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[5] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[4] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[3] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[2] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[1] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[0] ) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (\mac_row[0].mac_col[2].mac_last.mac4/result_reg[-1] ) is unused and will be removed from module convolution.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52792 ; free virtual = 107463
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52792 ; free virtual = 107463

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52792 ; free virtual = 107463
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52792 ; free virtual = 107463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52792 ; free virtual = 107463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52787 ; free virtual = 107461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52787 ; free virtual = 107461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52787 ; free virtual = 107461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52787 ; free virtual = 107461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52787 ; free virtual = 107461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52787 ; free virtual = 107461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 955 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.727 ; gain = 331.246 ; free physical = 52787 ; free virtual = 107461
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1355.727 ; gain = 447.766 ; free physical = 52787 ; free virtual = 107461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1422.727 ; gain = 406.242 ; free physical = 52627 ; free virtual = 107315
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1454.750 ; gain = 0.000 ; free physical = 52635 ; free virtual = 107325
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 15:18:17 2018...
