 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Wed Mar 16 20:32:28 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: Inactive.

  Startpoint: mem_axi4_0_b_bits_id[3]
              (input port clocked by clock)
  Endpoint: sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: INPUTS
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.90       0.90
  input external delay                                              0.00       0.90 f
  mem_axi4_0_b_bits_id[3] (in)                 70.54      0.13      0.07       0.98 f
  mbus/auto_coupler_to_memory_controller_named_axi4_axi4yank_out_b_bits_id[3] (MemoryBus)
                                                                    0.00       0.98 f
  mbus/coupler_to_memory_controller_named_axi4/auto_axi4yank_out_b_bits_id[3] (SimpleLazyModule_6)
                                                                    0.00       0.98 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_out_b_bits_id[3] (AXI4UserYanker_2)
                                                                    0.00       0.98 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U84/A (INVX2_RVT)
                                                          0.14      0.04 *     1.02 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U84/Y (INVX2_RVT)
                                                0.64      0.06      0.05       1.07 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U34/A2 (AND2X2_RVT)
                                                          0.06      0.00 *     1.07 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U34/Y (AND2X2_RVT)
                                                5.94      0.05      0.10       1.18 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U83/A3 (NAND3X0_RVT)
                                                          0.05      0.00 *     1.18 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U83/Y (NAND3X0_RVT)
                                                1.89      0.10      0.09       1.27 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U41/A (INVX1_RVT)
                                                          0.10      0.00 *     1.27 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U41/Y (INVX1_RVT)
                                                3.95      0.07      0.08       1.35 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U69/A1 (AO22X1_RVT)
                                                          0.07      0.00 *     1.35 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U69/Y (AO22X1_RVT)
                                                0.82      0.03      0.10       1.45 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U70/A2 (OA21X1_RVT)
                                                          0.03      0.00 *     1.45 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U70/Y (OA21X1_RVT)
                                                0.95      0.03      0.08       1.53 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_in_b_bits_user[0] (AXI4UserYanker_2)
                                                                    0.00       1.53 r
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_out_b_bits_user[0] (AXI4IdIndexer_2)
                                                                    0.00       1.53 r
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_in_b_bits_user[0] (AXI4IdIndexer_2)
                                                                    0.00       1.53 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_out_b_bits_user[0] (TLToAXI4_1)
                                                                    0.00       1.53 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U23/A3 (AO22X2_RVT)
                                                          0.03      0.00 *     1.53 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U23/Y (AO22X2_RVT)
                                                6.37      0.07      0.11       1.64 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_bits_source[0] (TLToAXI4_1)
                                                                    0.00       1.64 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_bits_source[0] (TLWidthWidget_4)
                                                                    0.00       1.64 r
  mbus/coupler_to_memory_controller_named_axi4/widget/U2/A (NBUFFX8_RVT)
                                                          0.07      0.00 *     1.64 r
  mbus/coupler_to_memory_controller_named_axi4/widget/U2/Y (NBUFFX8_RVT)
                                               34.63      0.05      0.09       1.73 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_bits_source[0] (TLWidthWidget_4)
                                                                    0.00       1.73 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_bits_source[0] (TLBuffer_6)
                                                                    0.00       1.73 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_bits_source[0] (TLBuffer_6)
                                                                    0.00       1.73 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_bits_source[0] (ProbePicker)
                                                                    0.00       1.73 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_bits_source[0] (ProbePicker)
                                                                    0.00       1.73 r
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_bits_source[0] (SimpleLazyModule_6)
                                                                    0.00       1.73 r
  mbus/memory_bus_xbar/auto_out_d_bits_source[0] (TLXbar_4)         0.00       1.73 r
  mbus/memory_bus_xbar/auto_in_d_bits_source[0] (TLXbar_4)          0.00       1.73 r
  mbus/coupler_from_coherence_manager/auto_binder_out_d_bits_source[0] (SimpleLazyModule_7)
                                                                    0.00       1.73 r
  mbus/coupler_from_coherence_manager/binder/auto_out_d_bits_source[0] (BankBinder)
                                                                    0.00       1.73 r
  mbus/coupler_from_coherence_manager/binder/auto_in_d_bits_source[0] (BankBinder)
                                                                    0.00       1.73 r
  mbus/coupler_from_coherence_manager/auto_binder_in_d_bits_source[0] (SimpleLazyModule_7)
                                                                    0.00       1.73 r
  mbus/auto_coupler_from_coherence_manager_binder_in_d_bits_source[0] (MemoryBus)
                                                                    0.00       1.73 r
  shrinker/auto_out_d_bits_source[0] (TLSourceShrinker)             0.00       1.73 r
  shrinker/U5/A (INVX8_RVT)                               0.05      0.00 *     1.73 r
  shrinker/U5/Y (INVX8_RVT)                    11.09      0.03      0.03       1.76 f
  shrinker/U19/A3 (OA221X1_RVT)                           0.03      0.00 *     1.76 f
  shrinker/U19/Y (OA221X1_RVT)                  1.13      0.04      0.11       1.87 f
  shrinker/U21/A1 (OR2X2_RVT)                             0.04      0.00 *     1.87 f
  shrinker/U21/Y (OR2X2_RVT)                    6.01      0.04      0.10       1.97 f
  shrinker/auto_in_d_bits_source[6] (TLSourceShrinker)              0.00       1.97 f
  ww/auto_out_d_bits_source[6] (TLWidthWidget_8)                    0.00       1.97 f
  ww/auto_in_d_bits_source[6] (TLWidthWidget_8)                     0.00       1.97 f
  bh/auto_out_d_bits_source[6] (TLBroadcast)                        0.00       1.97 f
  bh/U922/A (INVX4_RVT)                                   0.04      0.00 *     1.97 f
  bh/U922/Y (INVX4_RVT)                         3.83      0.02      0.03       2.00 r
  bh/U916/A1 (NAND2X0_RVT)                                0.02      0.00 *     2.00 r
  bh/U916/Y (NAND2X0_RVT)                       1.34      0.05      0.04       2.05 f
  bh/U532/A2 (AND2X1_RVT)                                 0.05      0.00 *     2.05 f
  bh/U532/Y (AND2X1_RVT)                        2.69      0.04      0.09       2.13 f
  bh/U537/A2 (OA221X1_RVT)                                0.04      0.00 *     2.13 f
  bh/U537/Y (OA221X1_RVT)                       4.62      0.07      0.14       2.28 f
  bh/U543/A1 (AO21X1_RVT)                                 0.07      0.00 *     2.28 f
  bh/U543/Y (AO21X1_RVT)                        3.91      0.05      0.12       2.40 f
  bh/auto_in_d_bits_source[4] (TLBroadcast)                         0.00       2.40 f
  sbus/auto_system_bus_xbar_out_d_bits_source[4] (SystemBus) <-     0.00       2.40 f
  sbus/system_bus_xbar/auto_out_2_d_bits_source[4] (TLXbar)         0.00       2.40 f
  sbus/system_bus_xbar/U589/A2 (NAND3X0_RVT)              0.05      0.00 *     2.40 f
  sbus/system_bus_xbar/U589/Y (NAND3X0_RVT)     1.55      0.05      0.06       2.46 r
  sbus/system_bus_xbar/U573/A3 (AO22X1_RVT)               0.05      0.00 *     2.46 r
  sbus/system_bus_xbar/U573/Y (AO22X1_RVT)      1.27      0.04      0.08       2.55 r
  sbus/system_bus_xbar/U740/A4 (OA221X1_RVT)              0.04      0.00 *     2.55 r
  sbus/system_bus_xbar/U740/Y (OA221X1_RVT)     0.93      0.04      0.10       2.64 r
  sbus/system_bus_xbar/U742/A4 (OA222X2_RVT)              0.04      0.00 *     2.64 r
  sbus/system_bus_xbar/U742/Y (OA222X2_RVT)     6.07      0.07      0.15       2.79 r
  sbus/system_bus_xbar/auto_out_0_d_ready (TLXbar)                  0.00       2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/auto_buffer_in_d_ready (SimpleLazyModule_1)
                                                                    0.00       2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_in_d_ready (TLBuffer_1)
                                                                    0.00       2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_out_d_ready (TLBuffer_1)
                                                                    0.00       2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_in_d_ready (TLWidthWidget)
                                                                    0.00       2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_out_d_ready (TLWidthWidget)
                                                                    0.00       2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_in_d_ready (TLToAXI4)
                                                                    0.00       2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/U18/A (NBUFFX32_RVT)
                                                          0.07      0.00 *     2.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/U18/Y (NBUFFX32_RVT)
                                               48.24      0.04      0.09       2.88 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_out_r_ready (TLToAXI4)
                                                                    0.00       2.88 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_in_r_ready (AXI4IdIndexer)
                                                                    0.00       2.88 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_out_r_ready (AXI4IdIndexer)
                                                                    0.00       2.88 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/auto_in_r_ready (AXI4Deinterleaver)
                                                                    0.00       2.88 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U443/A1 (AND2X2_RVT)
                                                          0.04      0.02 *     2.90 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U443/Y (AND2X2_RVT)
                                                5.19      0.05      0.09       2.98 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U462/A1 (AND2X1_RVT)
                                                          0.05      0.00 *     2.98 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U462/Y (AND2X1_RVT)
                                                2.72      0.04      0.08       3.06 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U683/A1 (AND2X2_RVT)
                                                          0.04      0.00 *     3.06 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U683/Y (AND2X2_RVT)
                                                8.93      0.06      0.10       3.16 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U685/CI (FADDX1_RVT)
                                                          0.06      0.00 *     3.16 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U685/CO (FADDX1_RVT)
                                                2.17      0.06      0.12       3.28 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U458/A3 (AO22X1_RVT)
                                                          0.06      0.00 *     3.28 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U458/Y (AO22X1_RVT)
                                                1.78      0.04      0.09       3.37 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U455/A3 (AO22X1_RVT)
                                                          0.04      0.00 *     3.37 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U455/Y (AO22X1_RVT)
                                                1.55      0.04      0.08       3.45 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U691/A1 (XOR2X2_RVT)
                                                          0.04      0.00 *     3.45 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U691/Y (XOR2X2_RVT)
                                                1.30      0.04      0.12       3.57 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U693/A1 (NOR4X0_RVT)
                                                          0.04      0.00 *     3.57 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U693/Y (NOR4X0_RVT)
                                                1.66      0.03      0.16       3.73 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U468/A1 (NAND2X0_RVT)
                                                          0.03      0.00 *     3.73 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U468/Y (NAND2X0_RVT)
                                                1.47      0.07      0.05       3.78 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U437/A (INVX1_RVT)
                                                          0.07      0.00 *     3.78 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U437/Y (INVX1_RVT)
                                                0.71      0.03      0.04       3.82 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U444/A1 (NAND4X0_RVT)
                                                          0.03      0.00 *     3.82 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U444/Y (NAND4X0_RVT)
                                                1.57      0.10      0.08       3.90 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U711/A2 (OAI22X1_RVT)
                                                          0.10      0.00 *     3.90 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U711/Y (OAI22X1_RVT)
                                                0.69      0.02      0.13       4.03 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_/D (SDFFX1_RVT)
                                                          0.02      0.00 *     4.03 r
  data arrival time                                                            4.03

  clock clock (rise edge)                                           3.50       3.50
  clock network delay (ideal)                                       0.90       4.40
  clock uncertainty                                                -0.16       4.24
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_/CLK (SDFFX1_RVT)
                                                                    0.00       4.24 r
  library setup time                                               -0.12       4.12
  data required time                                                           4.12
  ------------------------------------------------------------------------------------
  data required time                                                           4.12
  data arrival time                                                           -4.03
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


1
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Wed Mar 16 20:33:34 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: Inactive.

  Startpoint: sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/value_1_reg
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/u_T_1_reg
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.90       0.90
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/value_1_reg/CLK (SDFFX1_RVT)
                                                          0.13      0.00 #     0.90 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/value_1_reg/Q (SDFFX1_RVT)
                                                8.33      0.09      0.25       1.15 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/U16/A (INVX2_RVT)
                                                          0.09      0.00 *     1.15 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/U16/Y (INVX2_RVT)
                                                7.05      0.06      0.06       1.21 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/U24/A3 (AO22X2_RVT)
                                                          0.06      0.00 *     1.21 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/U24/Y (AO22X2_RVT)
                                               15.56      0.08      0.13       1.34 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/io_deq_bits_id[3] (Queue_2)
                                                                    0.00       1.34 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/auto_in_b_bits_id[3] (AXI4Buffer)
                                                                    0.00       1.34 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/auto_out_b_bits_id[3] (AXI4UserYanker)
                                                                    0.00       1.34 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U71/A (NBUFFX8_RVT)
                                                          0.08      0.00 *     1.34 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U71/Y (NBUFFX8_RVT)
                                                9.73      0.03      0.08       1.43 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U66/A1 (NOR3X0_RVT)
                                                          0.03      0.00 *     1.43 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U66/Y (NOR3X0_RVT)
                                                0.87      0.02      0.12       1.55 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U67/A1 (NAND2X4_RVT)
                                                          0.02      0.00 *     1.55 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U67/Y (NAND2X4_RVT)
                                               28.94      0.07      0.12       1.67 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U141/A3 (AND3X2_RVT)
                                                          0.07      0.01 *     1.68 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U141/Y (AND3X2_RVT)
                                                9.22      0.07      0.16       1.83 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U156/A1 (NAND2X0_RVT)
                                                          0.07      0.00 *     1.83 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U156/Y (NAND2X0_RVT)
                                                1.03      0.05      0.07       1.90 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U157/A3 (NAND3X0_RVT)
                                                          0.05      0.00 *     1.90 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U157/Y (NAND3X0_RVT)
                                                1.46      0.08      0.08       1.99 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U40/A (NBUFFX8_RVT)
                                                          0.08      0.00 *     1.99 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U40/Y (NBUFFX8_RVT)
                                               29.84      0.05      0.10       2.08 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U158/A2 (AND2X4_RVT)
                                                          0.05      0.01 *     2.09 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U158/Y (AND2X4_RVT)
                                               31.26      0.09      0.15       2.24 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/auto_in_b_bits_user[2] (AXI4UserYanker)
                                                                    0.00       2.24 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/auto_out_b_bits_user[2] (AXI4Deinterleaver)
                                                                    0.00       2.24 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/auto_in_b_bits_user[2] (AXI4Deinterleaver)
                                                                    0.00       2.24 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_out_b_bits_user[2] (AXI4IdIndexer)
                                                                    0.00       2.24 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_in_b_bits_user[2] (AXI4IdIndexer)
                                                                    0.00       2.24 f
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_out_b_bits_user[2] (TLToAXI4)
                                                                    0.00       2.24 f
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/U72/A2 (AO22X2_RVT)
                                                          0.09      0.01 *     2.25 f
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/U72/Y (AO22X2_RVT)
                                                5.47      0.05      0.15       2.40 f
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_in_d_bits_source[2] (TLToAXI4)
                                                                    0.00       2.40 f
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_out_d_bits_source[2] (TLWidthWidget)
                                                                    0.00       2.40 f
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_in_d_bits_source[2] (TLWidthWidget)
                                                                    0.00       2.40 f
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_out_d_bits_source[2] (TLBuffer_1)
                                                                    0.00       2.40 f
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_in_d_bits_source[2] (TLBuffer_1)
                                                                    0.00       2.40 f
  sbus/coupler_to_port_named_mmio_port_axi4/auto_buffer_in_d_bits_source[2] (SimpleLazyModule_1)
                                                                    0.00       2.40 f
  sbus/system_bus_xbar/auto_out_0_d_bits_source[2] (TLXbar) <-      0.00       2.40 f
  sbus/system_bus_xbar/U90/A1 (NOR2X1_RVT)                0.05      0.00 *     2.40 f
  sbus/system_bus_xbar/U90/Y (NOR2X1_RVT)       2.13      0.03      0.11       2.51 r
  sbus/system_bus_xbar/U91/A3 (NAND3X0_RVT)               0.03      0.00 *     2.51 r
  sbus/system_bus_xbar/U91/Y (NAND3X0_RVT)      3.28      0.14      0.11       2.63 f
  sbus/system_bus_xbar/U217/A4 (OAI22X1_RVT)              0.14      0.00 *     2.63 f
  sbus/system_bus_xbar/U217/Y (OAI22X1_RVT)     2.55      0.04      0.15       2.77 r
  sbus/system_bus_xbar/U218/A (INVX2_RVT)                 0.04      0.00 *     2.77 r
  sbus/system_bus_xbar/U218/Y (INVX2_RVT)       1.87      0.02      0.02       2.80 f
  sbus/system_bus_xbar/U734/A4 (OA221X1_RVT)              0.02      0.00 *     2.80 f
  sbus/system_bus_xbar/U734/Y (OA221X1_RVT)     0.89      0.04      0.09       2.89 f
  sbus/system_bus_xbar/U736/A4 (OA222X1_RVT)              0.04      0.00 *     2.89 f
  sbus/system_bus_xbar/U736/Y (OA222X1_RVT)     5.52      0.08      0.14       3.03 f
  sbus/system_bus_xbar/auto_out_2_d_ready (TLXbar)                  0.00       3.03 f
  sbus/auto_system_bus_xbar_out_d_ready (SystemBus)                 0.00       3.03 f
  bh/auto_in_d_ready (TLBroadcast)                                  0.00       3.03 f
  bh/U48/A5 (OA221X1_RVT)                                 0.08      0.00 *     3.03 f
  bh/U48/Y (OA221X1_RVT)                        2.09      0.05      0.11       3.15 f
  bh/U49/A (INVX1_RVT)                                    0.05      0.00 *     3.15 f
  bh/U49/Y (INVX1_RVT)                          0.84      0.03      0.04       3.19 r
  bh/U52/A2 (NAND2X4_RVT)                                 0.03      0.00 *     3.19 r
  bh/U52/Y (NAND2X4_RVT)                       23.47      0.06      0.12       3.31 f
  bh/auto_out_d_ready (TLBroadcast)                                 0.00       3.31 f
  ww/auto_in_d_ready (TLWidthWidget_8)                              0.00       3.31 f
  ww/auto_out_d_ready (TLWidthWidget_8)                             0.00       3.31 f
  shrinker/auto_in_d_ready (TLSourceShrinker)                       0.00       3.31 f
  shrinker/U70/A (NBUFFX8_RVT)                            0.06      0.00 *     3.31 f
  shrinker/U70/Y (NBUFFX8_RVT)                 30.53      0.04      0.09       3.40 f
  shrinker/auto_out_d_ready (TLSourceShrinker)                      0.00       3.40 f
  mbus/auto_coupler_from_coherence_manager_binder_in_d_ready (MemoryBus)
                                                                    0.00       3.40 f
  mbus/coupler_from_coherence_manager/auto_binder_in_d_ready (SimpleLazyModule_7)
                                                                    0.00       3.40 f
  mbus/coupler_from_coherence_manager/binder/auto_in_d_ready (BankBinder)
                                                                    0.00       3.40 f
  mbus/coupler_from_coherence_manager/binder/auto_out_d_ready (BankBinder)
                                                                    0.00       3.40 f
  mbus/coupler_from_coherence_manager/auto_binder_out_d_ready (SimpleLazyModule_7)
                                                                    0.00       3.40 f
  mbus/memory_bus_xbar/auto_in_d_ready (TLXbar_4)                   0.00       3.40 f
  mbus/memory_bus_xbar/auto_out_d_ready (TLXbar_4)                  0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_ready (SimpleLazyModule_6)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_ready (ProbePicker)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_ready (ProbePicker)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_ready (TLBuffer_6)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_ready (TLBuffer_6)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_ready (TLWidthWidget_4)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_ready (TLWidthWidget_4)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_ready (TLToAXI4_1)
                                                                    0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U34/A2 (AND2X2_RVT)
                                                          0.04      0.00 *     3.40 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U34/Y (AND2X2_RVT)
                                               12.28      0.07      0.12       3.52 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_out_b_ready (TLToAXI4_1)
                                                                    0.00       3.52 f
  mbus/coupler_to_memory_controller_named_axi4/U58/A (NBUFFX8_RVT)
                                                          0.07      0.00 *     3.52 f
  mbus/coupler_to_memory_controller_named_axi4/U58/Y (NBUFFX8_RVT)
                                               60.44      0.07      0.11       3.63 f
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_in_b_ready (AXI4IdIndexer_2)
                                                                    0.00       3.63 f
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_out_b_ready (AXI4IdIndexer_2)
                                                                    0.00       3.63 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_in_b_ready (AXI4UserYanker_2)
                                                                    0.00       3.63 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U35/A1 (AND2X1_RVT)
                                                          0.07      0.01 *     3.64 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U35/Y (AND2X1_RVT)
                                                2.56      0.04      0.09       3.73 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U38/A2 (AND4X1_RVT)
                                                          0.04      0.00 *     3.73 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U38/Y (AND4X1_RVT)
                                                1.22      0.04      0.10       3.84 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/io_deq_ready (Queue_35_3)
                                                                    0.00       3.84 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/U5/A2 (AOI221X1_RVT)
                                                          0.04      0.00 *     3.84 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/U5/Y (AOI221X1_RVT)
                                                1.21      0.03      0.15       3.99 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/u_T_1_reg/D (SDFFX1_RVT)
                                                          0.03      0.00 *     3.99 r
  data arrival time                                                            3.99

  clock clock (rise edge)                                           3.50       3.50
  clock network delay (ideal)                                       0.90       4.40
  clock uncertainty                                                -0.16       4.24
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/u_T_1_reg/CLK (SDFFX1_RVT)
                                                                    0.00       4.24 r
  library setup time                                               -0.12       4.12
  data required time                                                           4.12
  ------------------------------------------------------------------------------------
  data required time                                                           4.12
  data arrival time                                                           -3.99
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


1
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Wed Mar 16 20:34:43 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: Inactive.

  Startpoint: tile/core/csr/reg_pmp_7_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: tile/frontend/tlb/sectored_entries_3_data_0_reg_6_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.90       0.90
  tile/core/csr/reg_pmp_7_addr_reg_0_/CLK (SDFFX1_RVT)
                                                          0.13      0.00 #     0.90 r
  tile/core/csr/reg_pmp_7_addr_reg_0_/Q (SDFFX1_RVT)
                                                1.94      0.04      0.22       1.12 r
  tile/core/csr/U2658/A0 (HADDX2_RVT)                     0.04      0.00 *     1.12 r
  tile/core/csr/U2658/C1 (HADDX2_RVT)           3.45      0.04      0.09       1.21 r
  tile/core/csr/U1693/A1 (AND2X1_RVT)                     0.04      0.00 *     1.21 r
  tile/core/csr/U1693/Y (AND2X1_RVT)            1.30      0.03      0.06       1.27 r
  tile/core/csr/U1692/A1 (AND2X1_RVT)                     0.03      0.00 *     1.27 r
  tile/core/csr/U1692/Y (AND2X1_RVT)            2.18      0.04      0.07       1.34 r
  tile/core/csr/U52/A1 (AND2X1_RVT)                       0.04      0.00 *     1.34 r
  tile/core/csr/U52/Y (AND2X1_RVT)              1.75      0.03      0.07       1.40 r
  tile/core/csr/U2671/B0 (HADDX2_RVT)                     0.03      0.00 *     1.40 r
  tile/core/csr/U2671/C1 (HADDX2_RVT)           2.10      0.04      0.08       1.48 r
  tile/core/csr/U2674/B0 (HADDX1_RVT)                     0.04      0.00 *     1.48 r
  tile/core/csr/U2674/C1 (HADDX1_RVT)           1.55      0.04      0.08       1.56 r
  tile/core/csr/U2677/B0 (HADDX1_RVT)                     0.04      0.00 *     1.56 r
  tile/core/csr/U2677/C1 (HADDX1_RVT)           1.38      0.04      0.08       1.63 r
  tile/core/csr/U2680/B0 (HADDX2_RVT)                     0.04      0.00 *     1.63 r
  tile/core/csr/U2680/C1 (HADDX2_RVT)           2.34      0.04      0.08       1.71 r
  tile/core/csr/U2683/B0 (HADDX2_RVT)                     0.04      0.00 *     1.71 r
  tile/core/csr/U2683/C1 (HADDX2_RVT)           2.19      0.04      0.08       1.79 r
  tile/core/csr/U2686/B0 (HADDX1_RVT)                     0.04      0.00 *     1.79 r
  tile/core/csr/U2686/C1 (HADDX1_RVT)           1.47      0.04      0.08       1.87 r
  tile/core/csr/U2689/B0 (HADDX2_RVT)                     0.04      0.00 *     1.87 r
  tile/core/csr/U2689/C1 (HADDX2_RVT)           2.52      0.04      0.08       1.95 r
  tile/core/csr/U53/A1 (AND2X1_RVT)                       0.04      0.00 *     1.95 r
  tile/core/csr/U53/Y (AND2X1_RVT)              2.20      0.04      0.07       2.02 r
  tile/core/csr/U54/A1 (AND2X1_RVT)                       0.04      0.00 *     2.02 r
  tile/core/csr/U54/Y (AND2X1_RVT)              1.97      0.03      0.07       2.09 r
  tile/core/csr/U55/A1 (AND2X1_RVT)                       0.03      0.00 *     2.09 r
  tile/core/csr/U55/Y (AND2X1_RVT)              2.28      0.04      0.07       2.16 r
  tile/core/csr/U56/A1 (AND2X1_RVT)                       0.04      0.00 *     2.16 r
  tile/core/csr/U56/Y (AND2X1_RVT)              1.94      0.03      0.07       2.22 r
  tile/core/csr/U57/A1 (AND2X1_RVT)                       0.03      0.00 *     2.22 r
  tile/core/csr/U57/Y (AND2X1_RVT)              1.93      0.03      0.07       2.29 r
  tile/core/csr/U58/A1 (AND2X1_RVT)                       0.03      0.00 *     2.29 r
  tile/core/csr/U58/Y (AND2X1_RVT)              1.56      0.03      0.06       2.35 r
  tile/core/csr/U59/A1 (AND2X1_RVT)                       0.03      0.00 *     2.35 r
  tile/core/csr/U59/Y (AND2X1_RVT)              1.73      0.03      0.06       2.42 r
  tile/core/csr/U60/A1 (AND2X1_RVT)                       0.03      0.00 *     2.42 r
  tile/core/csr/U60/Y (AND2X1_RVT)              1.18      0.03      0.06       2.48 r
  tile/core/csr/U2715/B0 (HADDX2_RVT)                     0.03      0.00 *     2.48 r
  tile/core/csr/U2715/C1 (HADDX2_RVT)           1.93      0.04      0.07       2.55 r
  tile/core/csr/U1687/A1 (AND2X1_RVT)                     0.04      0.00 *     2.55 r
  tile/core/csr/U1687/Y (AND2X1_RVT)            1.76      0.03      0.07       2.62 r
  tile/core/csr/U62/A1 (AND2X1_RVT)                       0.03      0.00 *     2.62 r
  tile/core/csr/U62/Y (AND2X1_RVT)              1.71      0.03      0.06       2.68 r
  tile/core/csr/U2722/B0 (HADDX2_RVT)                     0.03      0.00 *     2.68 r
  tile/core/csr/U2722/C1 (HADDX2_RVT)           2.53      0.04      0.08       2.76 r
  tile/core/csr/U1690/A1 (AND2X1_RVT)                     0.04      0.00 *     2.76 r
  tile/core/csr/U1690/Y (AND2X1_RVT)            1.62      0.03      0.07       2.83 r
  tile/core/csr/U67/A1 (AND2X1_RVT)                       0.03      0.00 *     2.83 r
  tile/core/csr/U67/Y (AND2X1_RVT)              2.20      0.04      0.07       2.90 r
  tile/core/csr/U68/A1 (AND2X1_RVT)                       0.04      0.00 *     2.90 r
  tile/core/csr/U68/Y (AND2X1_RVT)              1.39      0.03      0.06       2.96 r
  tile/core/csr/U2731/B0 (HADDX1_RVT)                     0.03      0.00 *     2.96 r
  tile/core/csr/U2731/SO (HADDX1_RVT)           0.74      0.03      0.11       3.07 f
  tile/core/csr/U1691/A2 (NOR2X1_RVT)                     0.03      0.00 *     3.07 f
  tile/core/csr/U1691/Y (NOR2X1_RVT)            1.48      0.03      0.08       3.16 r
  tile/core/csr/io_pmp_7_mask[29] (CSRFile)                         0.00       3.16 r
  tile/core/io_ptw_pmp_7_mask[29] (Rocket)                          0.00       3.16 r
  tile/ptw/io_dpath_pmp_7_mask[29] (PTW)                            0.00       3.16 r
  tile/ptw/io_requestor_1_pmp_7_mask[29] (PTW) <-                   0.00       3.16 r
  tile/frontend/io_ptw_pmp_7_mask[29] (Frontend)                    0.00       3.16 r
  tile/frontend/tlb/io_ptw_pmp_7_mask[29] (TLB_1)                   0.00       3.16 r
  tile/frontend/tlb/pmp/io_pmp_7_mask[29] (PMPChecker_1)            0.00       3.16 r
  tile/frontend/tlb/pmp/U104/A2 (OR2X1_RVT)               0.03      0.00 *     3.16 r
  tile/frontend/tlb/pmp/U104/Y (OR2X1_RVT)      0.61      0.02      0.05       3.21 r
  tile/frontend/tlb/pmp/U105/A2 (AND2X1_RVT)              0.02      0.00 *     3.21 r
  tile/frontend/tlb/pmp/U105/Y (AND2X1_RVT)     2.57      0.04      0.07       3.28 r
  tile/frontend/tlb/pmp/U118/A1 (NAND3X0_RVT)             0.04      0.00 *     3.28 r
  tile/frontend/tlb/pmp/U118/Y (NAND3X0_RVT)
                                                0.58      0.05      0.05       3.33 f
  tile/frontend/tlb/pmp/U158/A1 (NAND2X0_RVT)             0.05      0.00 *     3.33 f
  tile/frontend/tlb/pmp/U158/Y (NAND2X0_RVT)
                                                1.21      0.11      0.06       3.39 r
  tile/frontend/tlb/pmp/U547/A1 (NAND2X0_RVT)             0.11      0.00 *     3.39 r
  tile/frontend/tlb/pmp/U547/Y (NAND2X0_RVT)
                                                0.69      0.06      0.06       3.44 f
  tile/frontend/tlb/pmp/U550/A1 (NAND3X0_RVT)             0.06      0.00 *     3.44 f
  tile/frontend/tlb/pmp/U550/Y (NAND3X0_RVT)
                                                1.66      0.07      0.07       3.51 r
  tile/frontend/tlb/pmp/U116/A1 (NAND3X0_RVT)             0.07      0.00 *     3.51 r
  tile/frontend/tlb/pmp/U116/Y (NAND3X0_RVT)
                                                0.55      0.06      0.06       3.57 f
  tile/frontend/tlb/pmp/U115/A3 (NAND3X0_RVT)             0.06      0.00 *     3.57 f
  tile/frontend/tlb/pmp/U115/Y (NAND3X0_RVT)
                                                1.11      0.05      0.07       3.63 r
  tile/frontend/tlb/pmp/U67/A2 (NAND3X0_RVT)              0.05      0.00 *     3.63 r
  tile/frontend/tlb/pmp/U67/Y (NAND3X0_RVT)     1.74      0.09      0.09       3.72 f
  tile/frontend/tlb/pmp/U65/A (NBUFFX8_RVT)               0.09      0.00 *     3.72 f
  tile/frontend/tlb/pmp/U65/Y (NBUFFX8_RVT)    49.95      0.07      0.11       3.83 f
  tile/frontend/tlb/pmp/io_x (PMPChecker_1)                         0.00       3.83 f
  tile/frontend/tlb/U113/A1 (AND2X2_RVT)                  0.07      0.02 *     3.85 f
  tile/frontend/tlb/U113/Y (AND2X2_RVT)        11.25      0.07      0.12       3.98 f
  tile/frontend/tlb/U1638/A (NBUFFX32_RVT)                0.07      0.00 *     3.98 f
  tile/frontend/tlb/U1638/Y (NBUFFX32_RVT)     63.40      0.04      0.09       4.07 f
  tile/frontend/tlb/U1430/A1 (NAND2X0_RVT)                0.04      0.00 *     4.07 f
  tile/frontend/tlb/U1430/Y (NAND2X0_RVT)       0.56      0.05      0.04       4.12 r
  tile/frontend/tlb/U1429/A1 (NAND2X0_RVT)                0.05      0.00 *     4.12 r
  tile/frontend/tlb/U1429/Y (NAND2X0_RVT)       0.64      0.04      0.04       4.16 f
  tile/frontend/tlb/sectored_entries_3_data_0_reg_6_/D (SDFFX1_RVT)
                                                          0.04      0.00 *     4.16 f
  data arrival time                                                            4.16

  clock clock (rise edge)                                           3.50       3.50
  clock network delay (ideal)                                       0.90       4.40
  clock uncertainty                                                -0.16       4.24
  tile/frontend/tlb/sectored_entries_3_data_0_reg_6_/CLK (SDFFX1_RVT)
                                                                    0.00       4.24 r
  library setup time                                               -0.11       4.13
  data required time                                                           4.13
  ------------------------------------------------------------------------------------
  data required time                                                           4.13
  data arrival time                                                           -4.16
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.03


1
