Startpoint: core.CPU_Xreg_value_a5[17][9]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.OUT[9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0089    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0632    0.1292    0.2454    0.2454 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1292    0.0000    0.2454 ^ clkbuf_3_4_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1040    0.1865    0.3477    0.5931 ^ clkbuf_3_4_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1865    0.0000    0.5931 ^ clkbuf_leaf_31_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0245    0.0756    0.2815    0.8746 ^ clkbuf_leaf_31_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0756    0.0000    0.8746 ^ core.CPU_Xreg_value_a5[17][9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0016    0.0407    0.5654    1.4400 v core.CPU_Xreg_value_a5[17][9]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0407    0.0000    1.4400 v core.OUT[9]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 1.4400   data arrival time

                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0089    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0632    0.1292    0.2454    0.2454 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1292    0.0000    0.2454 ^ clkbuf_3_6_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1198    0.2085    0.3649    0.6104 ^ clkbuf_3_6_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2085    0.0000    0.6104 ^ clkbuf_leaf_28_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0279    0.0803    0.2965    0.9068 ^ clkbuf_leaf_28_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0803    0.0000    0.9068 ^ core.OUT[9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000    0.9068   clock reconvergence pessimism
                      -0.0916    0.8153   library hold time
                                 0.8153   data required time
-------------------------------------------------------------------------------
                                 0.8153   data required time
                                -1.4400   data arrival time
-------------------------------------------------------------------------------
                                 0.6248   slack (MET)


