<stg><name>Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12</name>


<trans_list>

<trans id="194" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i16"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten62"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i14 0, i14 %indvar_flatten62

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i10 0, i10 %j12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body4.i243

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body4.i243:0 %indvar_flatten62_load = load i14 %indvar_flatten62

]]></Node>
<StgValue><ssdm name="indvar_flatten62_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body4.i243:1 %icmp_ln374 = icmp_eq  i14 %indvar_flatten62_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln374"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body4.i243:2 %add_ln374_1 = add i14 %indvar_flatten62_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln374_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i243:3 %br_ln374 = br i1 %icmp_ln374, void %for.inc15.i302, void %_Z10Res_layer1PA768_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_PA768_f.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc15.i302:0 %j12_load = load i10 %j12

]]></Node>
<StgValue><ssdm name="j12_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc15.i302:5 %icmp_ln375 = icmp_eq  i10 %j12_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln375"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc15.i302:6 %select_ln374 = select i1 %icmp_ln375, i10 0, i10 %j12_load

]]></Node>
<StgValue><ssdm name="select_ln374"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
for.inc15.i302:12 %zext_ln375 = zext i10 %select_ln374

]]></Node>
<StgValue><ssdm name="zext_ln375"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:19 %v274_V_addr = getelementptr i24 %v274_V, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:20 %v274_V_1_addr = getelementptr i24 %v274_V_1, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:21 %v274_V_2_addr = getelementptr i24 %v274_V_2, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:22 %v274_V_3_addr = getelementptr i24 %v274_V_3, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:23 %v274_V_4_addr = getelementptr i24 %v274_V_4, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_4_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:24 %v274_V_5_addr = getelementptr i24 %v274_V_5, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_5_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:25 %v274_V_6_addr = getelementptr i24 %v274_V_6, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_6_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:26 %v274_V_7_addr = getelementptr i24 %v274_V_7, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_7_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:27 %v274_V_8_addr = getelementptr i24 %v274_V_8, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_8_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:28 %v274_V_9_addr = getelementptr i24 %v274_V_9, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_9_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:29 %v274_V_10_addr = getelementptr i24 %v274_V_10, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_10_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:30 %v274_V_11_addr = getelementptr i24 %v274_V_11, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v274_V_11_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:31 %v274_V_load = load i10 %v274_V_addr

]]></Node>
<StgValue><ssdm name="v274_V_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:32 %v274_V_1_load = load i10 %v274_V_1_addr

]]></Node>
<StgValue><ssdm name="v274_V_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:33 %v274_V_2_load = load i10 %v274_V_2_addr

]]></Node>
<StgValue><ssdm name="v274_V_2_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:34 %v274_V_3_load = load i10 %v274_V_3_addr

]]></Node>
<StgValue><ssdm name="v274_V_3_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:35 %v274_V_4_load = load i10 %v274_V_4_addr

]]></Node>
<StgValue><ssdm name="v274_V_4_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:36 %v274_V_5_load = load i10 %v274_V_5_addr

]]></Node>
<StgValue><ssdm name="v274_V_5_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:37 %v274_V_6_load = load i10 %v274_V_6_addr

]]></Node>
<StgValue><ssdm name="v274_V_6_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:38 %v274_V_7_load = load i10 %v274_V_7_addr

]]></Node>
<StgValue><ssdm name="v274_V_7_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:39 %v274_V_8_load = load i10 %v274_V_8_addr

]]></Node>
<StgValue><ssdm name="v274_V_8_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:40 %v274_V_9_load = load i10 %v274_V_9_addr

]]></Node>
<StgValue><ssdm name="v274_V_9_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:41 %v274_V_10_load = load i10 %v274_V_10_addr

]]></Node>
<StgValue><ssdm name="v274_V_10_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:42 %v274_V_11_load = load i10 %v274_V_11_addr

]]></Node>
<StgValue><ssdm name="v274_V_11_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:44 %v271_V_addr = getelementptr i24 %v271_V, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:45 %v271_V_1_addr = getelementptr i24 %v271_V_1, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:46 %v271_V_2_addr = getelementptr i24 %v271_V_2, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:47 %v271_V_3_addr = getelementptr i24 %v271_V_3, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:48 %v271_V_4_addr = getelementptr i24 %v271_V_4, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_4_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:49 %v271_V_5_addr = getelementptr i24 %v271_V_5, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_5_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:50 %v271_V_6_addr = getelementptr i24 %v271_V_6, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_6_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:51 %v271_V_7_addr = getelementptr i24 %v271_V_7, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_7_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:52 %v271_V_8_addr = getelementptr i24 %v271_V_8, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_8_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:53 %v271_V_9_addr = getelementptr i24 %v271_V_9, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_9_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:54 %v271_V_10_addr = getelementptr i24 %v271_V_10, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_10_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:55 %v271_V_11_addr = getelementptr i24 %v271_V_11, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="v271_V_11_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:56 %v271_V_load = load i10 %v271_V_addr

]]></Node>
<StgValue><ssdm name="v271_V_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:57 %v271_V_1_load = load i10 %v271_V_1_addr

]]></Node>
<StgValue><ssdm name="v271_V_1_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:58 %v271_V_2_load = load i10 %v271_V_2_addr

]]></Node>
<StgValue><ssdm name="v271_V_2_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:59 %v271_V_3_load = load i10 %v271_V_3_addr

]]></Node>
<StgValue><ssdm name="v271_V_3_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:60 %v271_V_4_load = load i10 %v271_V_4_addr

]]></Node>
<StgValue><ssdm name="v271_V_4_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:61 %v271_V_5_load = load i10 %v271_V_5_addr

]]></Node>
<StgValue><ssdm name="v271_V_5_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:62 %v271_V_6_load = load i10 %v271_V_6_addr

]]></Node>
<StgValue><ssdm name="v271_V_6_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:63 %v271_V_7_load = load i10 %v271_V_7_addr

]]></Node>
<StgValue><ssdm name="v271_V_7_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:64 %v271_V_8_load = load i10 %v271_V_8_addr

]]></Node>
<StgValue><ssdm name="v271_V_8_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:65 %v271_V_9_load = load i10 %v271_V_9_addr

]]></Node>
<StgValue><ssdm name="v271_V_9_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:66 %v271_V_10_load = load i10 %v271_V_10_addr

]]></Node>
<StgValue><ssdm name="v271_V_10_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:67 %v271_V_11_load = load i10 %v271_V_11_addr

]]></Node>
<StgValue><ssdm name="v271_V_11_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc15.i302:122 %add_ln375 = add i10 %select_ln374, i10 1

]]></Node>
<StgValue><ssdm name="add_ln375"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i302:123 %store_ln375 = store i14 %add_ln374_1, i14 %indvar_flatten62

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i302:125 %store_ln375 = store i10 %add_ln375, i10 %j12

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc15.i302:1 %i16_load = load i4 %i16

]]></Node>
<StgValue><ssdm name="i16_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc15.i302:2 %add_ln374 = add i4 %i16_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln374"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc15.i302:7 %select_ln374_1 = select i1 %icmp_ln375, i4 %add_ln374, i4 %i16_load

]]></Node>
<StgValue><ssdm name="select_ln374_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:31 %v274_V_load = load i10 %v274_V_addr

]]></Node>
<StgValue><ssdm name="v274_V_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:32 %v274_V_1_load = load i10 %v274_V_1_addr

]]></Node>
<StgValue><ssdm name="v274_V_1_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:33 %v274_V_2_load = load i10 %v274_V_2_addr

]]></Node>
<StgValue><ssdm name="v274_V_2_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:34 %v274_V_3_load = load i10 %v274_V_3_addr

]]></Node>
<StgValue><ssdm name="v274_V_3_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:35 %v274_V_4_load = load i10 %v274_V_4_addr

]]></Node>
<StgValue><ssdm name="v274_V_4_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:36 %v274_V_5_load = load i10 %v274_V_5_addr

]]></Node>
<StgValue><ssdm name="v274_V_5_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:37 %v274_V_6_load = load i10 %v274_V_6_addr

]]></Node>
<StgValue><ssdm name="v274_V_6_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:38 %v274_V_7_load = load i10 %v274_V_7_addr

]]></Node>
<StgValue><ssdm name="v274_V_7_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:39 %v274_V_8_load = load i10 %v274_V_8_addr

]]></Node>
<StgValue><ssdm name="v274_V_8_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:40 %v274_V_9_load = load i10 %v274_V_9_addr

]]></Node>
<StgValue><ssdm name="v274_V_9_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:41 %v274_V_10_load = load i10 %v274_V_10_addr

]]></Node>
<StgValue><ssdm name="v274_V_10_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:42 %v274_V_11_load = load i10 %v274_V_11_addr

]]></Node>
<StgValue><ssdm name="v274_V_11_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="4">
<![CDATA[
for.inc15.i302:43 %v241_V = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %v274_V_load, i24 %v274_V_1_load, i24 %v274_V_2_load, i24 %v274_V_3_load, i24 %v274_V_4_load, i24 %v274_V_5_load, i24 %v274_V_6_load, i24 %v274_V_7_load, i24 %v274_V_8_load, i24 %v274_V_9_load, i24 %v274_V_10_load, i24 %v274_V_11_load, i4 %select_ln374_1

]]></Node>
<StgValue><ssdm name="v241_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:56 %v271_V_load = load i10 %v271_V_addr

]]></Node>
<StgValue><ssdm name="v271_V_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:57 %v271_V_1_load = load i10 %v271_V_1_addr

]]></Node>
<StgValue><ssdm name="v271_V_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:58 %v271_V_2_load = load i10 %v271_V_2_addr

]]></Node>
<StgValue><ssdm name="v271_V_2_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:59 %v271_V_3_load = load i10 %v271_V_3_addr

]]></Node>
<StgValue><ssdm name="v271_V_3_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:60 %v271_V_4_load = load i10 %v271_V_4_addr

]]></Node>
<StgValue><ssdm name="v271_V_4_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:61 %v271_V_5_load = load i10 %v271_V_5_addr

]]></Node>
<StgValue><ssdm name="v271_V_5_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:62 %v271_V_6_load = load i10 %v271_V_6_addr

]]></Node>
<StgValue><ssdm name="v271_V_6_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:63 %v271_V_7_load = load i10 %v271_V_7_addr

]]></Node>
<StgValue><ssdm name="v271_V_7_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:64 %v271_V_8_load = load i10 %v271_V_8_addr

]]></Node>
<StgValue><ssdm name="v271_V_8_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:65 %v271_V_9_load = load i10 %v271_V_9_addr

]]></Node>
<StgValue><ssdm name="v271_V_9_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:66 %v271_V_10_load = load i10 %v271_V_10_addr

]]></Node>
<StgValue><ssdm name="v271_V_10_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="10">
<![CDATA[
for.inc15.i302:67 %v271_V_11_load = load i10 %v271_V_11_addr

]]></Node>
<StgValue><ssdm name="v271_V_11_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="4">
<![CDATA[
for.inc15.i302:68 %v242_V = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %v271_V_load, i24 %v271_V_1_load, i24 %v271_V_2_load, i24 %v271_V_3_load, i24 %v271_V_4_load, i24 %v271_V_5_load, i24 %v271_V_6_load, i24 %v271_V_7_load, i24 %v271_V_8_load, i24 %v271_V_9_load, i24 %v271_V_10_load, i24 %v271_V_11_load, i4 %select_ln374_1

]]></Node>
<StgValue><ssdm name="v242_V"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i302:124 %store_ln375 = store i4 %select_ln374_1, i4 %i16

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="24">
<![CDATA[
for.inc15.i302:69 %sext_ln859 = sext i24 %v241_V

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="24">
<![CDATA[
for.inc15.i302:70 %sext_ln859_2 = sext i24 %v242_V

]]></Node>
<StgValue><ssdm name="sext_ln859_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc15.i302:71 %v245 = add i25 %sext_ln859_2, i25 %sext_ln859

]]></Node>
<StgValue><ssdm name="v245"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.inc15.i302:73 %p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %v245, i32 24

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc15.i302:72 %icmp_ln1136 = icmp_eq  i25 %v245, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln1136"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc15.i302:74 %tmp_V = sub i25 0, i25 %v245

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc15.i302:75 %tmp_V_616 = select i1 %p_Result_66, i25 %tmp_V, i25 %v245

]]></Node>
<StgValue><ssdm name="tmp_V_616"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i302:76 %p_Result_s = partselect i25 @llvm.part.select.i25, i25 %tmp_V_616, i32 24, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="25">
<![CDATA[
for.inc15.i302:77 %p_Result_67 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i25, i1 1, i25 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="26">
<![CDATA[
for.inc15.i302:78 %sext_ln1244 = sext i26 %p_Result_67

]]></Node>
<StgValue><ssdm name="sext_ln1244"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc15.i302:79 %l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i302:80 %sub_ln1145 = sub i32 25, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln1145"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="32">
<![CDATA[
for.inc15.i302:81 %trunc_ln1145 = trunc i32 %sub_ln1145

]]></Node>
<StgValue><ssdm name="trunc_ln1145"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32">
<![CDATA[
for.inc15.i302:85 %trunc_ln1148 = trunc i32 %sub_ln1145

]]></Node>
<StgValue><ssdm name="trunc_ln1148"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
for.inc15.i302:113 %trunc_ln1144 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln1144"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i302:82 %lsb_index = add i32 %sub_ln1145, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i302:83 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc15.i302:84 %icmp_ln1147 = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1147"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc15.i302:86 %sub_ln1148 = sub i5 18, i5 %trunc_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="5">
<![CDATA[
for.inc15.i302:87 %zext_ln1148 = zext i5 %sub_ln1148

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc15.i302:88 %lshr_ln1148 = lshr i25 33554431, i25 %zext_ln1148

]]></Node>
<StgValue><ssdm name="lshr_ln1148"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc15.i302:89 %p_Result_62 = and i25 %tmp_V_616, i25 %lshr_ln1148

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc15.i302:90 %icmp_ln1148 = icmp_ne  i25 %p_Result_62, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln1148"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc15.i302:91 %a = and i1 %icmp_ln1147, i1 %icmp_ln1148

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc15.i302:92 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc15.i302:93 %xor_ln1150 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1150"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc15.i302:94 %add_ln1150 = add i25 %trunc_ln1145, i25 33554408

]]></Node>
<StgValue><ssdm name="add_ln1150"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc15.i302:95 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i25, i25 %tmp_V_616, i25 %add_ln1150

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc15.i302:96 %and_ln1150 = and i1 %p_Result_63, i1 %xor_ln1150

]]></Node>
<StgValue><ssdm name="and_ln1150"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc15.i302:97 %or_ln1150 = or i1 %and_ln1150, i1 %a

]]></Node>
<StgValue><ssdm name="or_ln1150"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc15.i302:98 %or_ln1150_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150

]]></Node>
<StgValue><ssdm name="or_ln1150_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i302:100 %icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1159"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="25">
<![CDATA[
for.inc15.i302:99 %zext_ln1158 = zext i25 %tmp_V_616

]]></Node>
<StgValue><ssdm name="zext_ln1158"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i302:101 %add_ln1159 = add i32 %sub_ln1145, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1159"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
for.inc15.i302:102 %zext_ln1159 = zext i32 %add_ln1159

]]></Node>
<StgValue><ssdm name="zext_ln1159"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.i302:103 %lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159

]]></Node>
<StgValue><ssdm name="lshr_ln1159"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
for.inc15.i302:104 %zext_ln1160 = zext i32 %l

]]></Node>
<StgValue><ssdm name="zext_ln1160"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.i302:105 %shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160

]]></Node>
<StgValue><ssdm name="shl_ln1160"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:106 %m_14 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="2">
<![CDATA[
for.inc15.i302:107 %zext_ln1162 = zext i2 %or_ln1150_2

]]></Node>
<StgValue><ssdm name="zext_ln1162"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.i302:108 %m_15 = add i64 %m_14, i64 %zext_ln1162

]]></Node>
<StgValue><ssdm name="m_15"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i302:109 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_15, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc15.i302:111 %p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_15, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="63">
<![CDATA[
for.inc15.i302:110 %zext_ln1163 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln1163"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc15.i302:112 %select_ln1144 = select i1 %p_Result_64, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1144"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i302:114 %sub_ln1165 = sub i8 9, i8 %trunc_ln1144

]]></Node>
<StgValue><ssdm name="sub_ln1165"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i302:115 %add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144

]]></Node>
<StgValue><ssdm name="add_ln1170"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc15.i302:116 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_66, i8 %add_ln1170

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc15.i302:117 %p_Result_68 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_1, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
for.inc15.i302:118 %LD = trunc i64 %p_Result_68

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
for.inc15.i302:119 %bitcast_ln810 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln810"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc15.i302:120 %v246 = select i1 %icmp_ln1136, i32 0, i32 %bitcast_ln810

]]></Node>
<StgValue><ssdm name="v246"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0">
<![CDATA[
_Z10Res_layer1PA768_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_PA768_f.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i302:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i16_l_j12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.i302:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc15.i302:8 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln374_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc15.i302:9 %tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln374_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="12">
<![CDATA[
for.inc15.i302:10 %zext_ln383 = zext i12 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln383"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc15.i302:11 %sub_ln383 = sub i14 %tmp_s, i14 %zext_ln383

]]></Node>
<StgValue><ssdm name="sub_ln383"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="10">
<![CDATA[
for.inc15.i302:13 %zext_ln383_1 = zext i10 %select_ln374

]]></Node>
<StgValue><ssdm name="zext_ln383_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc15.i302:14 %add_ln383 = add i14 %sub_ln383, i14 %zext_ln383_1

]]></Node>
<StgValue><ssdm name="add_ln383"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="14">
<![CDATA[
for.inc15.i302:15 %zext_ln383_2 = zext i14 %add_ln383

]]></Node>
<StgValue><ssdm name="zext_ln383_2"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i302:16 %v275_addr = getelementptr i32 %v275, i64 0, i64 %zext_ln383_2

]]></Node>
<StgValue><ssdm name="v275_addr"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15.i302:17 %specpipeline_ln376 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln376"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i302:18 %specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln375"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc15.i302:121 %store_ln383 = store i32 %v246, i14 %v275_addr

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i302:126 %br_ln375 = br void %for.body4.i243

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
