<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_cdc_data_sync_gf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_cdc_data_sync_gf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_cdc_data_sync_gf')">dti_cdc_data_sync_gf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.53</td>
<td class="s10 cl rt"><a href="mod2776.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2776.html#Toggle" > 50.59</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249580"  onclick="showContent('inst_tag_249580')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249580_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_7.html#inst_tag_249580_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249580_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249581"  onclick="showContent('inst_tag_249581')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249581_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_8.html#inst_tag_249581_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249581_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249599"  onclick="showContent('inst_tag_249599')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249599_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_9.html#inst_tag_249599_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249599_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249656"  onclick="showContent('inst_tag_249656')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249656_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_15.html#inst_tag_249656_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249656_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249713"  onclick="showContent('inst_tag_249713')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249713_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_21.html#inst_tag_249713_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249713_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249770"  onclick="showContent('inst_tag_249770')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249770_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_26.html#inst_tag_249770_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249770_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249515"  onclick="showContent('inst_tag_249515')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249515_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_1.html#inst_tag_249515_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249515_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249517"  onclick="showContent('inst_tag_249517')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249517_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_1.html#inst_tag_249517_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249517_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249522"  onclick="showContent('inst_tag_249522')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249522_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_2.html#inst_tag_249522_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249522_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249547"  onclick="showContent('inst_tag_249547')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_4.html#inst_tag_249547_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249578"  onclick="showContent('inst_tag_249578')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249578_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_7.html#inst_tag_249578_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249578_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249549"  onclick="showContent('inst_tag_249549')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 69.20</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_4.html#inst_tag_249549_Toggle" >  7.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249550"  onclick="showContent('inst_tag_249550')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 69.20</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249550_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2776_4.html#inst_tag_249550_Toggle" >  7.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249550_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249527"  onclick="showContent('inst_tag_249527')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249527_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_2.html#inst_tag_249527_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249527_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249558"  onclick="showContent('inst_tag_249558')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249558_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_5.html#inst_tag_249558_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249558_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249533"  onclick="showContent('inst_tag_249533')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249533_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_3.html#inst_tag_249533_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249533_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249564"  onclick="showContent('inst_tag_249564')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249564_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_6.html#inst_tag_249564_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249564_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249595"  onclick="showContent('inst_tag_249595')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249595_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_9.html#inst_tag_249595_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249595_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249598"  onclick="showContent('inst_tag_249598')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249598_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_9.html#inst_tag_249598_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249598_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249607"  onclick="showContent('inst_tag_249607')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249607_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_10.html#inst_tag_249607_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249607_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249620"  onclick="showContent('inst_tag_249620')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249620_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_11.html#inst_tag_249620_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249620_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249623"  onclick="showContent('inst_tag_249623')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249623_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_12.html#inst_tag_249623_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249623_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249633"  onclick="showContent('inst_tag_249633')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_13.html#inst_tag_249633_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249639"  onclick="showContent('inst_tag_249639')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249639_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_13.html#inst_tag_249639_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249639_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249652"  onclick="showContent('inst_tag_249652')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249652_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_15.html#inst_tag_249652_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249652_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249655"  onclick="showContent('inst_tag_249655')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249655_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_15.html#inst_tag_249655_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249655_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249664"  onclick="showContent('inst_tag_249664')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249664_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_16.html#inst_tag_249664_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249664_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249677"  onclick="showContent('inst_tag_249677')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249677_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_17.html#inst_tag_249677_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249677_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249680"  onclick="showContent('inst_tag_249680')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249680_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_17.html#inst_tag_249680_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249680_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249690"  onclick="showContent('inst_tag_249690')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249690_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_18.html#inst_tag_249690_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249690_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249696"  onclick="showContent('inst_tag_249696')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249696_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_19.html#inst_tag_249696_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249696_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249709"  onclick="showContent('inst_tag_249709')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249709_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_20.html#inst_tag_249709_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249709_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249712"  onclick="showContent('inst_tag_249712')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249712_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_21.html#inst_tag_249712_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249712_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249721"  onclick="showContent('inst_tag_249721')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249721_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_22.html#inst_tag_249721_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249721_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249734"  onclick="showContent('inst_tag_249734')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249734_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_23.html#inst_tag_249734_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249734_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249737"  onclick="showContent('inst_tag_249737')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249737_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_23.html#inst_tag_249737_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249737_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249747"  onclick="showContent('inst_tag_249747')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249747_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_24.html#inst_tag_249747_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249747_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249753"  onclick="showContent('inst_tag_249753')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249753_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_25.html#inst_tag_249753_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249753_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249766"  onclick="showContent('inst_tag_249766')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249766_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_26.html#inst_tag_249766_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249766_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249769"  onclick="showContent('inst_tag_249769')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249769_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_26.html#inst_tag_249769_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249769_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249778"  onclick="showContent('inst_tag_249778')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249778_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_27.html#inst_tag_249778_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249778_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249791"  onclick="showContent('inst_tag_249791')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249791_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_29.html#inst_tag_249791_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249791_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249794"  onclick="showContent('inst_tag_249794')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249794_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_29.html#inst_tag_249794_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249794_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249804"  onclick="showContent('inst_tag_249804')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249804_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_30.html#inst_tag_249804_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249804_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249810"  onclick="showContent('inst_tag_249810')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249810_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_30.html#inst_tag_249810_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249810_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249551"  onclick="showContent('inst_tag_249551')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 72.04</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_5.html#inst_tag_249551_Toggle" > 16.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249582"  onclick="showContent('inst_tag_249582')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 72.04</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249582_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_8.html#inst_tag_249582_Toggle" > 16.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249582_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249588"  onclick="showContent('inst_tag_249588')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249588_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_8.html#inst_tag_249588_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249588_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249645"  onclick="showContent('inst_tag_249645')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249645_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_14.html#inst_tag_249645_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249645_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249702"  onclick="showContent('inst_tag_249702')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249702_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_20.html#inst_tag_249702_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249702_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249759"  onclick="showContent('inst_tag_249759')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249759_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_25.html#inst_tag_249759_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249759_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249532"  onclick="showContent('inst_tag_249532')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249532_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_3.html#inst_tag_249532_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249532_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249563"  onclick="showContent('inst_tag_249563')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249563_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2776_6.html#inst_tag_249563_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249563_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249535"  onclick="showContent('inst_tag_249535')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249535_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_3.html#inst_tag_249535_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249535_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249544"  onclick="showContent('inst_tag_249544')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249544_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_4.html#inst_tag_249544_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249544_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249566"  onclick="showContent('inst_tag_249566')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249566_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_6.html#inst_tag_249566_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249566_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249575"  onclick="showContent('inst_tag_249575')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249575_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_7.html#inst_tag_249575_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249575_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249590"  onclick="showContent('inst_tag_249590')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249590_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_8.html#inst_tag_249590_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249590_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249647"  onclick="showContent('inst_tag_249647')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249647_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_14.html#inst_tag_249647_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249647_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249704"  onclick="showContent('inst_tag_249704')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249704_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_20.html#inst_tag_249704_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249704_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249761"  onclick="showContent('inst_tag_249761')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249761_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_26.html#inst_tag_249761_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249761_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249526"  onclick="showContent('inst_tag_249526')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249526_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_2.html#inst_tag_249526_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249526_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249528"  onclick="showContent('inst_tag_249528')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249528_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_2.html#inst_tag_249528_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249528_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249557"  onclick="showContent('inst_tag_249557')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249557_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_5.html#inst_tag_249557_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249557_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249559"  onclick="showContent('inst_tag_249559')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249559_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_5.html#inst_tag_249559_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249559_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249628"  onclick="showContent('inst_tag_249628')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249628_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_12.html#inst_tag_249628_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249628_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249629"  onclick="showContent('inst_tag_249629')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_12.html#inst_tag_249629_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249685"  onclick="showContent('inst_tag_249685')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249685_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_18.html#inst_tag_249685_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249685_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249686"  onclick="showContent('inst_tag_249686')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249686_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_18.html#inst_tag_249686_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249686_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249742"  onclick="showContent('inst_tag_249742')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249742_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_24.html#inst_tag_249742_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249742_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249743"  onclick="showContent('inst_tag_249743')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249743_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_24.html#inst_tag_249743_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249743_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249799"  onclick="showContent('inst_tag_249799')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249799_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_29.html#inst_tag_249799_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249799_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249800"  onclick="showContent('inst_tag_249800')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 75.56</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249800_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_29.html#inst_tag_249800_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249800_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249818"  onclick="showContent('inst_tag_249818')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249818_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_31.html#inst_tag_249818_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249818_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249820"  onclick="showContent('inst_tag_249820')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249820_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_31.html#inst_tag_249820_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249820_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249822"  onclick="showContent('inst_tag_249822')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249822_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_32.html#inst_tag_249822_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249822_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249824"  onclick="showContent('inst_tag_249824')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249824_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_32.html#inst_tag_249824_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249824_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249834"  onclick="showContent('inst_tag_249834')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249834_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_33.html#inst_tag_249834_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249834_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249836"  onclick="showContent('inst_tag_249836')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249836_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_33.html#inst_tag_249836_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249836_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249870"  onclick="showContent('inst_tag_249870')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249870_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_36.html#inst_tag_249870_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249872"  onclick="showContent('inst_tag_249872')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249872_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_37.html#inst_tag_249872_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249882"  onclick="showContent('inst_tag_249882')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249882_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_38.html#inst_tag_249882_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249884"  onclick="showContent('inst_tag_249884')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249884_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_38.html#inst_tag_249884_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249884_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249890"  onclick="showContent('inst_tag_249890')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_38.html#inst_tag_249890_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249892"  onclick="showContent('inst_tag_249892')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249892_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_39.html#inst_tag_249892_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249892_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249894"  onclick="showContent('inst_tag_249894')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249894_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_39.html#inst_tag_249894_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249894_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249896"  onclick="showContent('inst_tag_249896')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249896_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_39.html#inst_tag_249896_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249896_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249906"  onclick="showContent('inst_tag_249906')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249906_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_40.html#inst_tag_249906_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249906_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249908"  onclick="showContent('inst_tag_249908')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249908_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_40.html#inst_tag_249908_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249908_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249529"  onclick="showContent('inst_tag_249529')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249529_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_2.html#inst_tag_249529_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249529_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249530"  onclick="showContent('inst_tag_249530')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249530_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_2.html#inst_tag_249530_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249530_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249531"  onclick="showContent('inst_tag_249531')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249531_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_3.html#inst_tag_249531_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249531_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249560"  onclick="showContent('inst_tag_249560')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249560_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_5.html#inst_tag_249560_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249560_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249561"  onclick="showContent('inst_tag_249561')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249561_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_6.html#inst_tag_249561_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249561_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249562"  onclick="showContent('inst_tag_249562')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249562_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2776_6.html#inst_tag_249562_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249562_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249610"  onclick="showContent('inst_tag_249610')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249610_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_10.html#inst_tag_249610_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249610_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249637"  onclick="showContent('inst_tag_249637')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249637_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_13.html#inst_tag_249637_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249637_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249667"  onclick="showContent('inst_tag_249667')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249667_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_16.html#inst_tag_249667_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249667_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249694"  onclick="showContent('inst_tag_249694')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249694_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_19.html#inst_tag_249694_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249694_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249724"  onclick="showContent('inst_tag_249724')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249724_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_22.html#inst_tag_249724_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249724_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249751"  onclick="showContent('inst_tag_249751')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249751_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_25.html#inst_tag_249751_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249751_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249781"  onclick="showContent('inst_tag_249781')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249781_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_28.html#inst_tag_249781_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249781_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249808"  onclick="showContent('inst_tag_249808')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249808_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_30.html#inst_tag_249808_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249808_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249541"  onclick="showContent('inst_tag_249541')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_4.html#inst_tag_249541_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249541_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249572"  onclick="showContent('inst_tag_249572')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249572_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_7.html#inst_tag_249572_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249572_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249616"  onclick="showContent('inst_tag_249616')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249616_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_11.html#inst_tag_249616_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249616_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249673"  onclick="showContent('inst_tag_249673')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249673_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_17.html#inst_tag_249673_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249673_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249730"  onclick="showContent('inst_tag_249730')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249730_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_22.html#inst_tag_249730_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249730_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249787"  onclick="showContent('inst_tag_249787')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249787_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2776_28.html#inst_tag_249787_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249787_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249516"  onclick="showContent('inst_tag_249516')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249516_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_1.html#inst_tag_249516_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249516_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249518"  onclick="showContent('inst_tag_249518')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249518_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_1.html#inst_tag_249518_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249518_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249548"  onclick="showContent('inst_tag_249548')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_4.html#inst_tag_249548_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249579"  onclick="showContent('inst_tag_249579')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249579_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_7.html#inst_tag_249579_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249579_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249719"  onclick="showContent('inst_tag_249719')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249719_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_21.html#inst_tag_249719_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249719_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249776"  onclick="showContent('inst_tag_249776')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249776_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_27.html#inst_tag_249776_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249776_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249514"  onclick="showContent('inst_tag_249514')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></td>
<td class="s8 cl rt"> 81.48</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249514_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_1.html#inst_tag_249514_Toggle" > 44.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249514_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249602"  onclick="showContent('inst_tag_249602')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249602_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_10.html#inst_tag_249602_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249602_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249659"  onclick="showContent('inst_tag_249659')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249659_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_15.html#inst_tag_249659_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249659_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249716"  onclick="showContent('inst_tag_249716')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249716_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_21.html#inst_tag_249716_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249716_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249773"  onclick="showContent('inst_tag_249773')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249773_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_27.html#inst_tag_249773_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249773_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249635"  onclick="showContent('inst_tag_249635')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249635_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_13.html#inst_tag_249635_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249635_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249692"  onclick="showContent('inst_tag_249692')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249692_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_19.html#inst_tag_249692_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249692_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249749"  onclick="showContent('inst_tag_249749')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249749_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_24.html#inst_tag_249749_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249749_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249806"  onclick="showContent('inst_tag_249806')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249806_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2776_30.html#inst_tag_249806_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249806_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249509"  onclick="showContent('inst_tag_249509')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></td>
<td class="s8 cl rt"> 85.71</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249509_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2776_0.html#inst_tag_249509_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249509_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249519"  onclick="showContent('inst_tag_249519')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></td>
<td class="s8 cl rt"> 85.71</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249519_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2776_1.html#inst_tag_249519_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249519_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249503"  onclick="showContent('inst_tag_249503')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249503_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_0.html#inst_tag_249503_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249503_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249504"  onclick="showContent('inst_tag_249504')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249504_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_0.html#inst_tag_249504_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249504_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249508"  onclick="showContent('inst_tag_249508')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249508_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_0.html#inst_tag_249508_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249508_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249511"  onclick="showContent('inst_tag_249511')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dqs2ck_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249511_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_1.html#inst_tag_249511_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249511_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249512"  onclick="showContent('inst_tag_249512')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249512_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_1.html#inst_tag_249512_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249512_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249513"  onclick="showContent('inst_tag_249513')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249513_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_1.html#inst_tag_249513_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249513_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249521"  onclick="showContent('inst_tag_249521')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249521_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_2.html#inst_tag_249521_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249521_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249525"  onclick="showContent('inst_tag_249525')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249525_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_2.html#inst_tag_249525_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249525_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249534"  onclick="showContent('inst_tag_249534')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249534_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_3.html#inst_tag_249534_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249534_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249540"  onclick="showContent('inst_tag_249540')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_3.html#inst_tag_249540_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249540_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249543"  onclick="showContent('inst_tag_249543')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249543_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_4.html#inst_tag_249543_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249543_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249545"  onclick="showContent('inst_tag_249545')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249545_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_4.html#inst_tag_249545_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249545_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249546"  onclick="showContent('inst_tag_249546')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_4.html#inst_tag_249546_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249553"  onclick="showContent('inst_tag_249553')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_5.html#inst_tag_249553_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249554"  onclick="showContent('inst_tag_249554')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249554_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_5.html#inst_tag_249554_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249554_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249556"  onclick="showContent('inst_tag_249556')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249556_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_5.html#inst_tag_249556_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249556_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249565"  onclick="showContent('inst_tag_249565')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249565_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_6.html#inst_tag_249565_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249565_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249571"  onclick="showContent('inst_tag_249571')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249571_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_7.html#inst_tag_249571_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249571_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249574"  onclick="showContent('inst_tag_249574')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249574_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_7.html#inst_tag_249574_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249574_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249576"  onclick="showContent('inst_tag_249576')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249576_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_7.html#inst_tag_249576_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249576_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249577"  onclick="showContent('inst_tag_249577')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249577_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_7.html#inst_tag_249577_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249577_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249584"  onclick="showContent('inst_tag_249584')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249584_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_8.html#inst_tag_249584_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249584_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249585"  onclick="showContent('inst_tag_249585')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249585_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_8.html#inst_tag_249585_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249585_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249586"  onclick="showContent('inst_tag_249586')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249586_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_8.html#inst_tag_249586_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249586_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249587"  onclick="showContent('inst_tag_249587')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249587_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_8.html#inst_tag_249587_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249587_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249594"  onclick="showContent('inst_tag_249594')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249594_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_9.html#inst_tag_249594_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249594_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249601"  onclick="showContent('inst_tag_249601')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249601_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_10.html#inst_tag_249601_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249601_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249604"  onclick="showContent('inst_tag_249604')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249604_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_10.html#inst_tag_249604_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249604_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249606"  onclick="showContent('inst_tag_249606')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249606_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_10.html#inst_tag_249606_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249606_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249608"  onclick="showContent('inst_tag_249608')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249608_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_10.html#inst_tag_249608_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249608_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249609"  onclick="showContent('inst_tag_249609')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249609_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_10.html#inst_tag_249609_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249609_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249617"  onclick="showContent('inst_tag_249617')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249617_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_11.html#inst_tag_249617_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249617_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249618"  onclick="showContent('inst_tag_249618')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249618_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_11.html#inst_tag_249618_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249618_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249619"  onclick="showContent('inst_tag_249619')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249619_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_11.html#inst_tag_249619_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249619_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249621"  onclick="showContent('inst_tag_249621')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249621_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_12.html#inst_tag_249621_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249621_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249622"  onclick="showContent('inst_tag_249622')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249622_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_12.html#inst_tag_249622_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249622_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249625"  onclick="showContent('inst_tag_249625')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249625_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_12.html#inst_tag_249625_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249625_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249626"  onclick="showContent('inst_tag_249626')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249626_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_12.html#inst_tag_249626_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249626_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249632"  onclick="showContent('inst_tag_249632')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_13.html#inst_tag_249632_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249638"  onclick="showContent('inst_tag_249638')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249638_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_13.html#inst_tag_249638_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249638_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249641"  onclick="showContent('inst_tag_249641')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249641_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_14.html#inst_tag_249641_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249641_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249642"  onclick="showContent('inst_tag_249642')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249642_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_14.html#inst_tag_249642_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249642_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249643"  onclick="showContent('inst_tag_249643')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249643_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_14.html#inst_tag_249643_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249643_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249644"  onclick="showContent('inst_tag_249644')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249644_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_14.html#inst_tag_249644_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249644_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249651"  onclick="showContent('inst_tag_249651')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249651_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_15.html#inst_tag_249651_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249651_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249658"  onclick="showContent('inst_tag_249658')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249658_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_15.html#inst_tag_249658_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249658_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249661"  onclick="showContent('inst_tag_249661')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249661_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_16.html#inst_tag_249661_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249661_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249663"  onclick="showContent('inst_tag_249663')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249663_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_16.html#inst_tag_249663_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249663_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249665"  onclick="showContent('inst_tag_249665')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249665_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_16.html#inst_tag_249665_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249665_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249666"  onclick="showContent('inst_tag_249666')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249666_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_16.html#inst_tag_249666_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249666_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249674"  onclick="showContent('inst_tag_249674')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249674_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_17.html#inst_tag_249674_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249674_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249675"  onclick="showContent('inst_tag_249675')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249675_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_17.html#inst_tag_249675_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249675_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249676"  onclick="showContent('inst_tag_249676')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249676_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_17.html#inst_tag_249676_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249676_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249678"  onclick="showContent('inst_tag_249678')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249678_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_17.html#inst_tag_249678_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249678_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249679"  onclick="showContent('inst_tag_249679')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249679_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_17.html#inst_tag_249679_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249679_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249682"  onclick="showContent('inst_tag_249682')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249682_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_18.html#inst_tag_249682_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249682_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249683"  onclick="showContent('inst_tag_249683')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249683_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_18.html#inst_tag_249683_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249683_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249689"  onclick="showContent('inst_tag_249689')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249689_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_18.html#inst_tag_249689_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249689_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249695"  onclick="showContent('inst_tag_249695')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249695_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_19.html#inst_tag_249695_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249695_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249698"  onclick="showContent('inst_tag_249698')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249698_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_19.html#inst_tag_249698_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249698_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249699"  onclick="showContent('inst_tag_249699')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249699_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_19.html#inst_tag_249699_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249699_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249700"  onclick="showContent('inst_tag_249700')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249700_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_19.html#inst_tag_249700_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249700_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249701"  onclick="showContent('inst_tag_249701')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249701_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_20.html#inst_tag_249701_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249701_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249708"  onclick="showContent('inst_tag_249708')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249708_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_20.html#inst_tag_249708_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249708_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249715"  onclick="showContent('inst_tag_249715')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249715_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_21.html#inst_tag_249715_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249715_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249718"  onclick="showContent('inst_tag_249718')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249718_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_21.html#inst_tag_249718_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249718_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249720"  onclick="showContent('inst_tag_249720')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249720_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_21.html#inst_tag_249720_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249720_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249722"  onclick="showContent('inst_tag_249722')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249722_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_22.html#inst_tag_249722_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249722_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249723"  onclick="showContent('inst_tag_249723')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249723_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_22.html#inst_tag_249723_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249723_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249731"  onclick="showContent('inst_tag_249731')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249731_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_23.html#inst_tag_249731_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249731_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249732"  onclick="showContent('inst_tag_249732')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249732_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_23.html#inst_tag_249732_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249732_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249733"  onclick="showContent('inst_tag_249733')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249733_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_23.html#inst_tag_249733_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249733_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249735"  onclick="showContent('inst_tag_249735')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249735_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_23.html#inst_tag_249735_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249735_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249736"  onclick="showContent('inst_tag_249736')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249736_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_23.html#inst_tag_249736_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249736_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249739"  onclick="showContent('inst_tag_249739')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249739_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_23.html#inst_tag_249739_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249739_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249740"  onclick="showContent('inst_tag_249740')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249740_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_23.html#inst_tag_249740_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249740_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249746"  onclick="showContent('inst_tag_249746')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249746_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_24.html#inst_tag_249746_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249746_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249752"  onclick="showContent('inst_tag_249752')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249752_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_25.html#inst_tag_249752_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249752_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249755"  onclick="showContent('inst_tag_249755')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249755_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_25.html#inst_tag_249755_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249755_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249756"  onclick="showContent('inst_tag_249756')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249756_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_25.html#inst_tag_249756_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249756_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249757"  onclick="showContent('inst_tag_249757')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249757_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_25.html#inst_tag_249757_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249757_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249758"  onclick="showContent('inst_tag_249758')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249758_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_25.html#inst_tag_249758_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249758_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249765"  onclick="showContent('inst_tag_249765')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249765_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_26.html#inst_tag_249765_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249765_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249772"  onclick="showContent('inst_tag_249772')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249772_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_27.html#inst_tag_249772_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249772_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249775"  onclick="showContent('inst_tag_249775')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249775_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_27.html#inst_tag_249775_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249775_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249777"  onclick="showContent('inst_tag_249777')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249777_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_27.html#inst_tag_249777_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249777_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249779"  onclick="showContent('inst_tag_249779')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249779_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_27.html#inst_tag_249779_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249779_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249780"  onclick="showContent('inst_tag_249780')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249780_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_27.html#inst_tag_249780_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249780_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249788"  onclick="showContent('inst_tag_249788')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249788_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_28.html#inst_tag_249788_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249788_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249789"  onclick="showContent('inst_tag_249789')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249789_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_28.html#inst_tag_249789_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249789_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249790"  onclick="showContent('inst_tag_249790')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249790_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_28.html#inst_tag_249790_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249790_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249792"  onclick="showContent('inst_tag_249792')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249792_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_29.html#inst_tag_249792_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249792_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249793"  onclick="showContent('inst_tag_249793')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249793_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_29.html#inst_tag_249793_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249793_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249796"  onclick="showContent('inst_tag_249796')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249796_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_29.html#inst_tag_249796_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249796_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249797"  onclick="showContent('inst_tag_249797')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249797_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_29.html#inst_tag_249797_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249797_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249803"  onclick="showContent('inst_tag_249803')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249803_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_30.html#inst_tag_249803_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249803_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249809"  onclick="showContent('inst_tag_249809')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249809_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_30.html#inst_tag_249809_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249809_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249812"  onclick="showContent('inst_tag_249812')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249812_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_31.html#inst_tag_249812_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249812_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249813"  onclick="showContent('inst_tag_249813')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249813_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_31.html#inst_tag_249813_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249813_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249815"  onclick="showContent('inst_tag_249815')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249815_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_31.html#inst_tag_249815_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249815_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249819"  onclick="showContent('inst_tag_249819')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249819_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_31.html#inst_tag_249819_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249819_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249823"  onclick="showContent('inst_tag_249823')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249823_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_32.html#inst_tag_249823_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249823_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249827"  onclick="showContent('inst_tag_249827')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249827_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_32.html#inst_tag_249827_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249827_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249831"  onclick="showContent('inst_tag_249831')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249831_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_33.html#inst_tag_249831_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249831_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249835"  onclick="showContent('inst_tag_249835')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249835_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_33.html#inst_tag_249835_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249835_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249839"  onclick="showContent('inst_tag_249839')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249839_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_33.html#inst_tag_249839_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249839_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249843"  onclick="showContent('inst_tag_249843')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249843_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_34.html#inst_tag_249843_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249843_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249847"  onclick="showContent('inst_tag_249847')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249847_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_34.html#inst_tag_249847_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249847_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249851"  onclick="showContent('inst_tag_249851')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249851_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_35.html#inst_tag_249851_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249851_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249855"  onclick="showContent('inst_tag_249855')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249855_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_35.html#inst_tag_249855_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249859"  onclick="showContent('inst_tag_249859')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249859_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_35.html#inst_tag_249859_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249867"  onclick="showContent('inst_tag_249867')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249867_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_36.html#inst_tag_249867_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249867_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249871"  onclick="showContent('inst_tag_249871')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249871_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_37.html#inst_tag_249871_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249875"  onclick="showContent('inst_tag_249875')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249875_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_37.html#inst_tag_249875_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249879"  onclick="showContent('inst_tag_249879')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249879_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_37.html#inst_tag_249879_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249883"  onclick="showContent('inst_tag_249883')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249883_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_38.html#inst_tag_249883_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249883_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249887"  onclick="showContent('inst_tag_249887')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249887_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_38.html#inst_tag_249887_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249887_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249891"  onclick="showContent('inst_tag_249891')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249891_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_39.html#inst_tag_249891_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249891_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249895"  onclick="showContent('inst_tag_249895')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249895_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_39.html#inst_tag_249895_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249895_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249899"  onclick="showContent('inst_tag_249899')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249899_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_39.html#inst_tag_249899_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249899_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249903"  onclick="showContent('inst_tag_249903')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249903_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_40.html#inst_tag_249903_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249903_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249907"  onclick="showContent('inst_tag_249907')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249907_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_40.html#inst_tag_249907_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249907_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_41.html#inst_tag_249911"  onclick="showContent('inst_tag_249911')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249911_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_41.html#inst_tag_249911_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249911_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_41.html#inst_tag_249915"  onclick="showContent('inst_tag_249915')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249915_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_41.html#inst_tag_249915_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249539"  onclick="showContent('inst_tag_249539')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249539_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_3.html#inst_tag_249539_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249570"  onclick="showContent('inst_tag_249570')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249570_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_6.html#inst_tag_249570_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249570_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249614"  onclick="showContent('inst_tag_249614')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249614_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_11.html#inst_tag_249614_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249614_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249671"  onclick="showContent('inst_tag_249671')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249671_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_17.html#inst_tag_249671_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249671_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249728"  onclick="showContent('inst_tag_249728')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249728_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_22.html#inst_tag_249728_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249728_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249785"  onclick="showContent('inst_tag_249785')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249785_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2776_28.html#inst_tag_249785_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249785_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249510"  onclick="showContent('inst_tag_249510')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249510_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2776_0.html#inst_tag_249510_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249510_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249605"  onclick="showContent('inst_tag_249605')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249605_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2776_10.html#inst_tag_249605_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249605_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249627"  onclick="showContent('inst_tag_249627')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249627_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2776_12.html#inst_tag_249627_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249627_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249662"  onclick="showContent('inst_tag_249662')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249662_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2776_16.html#inst_tag_249662_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249662_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249684"  onclick="showContent('inst_tag_249684')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249684_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2776_18.html#inst_tag_249684_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249684_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249741"  onclick="showContent('inst_tag_249741')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249741_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2776_24.html#inst_tag_249741_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249741_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249798"  onclick="showContent('inst_tag_249798')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249798_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2776_29.html#inst_tag_249798_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249798_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249506"  onclick="showContent('inst_tag_249506')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249506_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_0.html#inst_tag_249506_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249506_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249507"  onclick="showContent('inst_tag_249507')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249507_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_0.html#inst_tag_249507_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249507_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249523"  onclick="showContent('inst_tag_249523')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249523_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_2.html#inst_tag_249523_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249523_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_2.html#inst_tag_249524"  onclick="showContent('inst_tag_249524')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249524_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_2.html#inst_tag_249524_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_2.html#inst_tag_249524_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249536"  onclick="showContent('inst_tag_249536')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249536_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_3.html#inst_tag_249536_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249536_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_4.html#inst_tag_249542"  onclick="showContent('inst_tag_249542')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249542_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_4.html#inst_tag_249542_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_4.html#inst_tag_249542_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249552"  onclick="showContent('inst_tag_249552')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_5.html#inst_tag_249552_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_5.html#inst_tag_249555"  onclick="showContent('inst_tag_249555')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_5.html#inst_tag_249555_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_5.html#inst_tag_249555_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249567"  onclick="showContent('inst_tag_249567')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249567_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_6.html#inst_tag_249567_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249567_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_7.html#inst_tag_249573"  onclick="showContent('inst_tag_249573')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249573_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_7.html#inst_tag_249573_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_7.html#inst_tag_249573_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249583"  onclick="showContent('inst_tag_249583')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249583_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_8.html#inst_tag_249583_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249583_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249591"  onclick="showContent('inst_tag_249591')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249591_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_9.html#inst_tag_249591_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249591_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249600"  onclick="showContent('inst_tag_249600')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249600_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_9.html#inst_tag_249600_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249600_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_10.html#inst_tag_249603"  onclick="showContent('inst_tag_249603')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249603_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_10.html#inst_tag_249603_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_10.html#inst_tag_249603_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249611"  onclick="showContent('inst_tag_249611')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249611_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_11.html#inst_tag_249611_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249611_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249615"  onclick="showContent('inst_tag_249615')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_11.html#inst_tag_249615_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249624"  onclick="showContent('inst_tag_249624')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_12.html#inst_tag_249624_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249636"  onclick="showContent('inst_tag_249636')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249636_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_13.html#inst_tag_249636_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249636_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249640"  onclick="showContent('inst_tag_249640')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249640_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_13.html#inst_tag_249640_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249640_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249648"  onclick="showContent('inst_tag_249648')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249648_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_14.html#inst_tag_249648_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249648_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249657"  onclick="showContent('inst_tag_249657')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249657_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_15.html#inst_tag_249657_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249657_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249660"  onclick="showContent('inst_tag_249660')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249660_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_15.html#inst_tag_249660_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249660_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249668"  onclick="showContent('inst_tag_249668')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249668_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_16.html#inst_tag_249668_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249668_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_17.html#inst_tag_249672"  onclick="showContent('inst_tag_249672')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249672_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_17.html#inst_tag_249672_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_17.html#inst_tag_249672_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249681"  onclick="showContent('inst_tag_249681')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249681_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_18.html#inst_tag_249681_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249681_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249693"  onclick="showContent('inst_tag_249693')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249693_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_19.html#inst_tag_249693_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249693_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249697"  onclick="showContent('inst_tag_249697')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249697_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_19.html#inst_tag_249697_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249697_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249705"  onclick="showContent('inst_tag_249705')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249705_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_20.html#inst_tag_249705_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249705_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249714"  onclick="showContent('inst_tag_249714')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249714_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_21.html#inst_tag_249714_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249714_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249717"  onclick="showContent('inst_tag_249717')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249717_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_21.html#inst_tag_249717_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249717_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249725"  onclick="showContent('inst_tag_249725')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249725_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_22.html#inst_tag_249725_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249725_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249729"  onclick="showContent('inst_tag_249729')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249729_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_22.html#inst_tag_249729_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249729_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_23.html#inst_tag_249738"  onclick="showContent('inst_tag_249738')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249738_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_23.html#inst_tag_249738_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_23.html#inst_tag_249738_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249750"  onclick="showContent('inst_tag_249750')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249750_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_24.html#inst_tag_249750_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249750_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249754"  onclick="showContent('inst_tag_249754')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249754_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_25.html#inst_tag_249754_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249754_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249762"  onclick="showContent('inst_tag_249762')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249762_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_26.html#inst_tag_249762_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249762_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249771"  onclick="showContent('inst_tag_249771')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249771_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_27.html#inst_tag_249771_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249771_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_27.html#inst_tag_249774"  onclick="showContent('inst_tag_249774')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249774_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_27.html#inst_tag_249774_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_27.html#inst_tag_249774_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249782"  onclick="showContent('inst_tag_249782')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249782_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_28.html#inst_tag_249782_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249782_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249786"  onclick="showContent('inst_tag_249786')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249786_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_28.html#inst_tag_249786_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249786_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_29.html#inst_tag_249795"  onclick="showContent('inst_tag_249795')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249795_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_29.html#inst_tag_249795_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_29.html#inst_tag_249795_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249807"  onclick="showContent('inst_tag_249807')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249807_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_30.html#inst_tag_249807_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249807_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249811"  onclick="showContent('inst_tag_249811')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249811_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_31.html#inst_tag_249811_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249811_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249821"  onclick="showContent('inst_tag_249821')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249821_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_32.html#inst_tag_249821_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249821_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249825"  onclick="showContent('inst_tag_249825')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249825_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_32.html#inst_tag_249825_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249825_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249837"  onclick="showContent('inst_tag_249837')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249837_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_33.html#inst_tag_249837_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249837_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249873"  onclick="showContent('inst_tag_249873')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249873_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_37.html#inst_tag_249873_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249885"  onclick="showContent('inst_tag_249885')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249885_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_38.html#inst_tag_249885_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249885_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249893"  onclick="showContent('inst_tag_249893')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249893_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_39.html#inst_tag_249893_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249893_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249897"  onclick="showContent('inst_tag_249897')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249897_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_39.html#inst_tag_249897_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249897_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249909"  onclick="showContent('inst_tag_249909')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249909_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_40.html#inst_tag_249909_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249909_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249597"  onclick="showContent('inst_tag_249597')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249597_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_9.html#inst_tag_249597_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249597_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249654"  onclick="showContent('inst_tag_249654')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249654_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_15.html#inst_tag_249654_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249654_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_21.html#inst_tag_249711"  onclick="showContent('inst_tag_249711')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249711_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_21.html#inst_tag_249711_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_21.html#inst_tag_249711_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249768"  onclick="showContent('inst_tag_249768')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249768_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_26.html#inst_tag_249768_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249768_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249593"  onclick="showContent('inst_tag_249593')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249593_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_9.html#inst_tag_249593_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249593_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249631"  onclick="showContent('inst_tag_249631')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_13.html#inst_tag_249631_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249650"  onclick="showContent('inst_tag_249650')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249650_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_14.html#inst_tag_249650_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249650_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249688"  onclick="showContent('inst_tag_249688')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249688_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_18.html#inst_tag_249688_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249688_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249707"  onclick="showContent('inst_tag_249707')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249707_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_20.html#inst_tag_249707_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249707_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249745"  onclick="showContent('inst_tag_249745')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249745_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_24.html#inst_tag_249745_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249745_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249764"  onclick="showContent('inst_tag_249764')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249764_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_26.html#inst_tag_249764_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249764_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249802"  onclick="showContent('inst_tag_249802')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249802_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2776_30.html#inst_tag_249802_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249802_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249505"  onclick="showContent('inst_tag_249505')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249505_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2776_0.html#inst_tag_249505_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249505_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249501"  onclick="showContent('inst_tag_249501')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249501_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249501_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249501_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_0.html#inst_tag_249502"  onclick="showContent('inst_tag_249502')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249502_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249502_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_0.html#inst_tag_249502_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_1.html#inst_tag_249520"  onclick="showContent('inst_tag_249520')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249520_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249520_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_1.html#inst_tag_249520_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249537"  onclick="showContent('inst_tag_249537')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249537_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249537_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249537_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_3.html#inst_tag_249538"  onclick="showContent('inst_tag_249538')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249538_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249538_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_3.html#inst_tag_249538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249568"  onclick="showContent('inst_tag_249568')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249568_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249568_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249568_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_6.html#inst_tag_249569"  onclick="showContent('inst_tag_249569')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249569_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249569_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_6.html#inst_tag_249569_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_8.html#inst_tag_249589"  onclick="showContent('inst_tag_249589')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249589_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249589_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_8.html#inst_tag_249589_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249592"  onclick="showContent('inst_tag_249592')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249592_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249592_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249592_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_9.html#inst_tag_249596"  onclick="showContent('inst_tag_249596')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249596_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249596_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_9.html#inst_tag_249596_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249612"  onclick="showContent('inst_tag_249612')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249612_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249612_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249612_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_11.html#inst_tag_249613"  onclick="showContent('inst_tag_249613')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249613_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249613_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_11.html#inst_tag_249613_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_12.html#inst_tag_249630"  onclick="showContent('inst_tag_249630')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249630_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_12.html#inst_tag_249630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_13.html#inst_tag_249634"  onclick="showContent('inst_tag_249634')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249634_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_13.html#inst_tag_249634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249646"  onclick="showContent('inst_tag_249646')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249646_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249646_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249646_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_14.html#inst_tag_249649"  onclick="showContent('inst_tag_249649')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249649_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249649_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_14.html#inst_tag_249649_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_15.html#inst_tag_249653"  onclick="showContent('inst_tag_249653')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249653_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249653_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_15.html#inst_tag_249653_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249669"  onclick="showContent('inst_tag_249669')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249669_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249669_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249669_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_16.html#inst_tag_249670"  onclick="showContent('inst_tag_249670')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249670_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249670_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_16.html#inst_tag_249670_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_18.html#inst_tag_249687"  onclick="showContent('inst_tag_249687')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249687_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249687_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_18.html#inst_tag_249687_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_19.html#inst_tag_249691"  onclick="showContent('inst_tag_249691')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249691_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249691_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_19.html#inst_tag_249691_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249703"  onclick="showContent('inst_tag_249703')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249703_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249703_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249703_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249706"  onclick="showContent('inst_tag_249706')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249706_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249706_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249706_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_20.html#inst_tag_249710"  onclick="showContent('inst_tag_249710')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249710_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249710_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_20.html#inst_tag_249710_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249726"  onclick="showContent('inst_tag_249726')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249726_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249726_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249726_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_22.html#inst_tag_249727"  onclick="showContent('inst_tag_249727')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249727_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249727_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_22.html#inst_tag_249727_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249744"  onclick="showContent('inst_tag_249744')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249744_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249744_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249744_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_24.html#inst_tag_249748"  onclick="showContent('inst_tag_249748')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249748_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249748_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_24.html#inst_tag_249748_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_25.html#inst_tag_249760"  onclick="showContent('inst_tag_249760')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249760_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249760_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_25.html#inst_tag_249760_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249763"  onclick="showContent('inst_tag_249763')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249763_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249763_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249763_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_26.html#inst_tag_249767"  onclick="showContent('inst_tag_249767')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249767_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249767_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_26.html#inst_tag_249767_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249783"  onclick="showContent('inst_tag_249783')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249783_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249783_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249783_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_28.html#inst_tag_249784"  onclick="showContent('inst_tag_249784')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249784_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249784_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_28.html#inst_tag_249784_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249801"  onclick="showContent('inst_tag_249801')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249801_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249801_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249801_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_30.html#inst_tag_249805"  onclick="showContent('inst_tag_249805')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249805_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249805_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_30.html#inst_tag_249805_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249814"  onclick="showContent('inst_tag_249814')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249814_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249814_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249814_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249816"  onclick="showContent('inst_tag_249816')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249816_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249816_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249816_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_31.html#inst_tag_249817"  onclick="showContent('inst_tag_249817')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249817_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249817_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_31.html#inst_tag_249817_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249826"  onclick="showContent('inst_tag_249826')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249826_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249826_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249826_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249828"  onclick="showContent('inst_tag_249828')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249828_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249828_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249828_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249829"  onclick="showContent('inst_tag_249829')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249829_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249829_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249829_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_32.html#inst_tag_249830"  onclick="showContent('inst_tag_249830')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249830_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249830_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_32.html#inst_tag_249830_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249832"  onclick="showContent('inst_tag_249832')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249832_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249832_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249832_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249833"  onclick="showContent('inst_tag_249833')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249833_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249833_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249833_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249838"  onclick="showContent('inst_tag_249838')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249838_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249838_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249838_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_33.html#inst_tag_249840"  onclick="showContent('inst_tag_249840')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249840_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249840_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_33.html#inst_tag_249840_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249841"  onclick="showContent('inst_tag_249841')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249841_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249841_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249841_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249842"  onclick="showContent('inst_tag_249842')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249842_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249842_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249842_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249844"  onclick="showContent('inst_tag_249844')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249844_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249844_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249844_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249845"  onclick="showContent('inst_tag_249845')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249845_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249845_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249845_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249846"  onclick="showContent('inst_tag_249846')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249846_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249846_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249846_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249848"  onclick="showContent('inst_tag_249848')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249848_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249848_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249848_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249849"  onclick="showContent('inst_tag_249849')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249849_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_34.html#inst_tag_249850"  onclick="showContent('inst_tag_249850')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249850_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249850_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_34.html#inst_tag_249850_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249852"  onclick="showContent('inst_tag_249852')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249852_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249852_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249853"  onclick="showContent('inst_tag_249853')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249853_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249853_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249854"  onclick="showContent('inst_tag_249854')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249854_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249854_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249856"  onclick="showContent('inst_tag_249856')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249856_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249856_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249857"  onclick="showContent('inst_tag_249857')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249857_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249857_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249858"  onclick="showContent('inst_tag_249858')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249858_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249858_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_35.html#inst_tag_249860"  onclick="showContent('inst_tag_249860')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249860_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249860_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_35.html#inst_tag_249860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249861"  onclick="showContent('inst_tag_249861')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249861_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249861_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249862"  onclick="showContent('inst_tag_249862')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249862_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249862_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249863"  onclick="showContent('inst_tag_249863')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249863_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249863_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249863_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249864"  onclick="showContent('inst_tag_249864')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249864_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249864_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249864_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249865"  onclick="showContent('inst_tag_249865')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249865_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249865_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249866"  onclick="showContent('inst_tag_249866')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249866_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249866_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249868"  onclick="showContent('inst_tag_249868')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249868_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249868_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_36.html#inst_tag_249869"  onclick="showContent('inst_tag_249869')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249869_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249869_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_36.html#inst_tag_249869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249874"  onclick="showContent('inst_tag_249874')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249874_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249874_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249876"  onclick="showContent('inst_tag_249876')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249876_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249876_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249877"  onclick="showContent('inst_tag_249877')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249877_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249877_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249878"  onclick="showContent('inst_tag_249878')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249878_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249878_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_37.html#inst_tag_249880"  onclick="showContent('inst_tag_249880')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249880_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249880_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_37.html#inst_tag_249880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249881"  onclick="showContent('inst_tag_249881')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249881_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249881_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249886"  onclick="showContent('inst_tag_249886')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249886_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249886_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249886_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249888"  onclick="showContent('inst_tag_249888')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249888_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249888_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249888_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_38.html#inst_tag_249889"  onclick="showContent('inst_tag_249889')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249889_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249889_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_38.html#inst_tag_249889_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249898"  onclick="showContent('inst_tag_249898')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249898_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249898_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249898_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_39.html#inst_tag_249900"  onclick="showContent('inst_tag_249900')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249900_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249900_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_39.html#inst_tag_249900_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249901"  onclick="showContent('inst_tag_249901')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249901_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249901_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249901_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249902"  onclick="showContent('inst_tag_249902')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249902_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249902_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249902_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249904"  onclick="showContent('inst_tag_249904')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249904_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249904_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249904_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249905"  onclick="showContent('inst_tag_249905')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249905_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249905_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249905_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_40.html#inst_tag_249910"  onclick="showContent('inst_tag_249910')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249910_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249910_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_40.html#inst_tag_249910_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_41.html#inst_tag_249912"  onclick="showContent('inst_tag_249912')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249912_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249912_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249912_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_41.html#inst_tag_249913"  onclick="showContent('inst_tag_249913')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249913_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249913_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249913_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_41.html#inst_tag_249914"  onclick="showContent('inst_tag_249914')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249914_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249914_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_41.html#inst_tag_249916"  onclick="showContent('inst_tag_249916')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249916_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249916_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2776_41.html#inst_tag_249917"  onclick="showContent('inst_tag_249917')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249917_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249917_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2776_41.html#inst_tag_249917_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_cdc_data_sync_gf'>
<a name="Line"></a>
Line Coverage for Module : <a name="450690191"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="592355757"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=30,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249515_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249517_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249522_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996168587"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=7,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249529_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249530_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249531_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249560_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249561_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249562_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249588_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249645_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249702_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249759_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="209195911"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=3,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 81.48</td>
<td class="s4 cl rt"> 44.44</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249514_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249539_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249570_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249610_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249614_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249667_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249671_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249724_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249728_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249781_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249785_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1102682249"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=5,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249541_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249572_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249616_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249673_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249730_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249787_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">10</td>
<td class="rt">38.46 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">10</td>
<td class="rt">38.46 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="944545452"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=84,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.20</td>
<td class="s0 cl rt">  7.60</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249549_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.20</td>
<td class="s0 cl rt">  7.60</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249550_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249580_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249581_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">342</td>
<td class="rt">26</td>
<td class="rt">7.60  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">3</td>
<td class="rt">1.75  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">342</td>
<td class="rt">26</td>
<td class="rt">7.60  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">3</td>
<td class="rt">1.75  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="684290427"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=1,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249501_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249502_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249503_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249504_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249505_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249506_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249507_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249508_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249511_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dqs2ck_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249512_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249513_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249520_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249521_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249523_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249524_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249525_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249534_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249536_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249537_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249538_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249540_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249542_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249543_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249545_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249546_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249552_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249553_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249554_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249555_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249556_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249565_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249567_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249568_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249569_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249571_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249573_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249574_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249576_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249577_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249583_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249584_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249585_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249586_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249587_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249589_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249591_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249592_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249594_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249596_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249600_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249601_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249603_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249604_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249606_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249608_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249609_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249611_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249612_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249613_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249615_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249617_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249618_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249619_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249621_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249622_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249624_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249625_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249626_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249632_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249634_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249636_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249638_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249640_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249641_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249642_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249643_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249644_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249646_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249648_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249649_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249651_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249653_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249657_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249658_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249660_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249661_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249663_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249665_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249666_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249668_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249669_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249670_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249672_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249674_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249675_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249676_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249678_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249679_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249681_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249682_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249683_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249689_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249691_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249693_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249695_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249697_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249698_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249699_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249700_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249701_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249703_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249705_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249706_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249708_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249710_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249714_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249715_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249717_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249718_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249720_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249722_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249723_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249725_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249726_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249727_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249729_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249731_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249732_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249733_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249735_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249736_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249738_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249739_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249740_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249746_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249748_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249750_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249752_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249754_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249755_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249756_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249757_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249758_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249760_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249762_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249763_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249765_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249767_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249771_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249772_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249774_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249775_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249777_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249779_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249780_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249782_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249783_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249784_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249786_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249788_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249789_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_28.html#inst_tag_249790_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249792_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249793_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249795_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249796_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249797_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249803_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249805_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249807_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249809_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249811_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249812_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249813_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249815_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249817_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249819_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249821_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249823_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249825_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249827_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249829_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249831_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249833_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249835_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249837_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249839_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249841_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249843_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249845_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249847_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249849_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249851_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249853_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249855_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249857_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249859_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249861_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249863_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249865_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249867_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249869_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249871_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249873_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249875_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249877_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249879_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249881_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249883_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249885_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249887_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249889_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249891_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249893_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249895_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249897_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249899_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249901_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249903_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249905_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249907_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249909_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_41.html#inst_tag_249911_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_41.html#inst_tag_249913_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2776_41.html#inst_tag_249915_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_41.html#inst_tag_249917_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="598058230"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=6,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249535_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249544_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249566_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249575_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249590_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249602_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249628_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249629_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249637_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249647_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249659_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249685_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249686_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249694_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249704_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249716_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249742_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249743_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249751_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249761_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249773_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249799_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.56</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249800_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249808_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">18</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">18</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1924263987"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=14,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249526_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249528_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.04</td>
<td class="s1 cl rt"> 16.13</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249551_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249557_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249559_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.04</td>
<td class="s1 cl rt"> 16.13</td>
</tr></table>
<span class=inst><a href="mod2776_8.html#inst_tag_249582_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="295428108"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=8,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249533_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249564_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249595_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249598_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249607_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_11.html#inst_tag_249620_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249623_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249630_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249633_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249635_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249639_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249652_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249655_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249664_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249677_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_17.html#inst_tag_249680_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249687_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249690_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249692_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_19.html#inst_tag_249696_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249709_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249712_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_22.html#inst_tag_249721_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249734_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_23.html#inst_tag_249737_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249744_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249747_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249749_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_25.html#inst_tag_249753_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249766_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249769_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249778_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249791_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249794_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249801_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249804_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249806_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249810_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1798636453"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=133,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod2776_2.html#inst_tag_249527_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod2776_5.html#inst_tag_249558_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1405312371"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=9,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249597_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249654_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249711_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249768_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">34</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">34</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="231540938"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=28,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod2776_3.html#inst_tag_249532_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod2776_6.html#inst_tag_249563_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="669962830"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=24,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249547_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249578_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1838031790"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=64,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249593_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2776_9.html#inst_tag_249599_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_13.html#inst_tag_249631_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_14.html#inst_tag_249650_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2776_15.html#inst_tag_249656_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249688_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_20.html#inst_tag_249707_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249713_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249745_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249764_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2776_26.html#inst_tag_249770_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod2776_30.html#inst_tag_249802_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">230</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">230</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[14:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[22:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[30:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[38:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[62:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[14:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[22:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[30:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[38:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[62:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1909936390"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=2,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249509_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2776_0.html#inst_tag_249510_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249516_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249518_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod2776_1.html#inst_tag_249519_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2776_4.html#inst_tag_249548_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2776_7.html#inst_tag_249579_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2776_10.html#inst_tag_249605_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2776_12.html#inst_tag_249627_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2776_16.html#inst_tag_249662_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2776_18.html#inst_tag_249684_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2776_21.html#inst_tag_249719_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2776_24.html#inst_tag_249741_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2776_27.html#inst_tag_249776_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2776_29.html#inst_tag_249798_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1491544568"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=4,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249814_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249816_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249818_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_31.html#inst_tag_249820_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249822_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249824_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249826_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249828_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_32.html#inst_tag_249830_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249832_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249834_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249836_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249838_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_33.html#inst_tag_249840_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249842_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249844_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249846_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249848_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_34.html#inst_tag_249850_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249852_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249854_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249856_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249858_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_35.html#inst_tag_249860_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249862_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249864_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249866_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249868_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_36.html#inst_tag_249870_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249872_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249874_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249876_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249878_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_37.html#inst_tag_249880_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249882_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249884_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249886_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249888_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_38.html#inst_tag_249890_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249892_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249894_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249896_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249898_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_39.html#inst_tag_249900_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249902_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249904_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249906_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249908_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_40.html#inst_tag_249910_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_41.html#inst_tag_249912_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_41.html#inst_tag_249914_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2776_41.html#inst_tag_249916_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="450690191"></a>
<a href="mod2776.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
