<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FreeNOS: ARM</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FreeNOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ARM<div class="ingroups"><a class="el" href="group__lib.html">lib</a> &raquo; <a class="el" href="group__libarch.html">libarch</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ARM architecture specific code such as caching, virtual memory and exception/interrupt handling.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ARM:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__libarch__arm.png" border="0" alt="" usemap="#group____libarch____arm"/>
<map name="group____libarch____arm" id="group____libarch____arm">
<area shape="rect" id="node1" href="group__kernel__intel.html" title="Intel architecture specific kernel code such as context switching and bootup code. " alt="" coords="279,5,325,32"/>
<area shape="rect" id="node2" href="group__libarch__intel.html" title="Intel architecture specific code such as multiprocessor, virtual memory and exception/interrupt handl..." alt="" coords="279,73,325,100"/>
<area shape="rect" id="node5" href="group__kernel__arm.html" title="ARM architecture specific kernel code such as context switching and bootup code. " alt="" coords="276,141,328,168"/>
<area shape="rect" id="node4" href="group__libarch.html" title="The architectures library provides code for specific processor architectures. " alt="" coords="5,73,65,100"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceArch"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArch.html">Arch</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMCacheV6.html">ARMCacheV6</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv6 cache management implementation.  <a href="classARMCacheV6.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMCacheV7.html">ARMCacheV7</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv7 cache management implementation.  <a href="classARMCacheV7.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMControl.html">ARMControl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM System Control Coprocessor (CP15).  <a href="classARMControl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUState.html">CPUState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains all the CPU registers.  <a href="structCPUState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMCore.html">ARMCore</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class representing an ARM processor core.  <a href="classARMCore.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMFirstTable.html">ARMFirstTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM first level page table.  <a href="classARMFirstTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMInterrupt.html">ARMInterrupt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM interrupt controller.  <a href="classARMInterrupt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMIO.html">ARMIO</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input/Output operations specific to the ARM architecture.  <a href="classARMIO.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMMap.html">ARMMap</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceMemory.html">Memory</a> mapping for the kernel and user processes on the ARM architecture.  <a href="classARMMap.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMPaging.html">ARMPaging</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM virtual memory implementation.  <a href="classARMPaging.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMSecondTable.html">ARMSecondTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM second level page table implementation.  <a href="classARMSecondTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classARMTimer.html">ARMTimer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Generic <a class="el" href="classTimer.html" title="Represents a configurable timer device. ">Timer</a>.  <a href="classARMTimer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad40cbce85ce7899cd0c75161402e38c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gad40cbce85ce7899cd0c75161402e38c1">IRQ_REG</a>(state)&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gad40cbce85ce7899cd0c75161402e38c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the IRQ number from <a class="el" href="structCPUState.html" title="Contains all the CPU registers. ">CPUState</a>.  <a href="#gad40cbce85ce7899cd0c75161402e38c1">More...</a><br /></td></tr>
<tr class="separator:gad40cbce85ce7899cd0c75161402e38c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6191f7abcaf52be025455e13b96e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga3c6191f7abcaf52be025455e13b96e30">IRQ</a>(vector)&#160;&#160;&#160;(vector)</td></tr>
<tr class="memdesc:ga3c6191f7abcaf52be025455e13b96e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remap interrupt vector (unused for ARM)  <a href="#ga3c6191f7abcaf52be025455e13b96e30">More...</a><br /></td></tr>
<tr class="separator:ga3c6191f7abcaf52be025455e13b96e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d74732ac1b7517eb0c772b84ccaedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gaf1d74732ac1b7517eb0c772b84ccaedd">mrc</a>(coproc,  opcode1,  opcode2,  reg,  subReg)</td></tr>
<tr class="memdesc:gaf1d74732ac1b7517eb0c772b84ccaedd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move to ARM from CoProcessor (MRC).  <a href="#gaf1d74732ac1b7517eb0c772b84ccaedd">More...</a><br /></td></tr>
<tr class="separator:gaf1d74732ac1b7517eb0c772b84ccaedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabebd1097b75a3d379debe771b49630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">mcr</a>(coproc,  opcode1,  opcode2,  reg,  subReg,  value)</td></tr>
<tr class="memdesc:gafabebd1097b75a3d379debe771b49630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move to CoProcessor from ARM (MCR).  <a href="#gafabebd1097b75a3d379debe771b49630">More...</a><br /></td></tr>
<tr class="separator:gafabebd1097b75a3d379debe771b49630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad060f38270c92e2b84405583ff27fdcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gad060f38270c92e2b84405583ff27fdcf">mrrc</a>(coproc,  opcode1,  CRm)</td></tr>
<tr class="memdesc:gad060f38270c92e2b84405583ff27fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">64-bit move to ARM from CoProcessor (MRC).  <a href="#gad060f38270c92e2b84405583ff27fdcf">More...</a><br /></td></tr>
<tr class="separator:gad060f38270c92e2b84405583ff27fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2e332345f17b4fa39a063031d5fbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga4e2e332345f17b4fa39a063031d5fbd6">mcrr</a>(coproc,  opcode1,  CRm,  value)</td></tr>
<tr class="memdesc:ga4e2e332345f17b4fa39a063031d5fbd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">64-bit move to CoProcessor from ARM (MCR).  <a href="#ga4e2e332345f17b4fa39a063031d5fbd6">More...</a><br /></td></tr>
<tr class="separator:ga4e2e332345f17b4fa39a063031d5fbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e29f78a2469efba5f91a41da6ac4c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga5e29f78a2469efba5f91a41da6ac4c2b">timestamp</a>()&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5e29f78a2469efba5f91a41da6ac4c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the CPU's timestamp counter.  <a href="#ga5e29f78a2469efba5f91a41da6ac4c2b">More...</a><br /></td></tr>
<tr class="separator:ga5e29f78a2469efba5f91a41da6ac4c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457a67952196f5789ccbbc41f51bee63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga457a67952196f5789ccbbc41f51bee63">cpu_reboot</a>()</td></tr>
<tr class="memdesc:ga457a67952196f5789ccbbc41f51bee63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot the system.  <a href="#ga457a67952196f5789ccbbc41f51bee63">More...</a><br /></td></tr>
<tr class="separator:ga457a67952196f5789ccbbc41f51bee63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ef8e3c92758fa816e387be789caa2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga98ef8e3c92758fa816e387be789caa2a">cpu_shutdown</a>()</td></tr>
<tr class="memdesc:ga98ef8e3c92758fa816e387be789caa2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shutdown the machine via ACPI.  <a href="#ga98ef8e3c92758fa816e387be789caa2a">More...</a><br /></td></tr>
<tr class="separator:ga98ef8e3c92758fa816e387be789caa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e1b35bd6cbaf15cc0d33631acac076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga89e1b35bd6cbaf15cc0d33631acac076">idle</a>()&#160;&#160;&#160;asm volatile (&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga89e1b35bd6cbaf15cc0d33631acac076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Puts the CPU in a lower power consuming state.  <a href="#ga89e1b35bd6cbaf15cc0d33631acac076">More...</a><br /></td></tr>
<tr class="separator:ga89e1b35bd6cbaf15cc0d33631acac076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf01980e37820d0a11095029285d493d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gabf01980e37820d0a11095029285d493d">tlb_invalidate</a>(page)</td></tr>
<tr class="separator:gabf01980e37820d0a11095029285d493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b15f413e50d80a954c7dee6a3208863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga8b15f413e50d80a954c7dee6a3208863">ARM_INTR_VECTAB_SIZE</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="memdesc:ga8b15f413e50d80a954c7dee6a3208863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the ARM exception vector table in bytes.  <a href="#ga8b15f413e50d80a954c7dee6a3208863">More...</a><br /></td></tr>
<tr class="separator:ga8b15f413e50d80a954c7dee6a3208863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc90fc72d7a70c8b811d78336e60bc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gabc90fc72d7a70c8b811d78336e60bc6f">GTIMER_PHYS_1_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gabc90fc72d7a70c8b811d78336e60bc6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PhysicalTimer1, IRQ number.  <a href="#gabc90fc72d7a70c8b811d78336e60bc6f">More...</a><br /></td></tr>
<tr class="separator:gabc90fc72d7a70c8b811d78336e60bc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0c9096ed590f14b0a713ca0595c9fd63"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a> ()</td></tr>
<tr class="memdesc:ga0c9096ed590f14b0a713ca0595c9fd63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush the entire Translation Lookaside Buffer.  <a href="#ga0c9096ed590f14b0a713ca0595c9fd63">More...</a><br /></td></tr>
<tr class="separator:ga0c9096ed590f14b0a713ca0595c9fd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac792885e51fe530656ba26b76741a8b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gac792885e51fe530656ba26b76741a8b5">dmb</a> ()</td></tr>
<tr class="memdesc:gac792885e51fe530656ba26b76741a8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data <a class="el" href="namespaceMemory.html">Memory</a> Barrier.  <a href="#gac792885e51fe530656ba26b76741a8b5">More...</a><br /></td></tr>
<tr class="separator:gac792885e51fe530656ba26b76741a8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89596467a58726132500429f17e28f8e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">dsb</a> ()</td></tr>
<tr class="memdesc:ga89596467a58726132500429f17e28f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Synchronisation Barrier.  <a href="#ga89596467a58726132500429f17e28f8e">More...</a><br /></td></tr>
<tr class="separator:ga89596467a58726132500429f17e28f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eba99ff73d51e209ec4334a7b111a0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga5eba99ff73d51e209ec4334a7b111a0c">flushPrefetchBuffer</a> ()</td></tr>
<tr class="memdesc:ga5eba99ff73d51e209ec4334a7b111a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush Prefetch Buffer.  <a href="#ga5eba99ff73d51e209ec4334a7b111a0c">More...</a><br /></td></tr>
<tr class="separator:ga5eba99ff73d51e209ec4334a7b111a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7977246fb5cd6d8ce8eec8d67aed7bf3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga7977246fb5cd6d8ce8eec8d67aed7bf3">flushBranchPrediction</a> ()</td></tr>
<tr class="memdesc:ga7977246fb5cd6d8ce8eec8d67aed7bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush branch prediction.  <a href="#ga7977246fb5cd6d8ce8eec8d67aed7bf3">More...</a><br /></td></tr>
<tr class="separator:ga7977246fb5cd6d8ce8eec8d67aed7bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d551f3ef9c6508623db573e3e1c8ed0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a> ()</td></tr>
<tr class="memdesc:ga1d551f3ef9c6508623db573e3e1c8ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Synchronisation Barrier (ARMv7 and above)  <a href="#ga1d551f3ef9c6508623db573e3e1c8ed0">More...</a><br /></td></tr>
<tr class="separator:ga1d551f3ef9c6508623db573e3e1c8ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71ef97f69f79d049f0c533485ec93ef"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structCPUState.html">CPUState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gaa71ef97f69f79d049f0c533485ec93ef">ALIGN</a> (4) <a class="el" href="structCPUState.html">CPUState</a></td></tr>
<tr class="memdesc:gaa71ef97f69f79d049f0c533485ec93ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains all the CPU registers.  <a href="#gaa71ef97f69f79d049f0c533485ec93ef">More...</a><br /></td></tr>
<tr class="separator:gaa71ef97f69f79d049f0c533485ec93ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gacbc1e4b29befbde1455ff23642d39060"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classARMCore.html">ARMCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gacbc1e4b29befbde1455ff23642d39060">ALIGN</a></td></tr>
<tr class="separator:gacbc1e4b29befbde1455ff23642d39060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gab62ca27d0a6a531f35842a6e3a94b454">CPU_LITTLE_ENDIAN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab62ca27d0a6a531f35842a6e3a94b454"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM CPU Constants.  <a href="#gab62ca27d0a6a531f35842a6e3a94b454">More...</a><br /></td></tr>
<tr class="separator:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c70ccf71cc9a2b8bd39c85675760ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gac4c70ccf71cc9a2b8bd39c85675760ae">USR_MODE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gac4c70ccf71cc9a2b8bd39c85675760ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Program Status Register (CPSR)  <a href="#gac4c70ccf71cc9a2b8bd39c85675760ae">More...</a><br /></td></tr>
<tr class="separator:gac4c70ccf71cc9a2b8bd39c85675760ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015e07338bc15a48ad76695362eea25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga015e07338bc15a48ad76695362eea25f">IRQ_MODE</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga015e07338bc15a48ad76695362eea25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53b2deac028f5b71d1cdddda17c4ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gad53b2deac028f5b71d1cdddda17c4ea0">FIQ_MODE</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gad53b2deac028f5b71d1cdddda17c4ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312ff1d5550cc17c9907a153b04e0efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga312ff1d5550cc17c9907a153b04e0efa">SVC_MODE</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga312ff1d5550cc17c9907a153b04e0efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f290cd91ad5ba6e3e183306fd9a0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga71f290cd91ad5ba6e3e183306fd9a0cb">ABT_MODE</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga71f290cd91ad5ba6e3e183306fd9a0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050eda1514ebd401d55cd61d2f7f78d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga050eda1514ebd401d55cd61d2f7f78d7">UND_MODE</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga050eda1514ebd401d55cd61d2f7f78d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62d91253c85a3dff6a838244f460f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gae62d91253c85a3dff6a838244f460f70">SYS_MODE</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gae62d91253c85a3dff6a838244f460f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551e7752c79eb8cdf721efa7b680ad99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga551e7752c79eb8cdf721efa7b680ad99">HYP_MODE</a>&#160;&#160;&#160;0x1a</td></tr>
<tr class="separator:ga551e7752c79eb8cdf721efa7b680ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2b187200eec47c5fc32655e296783d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gaba2b187200eec47c5fc32655e296783d">MODE_MASK</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:gaba2b187200eec47c5fc32655e296783d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ce65b4d15875b60fc42953ccc048cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga32ce65b4d15875b60fc42953ccc048cb">IRQ_BIT</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga32ce65b4d15875b60fc42953ccc048cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a734766f9b2e2a59ac9d2ff892bdb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga1a734766f9b2e2a59ac9d2ff892bdb64">FIQ_BIT</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga1a734766f9b2e2a59ac9d2ff892bdb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0548fffeb8dc1a5f159a2fcf5d149cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga0548fffeb8dc1a5f159a2fcf5d149cfb">ASYNC_ABORT_BIT</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga0548fffeb8dc1a5f159a2fcf5d149cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df44a029e4f40216a0f9baa2c99025f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga7df44a029e4f40216a0f9baa2c99025f">ELR</a>&#160;&#160;&#160;.long 0xe12ef30e</td></tr>
<tr class="memdesc:ga7df44a029e4f40216a0f9baa2c99025f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Model-Specific Instructions.  <a href="#ga7df44a029e4f40216a0f9baa2c99025f">More...</a><br /></td></tr>
<tr class="separator:ga7df44a029e4f40216a0f9baa2c99025f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f7d32abe0967b4ca01c8fd9f587080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga27f7d32abe0967b4ca01c8fd9f587080">ERET</a>&#160;&#160;&#160;.long 0xe160006e</td></tr>
<tr class="memdesc:ga27f7d32abe0967b4ca01c8fd9f587080"><td class="mdescLeft">&#160;</td><td class="mdescRight">eret  <a href="#ga27f7d32abe0967b4ca01c8fd9f587080">More...</a><br /></td></tr>
<tr class="separator:ga27f7d32abe0967b4ca01c8fd9f587080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab0f5ef194d7ed0467560bcdc110588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gaaab0f5ef194d7ed0467560bcdc110588">PAGESHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaaab0f5ef194d7ed0467560bcdc110588"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM <a class="el" href="namespaceMemory.html">Memory</a> Constants.  <a href="#gaaab0f5ef194d7ed0467560bcdc110588">More...</a><br /></td></tr>
<tr class="separator:gaaab0f5ef194d7ed0467560bcdc110588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20abcf23b33503624286b7df3cfc40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gaa20abcf23b33503624286b7df3cfc40f">DIRSHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaa20abcf23b33503624286b7df3cfc40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page table bit shift.  <a href="#gaa20abcf23b33503624286b7df3cfc40f">More...</a><br /></td></tr>
<tr class="separator:gaa20abcf23b33503624286b7df3cfc40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519adc2af3ba06a8f0548b6690050a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="memdesc:ga519adc2af3ba06a8f0548b6690050a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM uses 4K pages.  <a href="#ga519adc2af3ba06a8f0548b6690050a89">More...</a><br /></td></tr>
<tr class="separator:ga519adc2af3ba06a8f0548b6690050a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b7107742781daf445721156e5bc4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga43b7107742781daf445721156e5bc4cd">PAGEDIR_MAX</a>&#160;&#160;&#160;4096</td></tr>
<tr class="memdesc:ga43b7107742781daf445721156e5bc4cd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceNumber.html">Number</a> of entries in the first-level page table.  <a href="#ga43b7107742781daf445721156e5bc4cd">More...</a><br /></td></tr>
<tr class="separator:ga43b7107742781daf445721156e5bc4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa0d63f933896657630d6f355c8544c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga3aa0d63f933896657630d6f355c8544c">PAGEDIR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__libarch__intel.html#ga43b7107742781daf445721156e5bc4cd">PAGEDIR_MAX</a> * sizeof(<a class="el" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>))</td></tr>
<tr class="separator:ga3aa0d63f933896657630d6f355c8544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5027b63698da6ff98cbac8890809f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gaec5027b63698da6ff98cbac8890809f8">PAGETAB_MAX</a>&#160;&#160;&#160;256</td></tr>
<tr class="memdesc:gaec5027b63698da6ff98cbac8890809f8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceNumber.html">Number</a> of entries in a second-level page table.  <a href="#gaec5027b63698da6ff98cbac8890809f8">More...</a><br /></td></tr>
<tr class="separator:gaec5027b63698da6ff98cbac8890809f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf17d1d1aec775eb2326a238fb97e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gabdf17d1d1aec775eb2326a238fb97e15">PAGETAB_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__libarch__intel.html#gaec5027b63698da6ff98cbac8890809f8">PAGETAB_MAX</a> * sizeof(<a class="el" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>))</td></tr>
<tr class="separator:gabdf17d1d1aec775eb2326a238fb97e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153c87a2b9f0ec7545468ef5a156354f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga153c87a2b9f0ec7545468ef5a156354f">PAGETAB_SPAN</a>&#160;&#160;&#160;(<a class="el" href="group__libarch__intel.html#gaec5027b63698da6ff98cbac8890809f8">PAGETAB_MAX</a>*<a class="el" href="group__libarch__intel.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a>)</td></tr>
<tr class="separator:ga153c87a2b9f0ec7545468ef5a156354f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea47f1d83b44f13a2c9aa7077c400cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#ga7ea47f1d83b44f13a2c9aa7077c400cb">PAGEMASK</a>&#160;&#160;&#160;0xfffff000</td></tr>
<tr class="memdesc:ga7ea47f1d83b44f13a2c9aa7077c400cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to find the page.  <a href="#ga7ea47f1d83b44f13a2c9aa7077c400cb">More...</a><br /></td></tr>
<tr class="separator:ga7ea47f1d83b44f13a2c9aa7077c400cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68e1ec59299a89e60a7ff35c8f53371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__arm.html#gaa68e1ec59299a89e60a7ff35c8f53371">MEMALIGN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaa68e1ec59299a89e60a7ff35c8f53371"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceMemory.html">Memory</a> address alignment.  <a href="#gaa68e1ec59299a89e60a7ff35c8f53371">More...</a><br /></td></tr>
<tr class="separator:gaa68e1ec59299a89e60a7ff35c8f53371"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>ARM architecture specific code such as caching, virtual memory and exception/interrupt handling. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga71f290cd91ad5ba6e3e183306fd9a0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f290cd91ad5ba6e3e183306fd9a0cb">&#9670;&nbsp;</a></span>ABT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ABT_MODE&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00053">53</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga8b15f413e50d80a954c7dee6a3208863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b15f413e50d80a954c7dee6a3208863">&#9670;&nbsp;</a></span>ARM_INTR_VECTAB_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_INTR_VECTAB_SIZE&#160;&#160;&#160;(64)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of the ARM exception vector table in bytes. </p>

<p class="definition">Definition at line <a class="el" href="ARMInterrupt_8h_source.html#l00036">36</a> of file <a class="el" href="ARMInterrupt_8h_source.html">ARMInterrupt.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMInterrupt_8cpp_source.html#l00023">ARMInterrupt::ARMInterrupt()</a>.</p>

</div>
</div>
<a id="ga0548fffeb8dc1a5f159a2fcf5d149cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0548fffeb8dc1a5f159a2fcf5d149cfb">&#9670;&nbsp;</a></span>ASYNC_ABORT_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASYNC_ABORT_BIT&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00060">60</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gab62ca27d0a6a531f35842a6e3a94b454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab62ca27d0a6a531f35842a6e3a94b454">&#9670;&nbsp;</a></span>CPU_LITTLE_ENDIAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_LITTLE_ENDIAN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM CPU Constants. </p>
<p>ARM is little endian. </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00038">38</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga457a67952196f5789ccbbc41f51bee63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga457a67952196f5789ccbbc41f51bee63">&#9670;&nbsp;</a></span>cpu_reboot</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_reboot</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reboot the system. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00111">111</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrivExec_8cpp_source.html#l00021">PrivExecHandler()</a>.</p>

</div>
</div>
<a id="ga98ef8e3c92758fa816e387be789caa2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ef8e3c92758fa816e387be789caa2a">&#9670;&nbsp;</a></span>cpu_shutdown</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_shutdown</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shutdown the machine via ACPI. </p>
<dl class="section note"><dt>Note</dt><dd>We do not have ACPI yet. Shutdown now has a bit naive implementation. </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a href="http://forum.osdev.org/viewtopic.php?t=16990">http://forum.osdev.org/viewtopic.php?t=16990</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00119">119</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrivExec_8cpp_source.html#l00021">PrivExecHandler()</a>.</p>

</div>
</div>
<a id="gaa20abcf23b33503624286b7df3cfc40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20abcf23b33503624286b7df3cfc40f">&#9670;&nbsp;</a></span>DIRSHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIRSHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Page table bit shift. </p>
<p>In ARM, the first-level page directory entry is selected by bits [31:20] from the virtual address, plus two 0 bytes.</p>
<dl class="section see"><dt>See also</dt><dd>ARM Architecture Reference Manual, page 724. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00097">97</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga7df44a029e4f40216a0f9baa2c99025f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df44a029e4f40216a0f9baa2c99025f">&#9670;&nbsp;</a></span>ELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ELR&#160;&#160;&#160;.long 0xe12ef30e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM Model-Specific Instructions. </p>
<p>msr ELR_hyp, lr </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00072">72</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga27f7d32abe0967b4ca01c8fd9f587080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f7d32abe0967b4ca01c8fd9f587080">&#9670;&nbsp;</a></span>ERET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERET&#160;&#160;&#160;.long 0xe160006e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eret </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00075">75</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga1a734766f9b2e2a59ac9d2ff892bdb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a734766f9b2e2a59ac9d2ff892bdb64">&#9670;&nbsp;</a></span>FIQ_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIQ_BIT&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00059">59</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gad53b2deac028f5b71d1cdddda17c4ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad53b2deac028f5b71d1cdddda17c4ea0">&#9670;&nbsp;</a></span>FIQ_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIQ_MODE&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00051">51</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gabc90fc72d7a70c8b811d78336e60bc6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc90fc72d7a70c8b811d78336e60bc6f">&#9670;&nbsp;</a></span>GTIMER_PHYS_1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GTIMER_PHYS_1_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PhysicalTimer1, IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="ARMTimer_8h_source.html#l00037">37</a> of file <a class="el" href="ARMTimer_8h_source.html">ARMTimer.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMKernel_8cpp_source.html#l00027">ARMKernel::ARMKernel()</a>.</p>

</div>
</div>
<a id="ga551e7752c79eb8cdf721efa7b680ad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551e7752c79eb8cdf721efa7b680ad99">&#9670;&nbsp;</a></span>HYP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HYP_MODE&#160;&#160;&#160;0x1a</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00056">56</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga89e1b35bd6cbaf15cc0d33631acac076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e1b35bd6cbaf15cc0d33631acac076">&#9670;&nbsp;</a></span>idle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define idle</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;wfi&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Puts the CPU in a lower power consuming state. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00124">124</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="server_2idle_2Main_8cpp_source.html#l00020">main()</a>, and <a class="el" href="PrivExec_8cpp_source.html#l00021">PrivExecHandler()</a>.</p>

</div>
</div>
<a id="ga3c6191f7abcaf52be025455e13b96e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6191f7abcaf52be025455e13b96e30">&#9670;&nbsp;</a></span>IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vector</td><td>)</td>
          <td>&#160;&#160;&#160;(vector)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remap interrupt vector (unused for ARM) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vector</td><td>Interrupt vector number</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Same interrupt vector </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00053">53</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ProcessCtl_8cpp_source.html#l00036">ProcessCtlHandler()</a>.</p>

</div>
</div>
<a id="ga32ce65b4d15875b60fc42953ccc048cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32ce65b4d15875b60fc42953ccc048cb">&#9670;&nbsp;</a></span>IRQ_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_BIT&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00058">58</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga015e07338bc15a48ad76695362eea25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga015e07338bc15a48ad76695362eea25f">&#9670;&nbsp;</a></span>IRQ_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MODE&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00050">50</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gad40cbce85ce7899cd0c75161402e38c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40cbce85ce7899cd0c75161402e38c1">&#9670;&nbsp;</a></span>IRQ_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">state</td><td>)</td>
          <td>&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve the IRQ number from <a class="el" href="structCPUState.html" title="Contains all the CPU registers. ">CPUState</a>. </p>
<p>This does not work for ARM. See BCM2835Interrupt instead.</p>
<dl class="section return"><dt>Returns</dt><dd>IRQ number. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00043">43</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ProcessCtl_8cpp_source.html#l00026">interruptNotify()</a>.</p>

</div>
</div>
<a id="gafabebd1097b75a3d379debe771b49630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabebd1097b75a3d379debe771b49630">&#9670;&nbsp;</a></span>mcr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define mcr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">coproc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">subReg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    u32 val = (value); \</div><div class="line">    asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mcr &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(coproc) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(opcode1) <span class="stringliteral">&quot;, %0, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(reg) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(subReg) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(opcode2) <span class="stringliteral">&quot;\n&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span>(val) : <span class="stringliteral">&quot;memory&quot;</span>); \</div><div class="line">})</div><div class="ttc" id="group__libstd_html_ga2117b58e19182dff91ad3558e650541d"><div class="ttname"><a href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a></div><div class="ttdeci">#define QUOTE(x)</div><div class="ttdoc">Stringfies the given input. </div><div class="ttdef"><b>Definition:</b> <a href="Macros_8h_source.html#l00046">Macros.h:46</a></div></div>
</div><!-- fragment -->
<p>Move to CoProcessor from ARM (MCR). </p>
<p>Write data to CoProcessor connected to the ARM. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00072">72</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMPaging_8cpp_source.html#l00153">ARMPaging::activate()</a>, <a class="el" href="ARMCacheV6_8cpp_source.html#l00096">ARMCacheV6::cleanAddress()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00102">ARMCacheV7::cleanAddress()</a>, <a class="el" href="ARMCacheV6_8cpp_source.html#l00041">ARMCacheV6::cleanInvalidate()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00052">ARMCacheV7::cleanInvalidate()</a>, <a class="el" href="ARMCacheV6_8cpp_source.html#l00078">ARMCacheV6::cleanInvalidateAddress()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00082">ARMCacheV7::cleanInvalidateAddress()</a>, <a class="el" href="ARMCacheV6_8cpp_source.html#l00021">ARMCacheV6::invalidate()</a>, <a class="el" href="ARMTimer_8cpp_source.html#l00040">ARMTimer::setPL1Control()</a>, <a class="el" href="ARMTimer_8cpp_source.html#l00035">ARMTimer::setPL1TimerValue()</a>, and <a class="el" href="ARMControl_8cpp_source.html#l00052">ARMControl::write()</a>.</p>

</div>
</div>
<a id="ga4e2e332345f17b4fa39a063031d5fbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2e332345f17b4fa39a063031d5fbd6">&#9670;&nbsp;</a></span>mcrr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define mcrr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">coproc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">CRm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    u64 val = (value); \</div><div class="line">    asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mcrr &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(coproc) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(opcode1) <span class="stringliteral">&quot;, %Q0, %R0, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(CRm) <span class="stringliteral">&quot;\n&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span>(val) : <span class="stringliteral">&quot;memory&quot;</span>); \</div><div class="line">})</div><div class="ttc" id="group__libstd_html_ga2117b58e19182dff91ad3558e650541d"><div class="ttname"><a href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a></div><div class="ttdeci">#define QUOTE(x)</div><div class="ttdoc">Stringfies the given input. </div><div class="ttdef"><b>Definition:</b> <a href="Macros_8h_source.html#l00046">Macros.h:46</a></div></div>
</div><!-- fragment -->
<p>64-bit move to CoProcessor from ARM (MCR). </p>
<p>Write 64-bit data to CoProcessor connected to the ARM. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00095">95</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

</div>
</div>
<a id="gaa68e1ec59299a89e60a7ff35c8f53371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa68e1ec59299a89e60a7ff35c8f53371">&#9670;&nbsp;</a></span>MEMALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMALIGN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceMemory.html">Memory</a> address alignment. </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00127">127</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="BubbleAllocator_8cpp_source.html#l00039">BubbleAllocator::allocate()</a>, <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>, <a class="el" href="PoolAllocator_8cpp_source.html#l00082">PoolAllocator::newPool()</a>, and <a class="el" href="Allocator_8cpp_source.html#l00050">Allocator::setAlignment()</a>.</p>

</div>
</div>
<a id="gaba2b187200eec47c5fc32655e296783d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba2b187200eec47c5fc32655e296783d">&#9670;&nbsp;</a></span>MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODE_MASK&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00057">57</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gaf1d74732ac1b7517eb0c772b84ccaedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d74732ac1b7517eb0c772b84ccaedd">&#9670;&nbsp;</a></span>mrc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define mrc</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">coproc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">subReg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    ulong r; \</div><div class="line">    asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mrc &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(coproc) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(opcode1) <span class="stringliteral">&quot;, %0, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(reg) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(subReg) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(opcode2) <span class="stringliteral">&quot;\n&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(r) :: <span class="stringliteral">&quot;memory&quot;</span>); \</div><div class="line">    r; \</div><div class="line">})</div><div class="ttc" id="group__libstd_html_ga2117b58e19182dff91ad3558e650541d"><div class="ttname"><a href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a></div><div class="ttdeci">#define QUOTE(x)</div><div class="ttdoc">Stringfies the given input. </div><div class="ttdef"><b>Definition:</b> <a href="Macros_8h_source.html#l00046">Macros.h:46</a></div></div>
</div><!-- fragment -->
<p>Move to ARM from CoProcessor (MRC). </p>
<p>Read data from a CoProcessor connected to the ARM. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00060">60</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMTimer_8cpp_source.html#l00030">ARMTimer::getSystemFrequency()</a>, and <a class="el" href="ARMControl_8cpp_source.html#l00029">ARMControl::read()</a>.</p>

</div>
</div>
<a id="gad060f38270c92e2b84405583ff27fdcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad060f38270c92e2b84405583ff27fdcf">&#9670;&nbsp;</a></span>mrrc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define mrrc</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">coproc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">CRm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    u64 r; \</div><div class="line">    asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mrrc &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(coproc) <span class="stringliteral">&quot;, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(opcode1) <span class="stringliteral">&quot;, %Q0, %R0, &quot;</span> <a class="code" href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a>(CRm) <span class="stringliteral">&quot;\n&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(r) :: <span class="stringliteral">&quot;memory&quot;</span>); \</div><div class="line">    r; \</div><div class="line">})</div><div class="ttc" id="group__libstd_html_ga2117b58e19182dff91ad3558e650541d"><div class="ttname"><a href="group__libstd.html#ga2117b58e19182dff91ad3558e650541d">QUOTE</a></div><div class="ttdeci">#define QUOTE(x)</div><div class="ttdoc">Stringfies the given input. </div><div class="ttdef"><b>Definition:</b> <a href="Macros_8h_source.html#l00046">Macros.h:46</a></div></div>
</div><!-- fragment -->
<p>64-bit move to ARM from CoProcessor (MRC). </p>
<p>Read 64-bit data from a CoProcessor connected to the ARM. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00083">83</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

</div>
</div>
<a id="ga43b7107742781daf445721156e5bc4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b7107742781daf445721156e5bc4cd">&#9670;&nbsp;</a></span>PAGEDIR_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGEDIR_MAX&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceNumber.html">Number</a> of entries in the first-level page table. </p>
<p>TTBR0 is the first-level page table for the application. TTBR1 is always 16KB, the first-level page table of the kernel/OS. </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00108">108</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga3aa0d63f933896657630d6f355c8544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa0d63f933896657630d6f355c8544c">&#9670;&nbsp;</a></span>PAGEDIR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGEDIR_SIZE&#160;&#160;&#160;(<a class="el" href="group__libarch__intel.html#ga43b7107742781daf445721156e5bc4cd">PAGEDIR_MAX</a> * sizeof(<a class="el" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00109">109</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga7ea47f1d83b44f13a2c9aa7077c400cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea47f1d83b44f13a2c9aa7077c400cb">&#9670;&nbsp;</a></span>PAGEMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGEMASK&#160;&#160;&#160;0xfffff000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to find the page. </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00124">124</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelPageDirectory_8cpp_source.html#l00041">IntelPageDirectory::getPageTable()</a>, <a class="el" href="ARMFirstTable_8cpp_source.html#l00107">ARMFirstTable::getSecondTable()</a>, <a class="el" href="kernel_2arm_2raspberry_2Main_8cpp_source.html#l00030">kernel_main()</a>, <a class="el" href="ARMFirstTable_8cpp_source.html#l00118">ARMFirstTable::map()</a>, <a class="el" href="ARMFirstTable_8cpp_source.html#l00152">ARMFirstTable::mapLarge()</a>, <a class="el" href="IntelPageDirectory_8cpp_source.html#l00136">IntelPageDirectory::releaseRange()</a>, <a class="el" href="ARMFirstTable_8cpp_source.html#l00233">ARMFirstTable::releaseRange()</a>, <a class="el" href="IntelPageTable_8cpp_source.html#l00057">IntelPageTable::translate()</a>, <a class="el" href="ARMSecondTable_8cpp_source.html#l00128">ARMSecondTable::translate()</a>, <a class="el" href="IntelPageDirectory_8cpp_source.html#l00097">IntelPageDirectory::translate()</a>, <a class="el" href="VMCopy_8cpp_source.html#l00022">VMCopyHandler()</a>, and <a class="el" href="VMCtl_8cpp_source.html#l00023">VMCtlHandler()</a>.</p>

</div>
</div>
<a id="gaaab0f5ef194d7ed0467560bcdc110588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaab0f5ef194d7ed0467560bcdc110588">&#9670;&nbsp;</a></span>PAGESHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGESHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM <a class="el" href="namespaceMemory.html">Memory</a> Constants. </p>
<p>Page entry bit shift. </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00087">87</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga519adc2af3ba06a8f0548b6690050a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519adc2af3ba06a8f0548b6690050a89">&#9670;&nbsp;</a></span>PAGESIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGESIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM uses 4K pages. </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00100">100</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ChannelServer_8h_source.html#l00260">ChannelServer&lt; FileSystem, FileSystemMessage &gt;::accept()</a>, <a class="el" href="PageAllocator_8cpp_source.html#l00047">PageAllocator::allocate()</a>, <a class="el" href="IntelMP_8cpp_source.html#l00084">IntelMP::boot()</a>, <a class="el" href="Cat_8cpp_source.html#l00065">Cat::cat()</a>, <a class="el" href="ChannelServer_8h_source.html#l00093">ChannelServer&lt; FileSystem, FileSystemMessage &gt;::ChannelServer()</a>, <a class="el" href="ChannelClient_8cpp_source.html#l00050">ChannelClient::connect()</a>, <a class="el" href="ProcessShares_8cpp_source.html#l00086">ProcessShares::createShare()</a>, <a class="el" href="CoreServer_8cpp_source.html#l00349">CoreServer::discover()</a>, <a class="el" href="IntelACPI_8cpp_source.html#l00097">IntelACPI::discover()</a>, <a class="el" href="IPCTest_8cpp_source.html#l00041">IPCTest::exec()</a>, <a class="el" href="BenchMark_8cpp_source.html#l00036">BenchMark::exec()</a>, <a class="el" href="Mount_8cpp_source.html#l00037">Mount::exec()</a>, <a class="el" href="BootImageCreate_8cpp_source.html#l00166">BootImageCreate::exec()</a>, <a class="el" href="MemoryContext_8cpp_source.html#l00080">MemoryContext::findFree()</a>, <a class="el" href="forkexec_8cpp_source.html#l00028">forkexec()</a>, <a class="el" href="PL011_8cpp_source.html#l00029">PL011::initialize()</a>, <a class="el" href="BroadcomGPIO_8cpp_source.html#l00025">BroadcomGPIO::initialize()</a>, <a class="el" href="BroadcomSPI_8cpp_source.html#l00025">BroadcomSPI::initialize()</a>, <a class="el" href="VGA_8cpp_source.html#l00028">VGA::initialize()</a>, <a class="el" href="BroadcomMailbox_8cpp_source.html#l00025">BroadcomMailbox::initialize()</a>, <a class="el" href="BroadcomI2C_8cpp_source.html#l00026">BroadcomI2C::initialize()</a>, <a class="el" href="SynopsisController_8cpp_source.html#l00032">SynopsisController::initialize()</a>, <a class="el" href="IntelACPI_8cpp_source.html#l00027">IntelACPI::initialize()</a>, <a class="el" href="Process_8cpp_source.html#l00161">Process::initialize()</a>, <a class="el" href="IntelMP_8cpp_source.html#l00024">IntelMP::IntelMP()</a>, <a class="el" href="Kernel_8cpp_source.html#l00033">Kernel::Kernel()</a>, <a class="el" href="kernel_2arm_2raspberry_2Main_8cpp_source.html#l00030">kernel_main()</a>, <a class="el" href="Kernel_8cpp_source.html#l00195">Kernel::loadBootProcess()</a>, <a class="el" href="ARMFirstTable_8cpp_source.html#l00118">ARMFirstTable::map()</a>, <a class="el" href="MemoryContext_8cpp_source.html#l00039">MemoryContext::mapRange()</a>, <a class="el" href="MPI_8cpp_source.html#l00040">MPI_Init()</a>, <a class="el" href="IntelPageDirectory_8cpp_source.html#l00136">IntelPageDirectory::releaseRange()</a>, <a class="el" href="ARMFirstTable_8cpp_source.html#l00233">ARMFirstTable::releaseRange()</a>, <a class="el" href="ProcessShares_8cpp_source.html#l00224">ProcessShares::releaseShare()</a>, <a class="el" href="Allocator_8cpp_source.html#l00059">Allocator::setBase()</a>, <a class="el" href="MemoryChannel_8cpp_source.html#l00032">MemoryChannel::setMessageSize()</a>, <a class="el" href="MemoryChannel_8cpp_source.html#l00050">MemoryChannel::setPhysical()</a>, <a class="el" href="CoreServer_8cpp_source.html#l00460">CoreServer::setupChannels()</a>, <a class="el" href="Runtime_8cpp_source.html#l00099">setupHeap()</a>, <a class="el" href="Runtime_8cpp_source.html#l00140">setupMappings()</a>, <a class="el" href="spawn_8cpp_source.html#l00026">spawn()</a>, <a class="el" href="SplitAllocator_8cpp_source.html#l00021">SplitAllocator::SplitAllocator()</a>, <a class="el" href="MemoryContext_8cpp_source.html#l00058">MemoryContext::unmapRange()</a>, <a class="el" href="VMCopy_8cpp_source.html#l00022">VMCopyHandler()</a>, <a class="el" href="VMCtl_8cpp_source.html#l00023">VMCtlHandler()</a>, and <a class="el" href="ARMPaging_8cpp_source.html#l00059">ARMPaging::~ARMPaging()</a>.</p>

</div>
</div>
<a id="gaec5027b63698da6ff98cbac8890809f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec5027b63698da6ff98cbac8890809f8">&#9670;&nbsp;</a></span>PAGETAB_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGETAB_MAX&#160;&#160;&#160;256</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceNumber.html">Number</a> of entries in a second-level page table. </p>
<p>Second-level page tables are 1KB in size and map 1MB of virtual memory. Second-level page tables must be aligned on 1KB boundaries.</p>
<dl class="section see"><dt>See also</dt><dd>ARM Architecture Reference Manual, page 734. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00119">119</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gabdf17d1d1aec775eb2326a238fb97e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf17d1d1aec775eb2326a238fb97e15">&#9670;&nbsp;</a></span>PAGETAB_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGETAB_SIZE&#160;&#160;&#160;(<a class="el" href="group__libarch__intel.html#gaec5027b63698da6ff98cbac8890809f8">PAGETAB_MAX</a> * sizeof(<a class="el" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00120">120</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga153c87a2b9f0ec7545468ef5a156354f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga153c87a2b9f0ec7545468ef5a156354f">&#9670;&nbsp;</a></span>PAGETAB_SPAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGETAB_SPAN&#160;&#160;&#160;(<a class="el" href="group__libarch__intel.html#gaec5027b63698da6ff98cbac8890809f8">PAGETAB_MAX</a>*<a class="el" href="group__libarch__intel.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00121">121</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="ga312ff1d5550cc17c9907a153b04e0efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312ff1d5550cc17c9907a153b04e0efa">&#9670;&nbsp;</a></span>SVC_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVC_MODE&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00052">52</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gae62d91253c85a3dff6a838244f460f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae62d91253c85a3dff6a838244f460f70">&#9670;&nbsp;</a></span>SYS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MODE&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00055">55</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMProcess_8cpp_source.html#l00033">ARMProcess::initialize()</a>.</p>

</div>
</div>
<a id="ga5e29f78a2469efba5f91a41da6ac4c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e29f78a2469efba5f91a41da6ac4c2b">&#9670;&nbsp;</a></span>timestamp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define timestamp</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the CPU's timestamp counter. </p>
<dl class="section return"><dt>Returns</dt><dd>64-bit integer. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00106">106</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

</div>
</div>
<a id="gabf01980e37820d0a11095029285d493d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf01980e37820d0a11095029285d493d">&#9670;&nbsp;</a></span>tlb_invalidate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define tlb_invalidate</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">page</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    mcr(p15, 0, 1, c8, c7, (page)); \</div><div class="line">})</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00146">146</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMPaging_8cpp_source.html#l00192">ARMPaging::map()</a>, and <a class="el" href="ARMPaging_8cpp_source.html#l00206">ARMPaging::unmap()</a>.</p>

</div>
</div>
<a id="ga050eda1514ebd401d55cd61d2f7f78d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga050eda1514ebd401d55cd61d2f7f78d7">&#9670;&nbsp;</a></span>UND_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UND_MODE&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00054">54</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

</div>
</div>
<a id="gac4c70ccf71cc9a2b8bd39c85675760ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c70ccf71cc9a2b8bd39c85675760ae">&#9670;&nbsp;</a></span>USR_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USR_MODE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM Program Status Register (CPSR) </p>

<p class="definition">Definition at line <a class="el" href="ARMConstant_8h_source.html#l00049">49</a> of file <a class="el" href="ARMConstant_8h_source.html">ARMConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMProcess_8cpp_source.html#l00033">ARMProcess::initialize()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa71ef97f69f79d049f0c533485ec93ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa71ef97f69f79d049f0c533485ec93ef">&#9670;&nbsp;</a></span>ALIGN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structCPUState.html">CPUState</a> ALIGN </td>
          <td>(</td>
          <td class="paramtype">4&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contains all the CPU registers. </p>

</div>
</div>
<a id="gac792885e51fe530656ba26b76741a8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac792885e51fe530656ba26b76741a8b5">&#9670;&nbsp;</a></span>dmb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void dmb </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data <a class="el" href="namespaceMemory.html">Memory</a> Barrier. </p>
<p>Ensures that all memory transactions are complete when the next instruction runs. If the next instruction is not a memory instruction, it is allowed to run out of order. The DMB provides slightly looser memory barrier than DSB on ARM. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00159">159</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMIO_8h_source.html#l00121">ARMIO::read()</a>, and <a class="el" href="ARMIO_8h_source.html#l00105">ARMIO::write()</a>.</p>

</div>
</div>
<a id="ga89596467a58726132500429f17e28f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89596467a58726132500429f17e28f8e">&#9670;&nbsp;</a></span>dsb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void dsb </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data Synchronisation Barrier. </p>
<p>Enforces a strict memory barrier which ensures all memory transactions are completed when the next instruction begins. The DSB is the most strict memory barrier available on ARM.</p>
<dl class="section see"><dt>See also</dt><dd>ARM1176JZF-S Technical Reference Manual, page 342, Data Synchronization Barrier </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00173">173</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMCacheV7_8cpp_source.html#l00102">ARMCacheV7::cleanAddress()</a>, <a class="el" href="ARMCacheV6_8cpp_source.html#l00041">ARMCacheV6::cleanInvalidate()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00052">ARMCacheV7::cleanInvalidate()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00082">ARMCacheV7::cleanInvalidateAddress()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00160">ARMCacheV7::flushLevel()</a>, <a class="el" href="ARMCacheV6_8cpp_source.html#l00021">ARMCacheV6::invalidate()</a>, and <a class="el" href="ARMPaging_8cpp_source.html#l00059">ARMPaging::~ARMPaging()</a>.</p>

</div>
</div>
<a id="ga7977246fb5cd6d8ce8eec8d67aed7bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7977246fb5cd6d8ce8eec8d67aed7bf3">&#9670;&nbsp;</a></span>flushBranchPrediction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void flushBranchPrediction </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flush branch prediction. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00195">195</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMCacheV6_8cpp_source.html#l00041">ARMCacheV6::cleanInvalidate()</a>, and <a class="el" href="ARMCacheV7_8cpp_source.html#l00052">ARMCacheV7::cleanInvalidate()</a>.</p>

</div>
</div>
<a id="ga5eba99ff73d51e209ec4334a7b111a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eba99ff73d51e209ec4334a7b111a0c">&#9670;&nbsp;</a></span>flushPrefetchBuffer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void flushPrefetchBuffer </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flush Prefetch Buffer. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00185">185</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMCacheV6_8cpp_source.html#l00041">ARMCacheV6::cleanInvalidate()</a>.</p>

</div>
</div>
<a id="ga1d551f3ef9c6508623db573e3e1c8ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d551f3ef9c6508623db573e3e1c8ed0">&#9670;&nbsp;</a></span>isb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void isb </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction Synchronisation Barrier (ARMv7 and above) </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00203">203</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMPaging_8cpp_source.html#l00153">ARMPaging::activate()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00102">ARMCacheV7::cleanAddress()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00052">ARMCacheV7::cleanInvalidate()</a>, <a class="el" href="ARMCacheV7_8cpp_source.html#l00082">ARMCacheV7::cleanInvalidateAddress()</a>, <a class="el" href="ARMPaging_8cpp_source.html#l00192">ARMPaging::map()</a>, <a class="el" href="ARMPaging_8cpp_source.html#l00206">ARMPaging::unmap()</a>, and <a class="el" href="ARMPaging_8cpp_source.html#l00059">ARMPaging::~ARMPaging()</a>.</p>

</div>
</div>
<a id="ga0c9096ed590f14b0a713ca0595c9fd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c9096ed590f14b0a713ca0595c9fd63">&#9670;&nbsp;</a></span>tlb_flush_all()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void tlb_flush_all </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flush the entire Translation Lookaside Buffer. </p>

<p class="definition">Definition at line <a class="el" href="ARMCore_8h_source.html#l00140">140</a> of file <a class="el" href="ARMCore_8h_source.html">ARMCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMPaging_8cpp_source.html#l00153">ARMPaging::activate()</a>, and <a class="el" href="ARMPaging_8cpp_source.html#l00059">ARMPaging::~ARMPaging()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gacbc1e4b29befbde1455ff23642d39060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc1e4b29befbde1455ff23642d39060">&#9670;&nbsp;</a></span>ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="classARMCore.html">ARMCore</a>
 ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
