
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035308                       # Number of seconds simulated
sim_ticks                                 35307881226                       # Number of ticks simulated
final_tick                               563224137885                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315282                       # Simulator instruction rate (inst/s)
host_op_rate                                   397784                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3368199                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902608                       # Number of bytes of host memory used
host_seconds                                 10482.72                       # Real time elapsed on the host
sim_insts                                  3305008692                       # Number of instructions simulated
sim_ops                                    4169856720                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       914688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       548864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       585216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2054144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1412480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1412480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4288                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16048                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11035                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11035                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25906057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15545085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16574656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58178059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40004666                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40004666                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40004666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25906057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15545085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16574656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98182725                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84671179                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31059331                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25261465                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2073374                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13057719                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12231009                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3187880                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91317                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34320969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169638247                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31059331                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15418889                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35623608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10643479                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5190303                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16771283                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83669809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48046201     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1908076      2.28%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2490719      2.98%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3773897      4.51%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3666655      4.38%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794939      3.34%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1648914      1.97%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2491855      2.98%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16848553     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83669809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366823                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003495                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35466605                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5075061                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34325400                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268088                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8534649                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5268612                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          317                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202886011                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8534649                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37333550                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         998564                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1339069                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32682608                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2781364                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197000613                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          662                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1198421                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       877450                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274486123                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917459114                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917459114                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103737014                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41970                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23666                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7883312                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18245842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9687330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187399                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3025043                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183129585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39788                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147548483                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       273890                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59517531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    180928261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83669809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898902                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28918275     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18434868     22.03%     56.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11862259     14.18%     70.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8140279      9.73%     80.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7625544      9.11%     89.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4055022      4.85%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2989661      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       898200      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745701      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83669809                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725602     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149166     14.21%     83.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175145     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122771192     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084023      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14550984      9.86%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8125615      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147548483                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742606                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049917                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007116                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380090574                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242687737                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143395583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148598400                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       501755                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6977908                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          875                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2464881                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8534649                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         577954                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97425                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183169378                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1186948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18245842                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9687330                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23120                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          875                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1171584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439593                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144705461                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699568                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2843014                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21636326                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20265585                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7936758                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709029                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143433215                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143395583                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92121448                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258717098                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693558                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356070                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60265122                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2107630                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75135160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.635778                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28796923     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21661598     28.83%     67.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7988628     10.63%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4577284      6.09%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3806182      5.07%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1855760      2.47%     91.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1880037      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800017      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3768731      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75135160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3768731                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254535974                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374878211                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1001370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846712                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846712                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181039                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181039                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651182196                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198049329                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187456359                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84671179                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31945208                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26063631                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2130423                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13619767                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12613881                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3302948                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93591                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33104957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173529670                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31945208                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15916829                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37632272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11115075                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4668733                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16114358                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       815558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84373030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.543429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46740758     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3067767      3.64%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4637053      5.50%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3206218      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2254749      2.67%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2206633      2.62%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1328476      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2837714      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18093662     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84373030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377285                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.049454                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34045404                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4903914                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35931286                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       525611                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8966813                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5381988                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207820000                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8966813                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35937307                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         503454                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1660873                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34526128                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2778450                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201661874                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1167694                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       940716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    282780142                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    938740616                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    938740616                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174265878                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108514259                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36313                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17373                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8249627                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18493800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9467006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113130                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3022025                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187995280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34686                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150201873                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297475                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62622073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191702661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84373030                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916327                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29979556     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16872118     20.00%     55.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12350993     14.64%     70.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8127452      9.63%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8154763      9.67%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3951221      4.68%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3484559      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       656042      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       796326      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84373030                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         818750     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162441     14.12%     85.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169060     14.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125644410     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1896582      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17313      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14762597      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7880971      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150201873                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773943                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1150251                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386224502                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250652422                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146048014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151352124                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       471856                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7169913                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          384                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2265886                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8966813                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         264019                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49626                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188029972                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       649687                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18493800                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9467006                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17372                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          384                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1298487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2457173                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147443323                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13796068                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2758550                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21487016                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20964276                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7690948                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741364                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146110924                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146048014                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94636440                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268880858                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724885                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351964                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101323618                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124896031                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63134124                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2147586                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75406216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656309                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176441                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28662114     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21675232     28.74%     66.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8190918     10.86%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4585754      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3892804      5.16%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1740011      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1665566      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1133502      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3860315      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75406216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101323618                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124896031                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18525007                       # Number of memory references committed
system.switch_cpus1.commit.loads             11323887                       # Number of loads committed
system.switch_cpus1.commit.membars              17314                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18121107                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112438641                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2583256                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3860315                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259576056                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385032947                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 298149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101323618                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124896031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101323618                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.835651                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835651                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196672                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196672                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       662188075                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203137511                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191031521                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34628                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84671179                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31371083                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25578867                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2095272                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13092904                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12234527                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3379357                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92735                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31378381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172391881                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31371083                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15613884                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38260800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11141894                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5145969                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15486212                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1013436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83805962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45545162     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2528607      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4707100      5.62%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4717062      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2920294      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2334913      2.79%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1458442      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1370988      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18223394     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83805962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370505                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.036016                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32712958                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5087544                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36759687                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       225867                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9019895                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5304885                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          932                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206809053                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4715                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9019895                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35083501                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         990204                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       845034                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34569492                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3297826                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199468634                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1372764                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1007560                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280188760                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    930546701                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    930546701                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173087940                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107100816                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35459                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17042                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9180029                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18434647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9428224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117751                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2986530                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187993773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34084                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149723462                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298798                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63633870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194596169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83805962                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786549                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.899399                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28572793     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18319320     21.86%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11941382     14.25%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7926108      9.46%     79.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8368188      9.99%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4005429      4.78%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3208124      3.83%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       722531      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       742087      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83805962                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         932955     72.45%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177285     13.77%     86.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177483     13.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125225616     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2010637      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17043      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14481475      9.67%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7988691      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149723462                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768293                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1287723                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008601                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384839407                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251662053                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146285146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151011185                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       465724                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7150911                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1922                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2279986                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9019895                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         510528                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        89844                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188027858                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       372964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18434647                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9428224                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17042                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1310379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2474636                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147733044                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13820364                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1990418                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21613627                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20946268                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7793263                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.744785                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146330862                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146285146                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93223044                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267535769                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.727685                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100805846                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124121875                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63906450                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2119928                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74786066                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659693                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151754                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28205710     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21033892     28.13%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8744270     11.69%     77.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4358960      5.83%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4335807      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1747026      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1748032      2.34%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       942939      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3669430      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74786066                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100805846                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124121875                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18431974                       # Number of memory references committed
system.switch_cpus2.commit.loads             11283736                       # Number of loads committed
system.switch_cpus2.commit.membars              17042                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17915606                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111824410                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2560063                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3669430                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259144961                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385082472                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 865217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100805846                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124121875                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100805846                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839943                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839943                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190557                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190557                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663622965                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203226585                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190000216                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34084                       # number of misc regfile writes
system.l2.replacements                          16049                       # number of replacements
system.l2.tagsinuse                      32767.978506                       # Cycle average of tags in use
system.l2.total_refs                          1278375                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48817                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.187086                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1384.011831                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.894896                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3529.909945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.744214                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2122.235829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.373768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2278.657084                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10067.413212                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5689.595647                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7655.142079                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000363                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.107724                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.064765                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.069539                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.307233                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.173633                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.233616                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        45095                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29205                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34586                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  108886                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43483                       # number of Writeback hits
system.l2.Writeback_hits::total                 43483                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        45095                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29205                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34586                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108886                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        45095                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29205                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34586                       # number of overall hits
system.l2.overall_hits::total                  108886                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7141                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4288                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4572                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16043                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16048                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7146                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4288                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4572                       # number of overall misses
system.l2.overall_misses::total                 16048                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       598482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    378326768                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       755326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    234228783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    260828217                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       875378819                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       170224                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        170224                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       598482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    378496992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       755326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    234228783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    260828217                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        875549043                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       598482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    378496992                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       755326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    234228783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    260828217                       # number of overall miss cycles
system.l2.overall_miss_latency::total       875549043                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              124929                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43483                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43483                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52241                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               124934                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52241                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              124934                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.136706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.128027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.116758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128417                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.136789                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.128027                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.116758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128452                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.136789                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.128027                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.116758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128452                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52979.522196                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47207.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54624.249767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45803.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 57049.041339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54564.534002                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 34044.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 34044.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52966.273720                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47207.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54624.249767                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45803.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 57049.041339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54558.140765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52966.273720                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47207.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54624.249767                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45803.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 57049.041339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54558.140765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11035                       # number of writebacks
system.l2.writebacks::total                     11035                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4288                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16043                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16048                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       529891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    336808409                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       663520                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    209442935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       560275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    234441233                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    782446263                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       140935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       140935                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       529891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    336949344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       663520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    209442935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       560275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    234441233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    782587198                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       529891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    336949344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       663520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    209442935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       560275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    234441233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    782587198                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.136706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.128027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.116758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128417                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.136789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.128027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.116758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.136789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.128027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.116758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128452                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44157.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47165.440274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        41470                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48843.968050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40019.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51277.610017                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48771.817179                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        28187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        28187                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44157.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47152.161209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        41470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48843.968050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40019.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51277.610017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48765.403664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44157.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47152.161209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        41470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48843.968050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40019.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51277.610017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48765.403664                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997004                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016778885                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054098.757576                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997004                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16771268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16771268                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16771268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16771268                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16771268                       # number of overall hits
system.cpu0.icache.overall_hits::total       16771268                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       771133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       771133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       771133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       771133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       771133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       771133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16771283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16771283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16771283                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16771283                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16771283                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16771283                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51408.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51408.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51408.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       613162                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       613162                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       613162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       613162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       613162                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       613162                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51096.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52241                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173611180                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52497                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3307.068594                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.270370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.729630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911212                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088788                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10418663                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10418663                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185072                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17607                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17607                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17603735                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17603735                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17603735                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17603735                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132657                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132657                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3030                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135687                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135687                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135687                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135687                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4071529165                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4071529165                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    176075291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    176075291                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4247604456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4247604456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4247604456                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4247604456                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10551320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10551320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17739422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17739422                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17739422                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17739422                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012573                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007649                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007649                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007649                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007649                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30692.154692                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30692.154692                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58110.657096                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58110.657096                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31304.431935                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31304.431935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31304.431935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31304.431935                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       459313                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 35331.769231                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24255                       # number of writebacks
system.cpu0.dcache.writebacks::total            24255                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80421                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80421                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3025                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83446                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83446                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52236                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52236                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52241                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52241                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    776659299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    776659299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       175224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       175224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    776834523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    776834523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    776834523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    776834523                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14868.276648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14868.276648                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35044.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35044.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14870.207749                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14870.207749                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14870.207749                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14870.207749                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.995604                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019258605                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206187.456710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.995604                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025634                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16114339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16114339                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16114339                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16114339                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16114339                       # number of overall hits
system.cpu1.icache.overall_hits::total       16114339                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1010596                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1010596                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1010596                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1010596                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1010596                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1010596                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16114358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16114358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16114358                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16114358                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16114358                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16114358                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53189.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53189.263158                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53189.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53189.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53189.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53189.263158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       799899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       799899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       799899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       799899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       799899                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       799899                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49993.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49993.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49993.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49993.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49993.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49993.687500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33493                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164351814                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33749                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4869.827669                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.633454                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.366546                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900912                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099088                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10499420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10499420                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7166493                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7166493                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17345                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17345                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17314                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17665913                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17665913                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17665913                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17665913                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68102                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68102                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68102                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68102                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68102                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68102                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1756169493                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1756169493                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1756169493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1756169493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1756169493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1756169493                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10567522                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10567522                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7166493                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7166493                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17314                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17314                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17734015                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17734015                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17734015                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17734015                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006444                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006444                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003840                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003840                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25787.340944                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25787.340944                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25787.340944                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25787.340944                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25787.340944                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25787.340944                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9949                       # number of writebacks
system.cpu1.dcache.writebacks::total             9949                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34609                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34609                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34609                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34609                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33493                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33493                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33493                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    486783456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    486783456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    486783456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    486783456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    486783456                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    486783456                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14533.886364                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14533.886364                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14533.886364                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14533.886364                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14533.886364                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14533.886364                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996489                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015236457                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192735.328294                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15486196                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15486196                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15486196                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15486196                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15486196                       # number of overall hits
system.cpu2.icache.overall_hits::total       15486196                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788987                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788987                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788987                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788987                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788987                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788987                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15486212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15486212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15486212                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15486212                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15486212                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15486212                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49311.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49311.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49311.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49311.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49311.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49311.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       655243                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       655243                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       655243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       655243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       655243                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       655243                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46803.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46803.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46803.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46803.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46803.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46803.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39158                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169307420                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39414                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4295.616278                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.515994                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.484006                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904359                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095641                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10547831                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10547831                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7114702                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7114702                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17042                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17042                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17042                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17042                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17662533                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17662533                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17662533                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17662533                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       101981                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       101981                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       101981                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        101981                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       101981                       # number of overall misses
system.cpu2.dcache.overall_misses::total       101981                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3131027665                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3131027665                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3131027665                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3131027665                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3131027665                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3131027665                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10649812                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10649812                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7114702                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7114702                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17042                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17042                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17764514                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17764514                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17764514                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17764514                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009576                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009576                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005741                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005741                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005741                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005741                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30702.068670                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30702.068670                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30702.068670                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30702.068670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30702.068670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30702.068670                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9279                       # number of writebacks
system.cpu2.dcache.writebacks::total             9279                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62823                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62823                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62823                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62823                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62823                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62823                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39158                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39158                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39158                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39158                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39158                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39158                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    509378032                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    509378032                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    509378032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    509378032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    509378032                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    509378032                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003677                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003677                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002204                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002204                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002204                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002204                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13008.274989                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13008.274989                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13008.274989                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13008.274989                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13008.274989                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13008.274989                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
