// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "07/22/2021 00:07:53"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module view (
	data_out,
	sys_clk,
	sys_rst_n,
	key_add,
	key_sub,
	key);
output 	[7:0] data_out;
input 	sys_clk;
input 	sys_rst_n;
input 	key_add;
input 	key_sub;
input 	[1:0] key;

// Design Ports Information
// data_out[7]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_add	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_sub	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|fre_add[2]~36_combout ;
wire \inst|fre_add[3]~38_combout ;
wire \inst|fre_add[9]~50_combout ;
wire \inst|fre_add[10]~52_combout ;
wire \inst|fre_add[11]~54_combout ;
wire \inst|fre_add[12]~56_combout ;
wire \inst|fre_add[14]~60_combout ;
wire \inst|fre_add[15]~62_combout ;
wire \inst|fre_add[18]~68_combout ;
wire \inst|fre_add[19]~70_combout ;
wire \inst1|FREQ_CTRL[1]~34_combout ;
wire \inst1|FREQ_CTRL[4]~40_combout ;
wire \inst1|FREQ_CTRL[5]~42_combout ;
wire \inst1|FREQ_CTRL[6]~44_combout ;
wire \inst1|FREQ_CTRL[7]~46_combout ;
wire \inst1|FREQ_CTRL[8]~48_combout ;
wire \inst1|FREQ_CTRL[24]~81_combout ;
wire \inst1|FREQ_CTRL[26]~85_combout ;
wire \inst1|FREQ_CTRL[28]~89_combout ;
wire \inst1|FREQ_CTRL[29]~91_combout ;
wire \inst1|FREQ_CTRL[30]~93_combout ;
wire \inst1|fword_key_add|cnt_20ms[9]~38_combout ;
wire \inst1|fword_key_add|cnt_20ms[16]~52_combout ;
wire \inst1|fword_key_sub|cnt_20ms[5]~30_combout ;
wire \inst1|fword_key_sub|cnt_20ms[7]~34_combout ;
wire \inst1|fword_key_sub|cnt_20ms[12]~44_combout ;
wire \inst1|fword_key_sub|cnt_20ms[18]~57 ;
wire \inst1|fword_key_sub|cnt_20ms[19]~58_combout ;
wire \inst1|fword_key_add|Equal1~2_combout ;
wire \inst1|fword_key_sub|Equal1~1_combout ;
wire \data_out[7]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[0]~output_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \key[1]~input_o ;
wire \inst4|wave_select[1]~1_combout ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \key[0]~input_o ;
wire \inst4|wave_select[1]~0_combout ;
wire \inst|rom_addr[13]~feeder_combout ;
wire \inst1|fword_key_add|cnt_20ms[0]~20_combout ;
wire \key_add~input_o ;
wire \inst1|fword_key_add|cnt_20ms[0]~21 ;
wire \inst1|fword_key_add|cnt_20ms[1]~22_combout ;
wire \inst1|fword_key_add|cnt_20ms[1]~23 ;
wire \inst1|fword_key_add|cnt_20ms[2]~24_combout ;
wire \inst1|fword_key_add|cnt_20ms[2]~25 ;
wire \inst1|fword_key_add|cnt_20ms[3]~27 ;
wire \inst1|fword_key_add|cnt_20ms[4]~28_combout ;
wire \inst1|fword_key_add|cnt_20ms[4]~29 ;
wire \inst1|fword_key_add|cnt_20ms[5]~30_combout ;
wire \inst1|fword_key_add|cnt_20ms[5]~31 ;
wire \inst1|fword_key_add|cnt_20ms[6]~32_combout ;
wire \inst1|fword_key_add|cnt_20ms[6]~33 ;
wire \inst1|fword_key_add|cnt_20ms[7]~34_combout ;
wire \inst1|fword_key_add|cnt_20ms[7]~35 ;
wire \inst1|fword_key_add|cnt_20ms[8]~37 ;
wire \inst1|fword_key_add|cnt_20ms[9]~39 ;
wire \inst1|fword_key_add|cnt_20ms[10]~40_combout ;
wire \inst1|fword_key_add|cnt_20ms[10]~41 ;
wire \inst1|fword_key_add|cnt_20ms[11]~42_combout ;
wire \inst1|fword_key_add|cnt_20ms[11]~43 ;
wire \inst1|fword_key_add|cnt_20ms[12]~44_combout ;
wire \inst1|fword_key_add|cnt_20ms[12]~45 ;
wire \inst1|fword_key_add|cnt_20ms[13]~46_combout ;
wire \inst1|fword_key_add|cnt_20ms[13]~47 ;
wire \inst1|fword_key_add|cnt_20ms[14]~48_combout ;
wire \inst1|fword_key_add|cnt_20ms[14]~49 ;
wire \inst1|fword_key_add|cnt_20ms[15]~50_combout ;
wire \inst1|fword_key_add|cnt_20ms[15]~51 ;
wire \inst1|fword_key_add|cnt_20ms[16]~53 ;
wire \inst1|fword_key_add|cnt_20ms[17]~54_combout ;
wire \inst1|fword_key_add|cnt_20ms[17]~55 ;
wire \inst1|fword_key_add|cnt_20ms[18]~56_combout ;
wire \inst1|fword_key_add|Equal1~3_combout ;
wire \inst1|fword_key_add|cnt_20ms[8]~36_combout ;
wire \inst1|fword_key_add|Equal1~1_combout ;
wire \inst1|fword_key_add|cnt_20ms[3]~26_combout ;
wire \inst1|fword_key_add|Equal1~0_combout ;
wire \inst1|fword_key_add|Equal1~4_combout ;
wire \inst1|fword_key_add|cnt_20ms[18]~57 ;
wire \inst1|fword_key_add|cnt_20ms[19]~58_combout ;
wire \inst1|fword_key_add|Equal1~5_combout ;
wire \inst1|fword_key_add|always0~0_combout ;
wire \inst1|fword_key_add|Equal1~6_combout ;
wire \inst1|fword_key_add|key_flag~q ;
wire \inst1|FREQ_CTRL[0]~32_combout ;
wire \inst1|fword_key_sub|cnt_20ms[0]~21 ;
wire \inst1|fword_key_sub|cnt_20ms[1]~22_combout ;
wire \key_sub~input_o ;
wire \inst1|fword_key_sub|cnt_20ms[0]~20_combout ;
wire \inst1|fword_key_sub|always0~0_combout ;
wire \inst1|fword_key_sub|cnt_20ms[1]~23 ;
wire \inst1|fword_key_sub|cnt_20ms[2]~24_combout ;
wire \inst1|fword_key_sub|cnt_20ms[2]~25 ;
wire \inst1|fword_key_sub|cnt_20ms[3]~26_combout ;
wire \inst1|fword_key_sub|cnt_20ms[3]~27 ;
wire \inst1|fword_key_sub|cnt_20ms[4]~28_combout ;
wire \inst1|fword_key_sub|cnt_20ms[4]~29 ;
wire \inst1|fword_key_sub|cnt_20ms[5]~31 ;
wire \inst1|fword_key_sub|cnt_20ms[6]~32_combout ;
wire \inst1|fword_key_sub|cnt_20ms[6]~33 ;
wire \inst1|fword_key_sub|cnt_20ms[7]~35 ;
wire \inst1|fword_key_sub|cnt_20ms[8]~36_combout ;
wire \inst1|fword_key_sub|cnt_20ms[8]~37 ;
wire \inst1|fword_key_sub|cnt_20ms[9]~39 ;
wire \inst1|fword_key_sub|cnt_20ms[10]~40_combout ;
wire \inst1|fword_key_sub|cnt_20ms[10]~41 ;
wire \inst1|fword_key_sub|cnt_20ms[11]~42_combout ;
wire \inst1|fword_key_sub|cnt_20ms[11]~43 ;
wire \inst1|fword_key_sub|cnt_20ms[12]~45 ;
wire \inst1|fword_key_sub|cnt_20ms[13]~46_combout ;
wire \inst1|fword_key_sub|cnt_20ms[13]~47 ;
wire \inst1|fword_key_sub|cnt_20ms[14]~49 ;
wire \inst1|fword_key_sub|cnt_20ms[15]~51 ;
wire \inst1|fword_key_sub|cnt_20ms[16]~52_combout ;
wire \inst1|fword_key_sub|cnt_20ms[16]~53 ;
wire \inst1|fword_key_sub|cnt_20ms[17]~54_combout ;
wire \inst1|fword_key_sub|cnt_20ms[17]~55 ;
wire \inst1|fword_key_sub|cnt_20ms[18]~56_combout ;
wire \inst1|fword_key_sub|Equal1~0_combout ;
wire \inst1|fword_key_sub|cnt_20ms[9]~38_combout ;
wire \inst1|fword_key_sub|Equal1~2_combout ;
wire \inst1|fword_key_sub|cnt_20ms[14]~48_combout ;
wire \inst1|fword_key_sub|cnt_20ms[15]~50_combout ;
wire \inst1|fword_key_sub|Equal1~3_combout ;
wire \inst1|fword_key_sub|Equal1~4_combout ;
wire \inst1|fword_key_sub|Equal1~5_combout ;
wire \inst1|fword_key_sub|Equal1~6_combout ;
wire \inst1|fword_key_sub|key_flag~q ;
wire \inst1|FREQ_CTRL[31]~74_combout ;
wire \inst1|FREQ_CTRL[0]~33 ;
wire \inst1|FREQ_CTRL[1]~35 ;
wire \inst1|FREQ_CTRL[2]~37 ;
wire \inst1|FREQ_CTRL[3]~39 ;
wire \inst1|FREQ_CTRL[4]~41 ;
wire \inst1|FREQ_CTRL[5]~43 ;
wire \inst1|FREQ_CTRL[6]~45 ;
wire \inst1|FREQ_CTRL[7]~47 ;
wire \inst1|FREQ_CTRL[8]~49 ;
wire \inst1|FREQ_CTRL[9]~50_combout ;
wire \inst1|FREQ_CTRL[9]~51 ;
wire \inst1|FREQ_CTRL[10]~52_combout ;
wire \inst1|FREQ_CTRL[10]~53 ;
wire \inst1|FREQ_CTRL[11]~54_combout ;
wire \inst1|FREQ_CTRL[11]~55 ;
wire \inst1|FREQ_CTRL[12]~56_combout ;
wire \inst1|FREQ_CTRL[12]~57 ;
wire \inst1|FREQ_CTRL[13]~58_combout ;
wire \inst1|FREQ_CTRL[13]~59 ;
wire \inst1|FREQ_CTRL[14]~60_combout ;
wire \inst1|FREQ_CTRL[14]~61 ;
wire \inst1|FREQ_CTRL[15]~62_combout ;
wire \inst1|FREQ_CTRL[15]~63 ;
wire \inst1|FREQ_CTRL[16]~64_combout ;
wire \inst1|FREQ_CTRL[16]~65 ;
wire \inst1|FREQ_CTRL[17]~66_combout ;
wire \inst1|FREQ_CTRL[17]~67 ;
wire \inst1|FREQ_CTRL[18]~68_combout ;
wire \inst1|FREQ_CTRL[18]~69 ;
wire \inst1|FREQ_CTRL[19]~70_combout ;
wire \inst1|FREQ_CTRL[3]~38_combout ;
wire \inst1|FREQ_CTRL[2]~36_combout ;
wire \inst|fre_add[0]~32_combout ;
wire \inst|fre_add[0]~33 ;
wire \inst|fre_add[1]~34_combout ;
wire \inst|fre_add[1]~35 ;
wire \inst|fre_add[2]~37 ;
wire \inst|fre_add[3]~39 ;
wire \inst|fre_add[4]~40_combout ;
wire \inst|fre_add[4]~41 ;
wire \inst|fre_add[5]~42_combout ;
wire \inst|fre_add[5]~43 ;
wire \inst|fre_add[6]~44_combout ;
wire \inst|fre_add[6]~45 ;
wire \inst|fre_add[7]~46_combout ;
wire \inst|fre_add[7]~47 ;
wire \inst|fre_add[8]~48_combout ;
wire \inst|fre_add[8]~49 ;
wire \inst|fre_add[9]~51 ;
wire \inst|fre_add[10]~53 ;
wire \inst|fre_add[11]~55 ;
wire \inst|fre_add[12]~57 ;
wire \inst|fre_add[13]~58_combout ;
wire \inst|fre_add[13]~59 ;
wire \inst|fre_add[14]~61 ;
wire \inst|fre_add[15]~63 ;
wire \inst|fre_add[16]~64_combout ;
wire \inst|fre_add[16]~65 ;
wire \inst|fre_add[17]~66_combout ;
wire \inst|fre_add[17]~67 ;
wire \inst|fre_add[18]~69 ;
wire \inst|fre_add[19]~71 ;
wire \inst|fre_add[20]~72_combout ;
wire \inst|rom_addr_reg[0]~feeder_combout ;
wire \inst|rom_addr[0]~feeder_combout ;
wire \inst|fre_add[20]~73 ;
wire \inst|fre_add[21]~74_combout ;
wire \inst|rom_addr_reg[1]~feeder_combout ;
wire \inst|rom_addr[1]~feeder_combout ;
wire \inst|fre_add[21]~75 ;
wire \inst|fre_add[22]~76_combout ;
wire \inst|rom_addr_reg[2]~feeder_combout ;
wire \inst|rom_addr[2]~feeder_combout ;
wire \inst|fre_add[22]~77 ;
wire \inst|fre_add[23]~78_combout ;
wire \inst|rom_addr_reg[3]~feeder_combout ;
wire \inst|rom_addr[3]~feeder_combout ;
wire \inst|fre_add[23]~79 ;
wire \inst|fre_add[24]~80_combout ;
wire \inst|rom_addr_reg[4]~feeder_combout ;
wire \inst|rom_addr[4]~feeder_combout ;
wire \inst1|FREQ_CTRL[19]~71 ;
wire \inst1|FREQ_CTRL[20]~72_combout ;
wire \inst1|FREQ_CTRL[20]~73 ;
wire \inst1|FREQ_CTRL[21]~75_combout ;
wire \inst1|FREQ_CTRL[21]~76 ;
wire \inst1|FREQ_CTRL[22]~77_combout ;
wire \inst1|FREQ_CTRL[22]~78 ;
wire \inst1|FREQ_CTRL[23]~79_combout ;
wire \inst1|FREQ_CTRL[23]~80 ;
wire \inst1|FREQ_CTRL[24]~82 ;
wire \inst1|FREQ_CTRL[25]~83_combout ;
wire \inst|fre_add[24]~81 ;
wire \inst|fre_add[25]~82_combout ;
wire \inst|rom_addr_reg[5]~feeder_combout ;
wire \inst|rom_addr[5]~feeder_combout ;
wire \inst|fre_add[25]~83 ;
wire \inst|fre_add[26]~84_combout ;
wire \inst|rom_addr_reg[6]~feeder_combout ;
wire \inst|rom_addr[6]~feeder_combout ;
wire \inst1|FREQ_CTRL[25]~84 ;
wire \inst1|FREQ_CTRL[26]~86 ;
wire \inst1|FREQ_CTRL[27]~87_combout ;
wire \inst|fre_add[26]~85 ;
wire \inst|fre_add[27]~86_combout ;
wire \inst|rom_addr_reg[7]~feeder_combout ;
wire \inst|rom_addr[7]~feeder_combout ;
wire \inst|fre_add[27]~87 ;
wire \inst|fre_add[28]~88_combout ;
wire \inst|rom_addr_reg[8]~feeder_combout ;
wire \inst|rom_addr[8]~feeder_combout ;
wire \inst|fre_add[28]~89 ;
wire \inst|fre_add[29]~90_combout ;
wire \inst|rom_addr_reg[9]~feeder_combout ;
wire \inst|rom_addr[9]~feeder_combout ;
wire \inst|fre_add[29]~91 ;
wire \inst|fre_add[30]~92_combout ;
wire \inst|rom_addr_reg[10]~0_combout ;
wire \inst|rom_addr[10]~feeder_combout ;
wire \inst1|FREQ_CTRL[27]~88 ;
wire \inst1|FREQ_CTRL[28]~90 ;
wire \inst1|FREQ_CTRL[29]~92 ;
wire \inst1|FREQ_CTRL[30]~94 ;
wire \inst1|FREQ_CTRL[31]~95_combout ;
wire \inst|fre_add[30]~93 ;
wire \inst|fre_add[31]~94_combout ;
wire \inst|Add1~0_combout ;
wire \inst|rom_addr[11]~feeder_combout ;
wire \inst4|Mux1~0_combout ;
wire \inst|rom_addr[12]~feeder_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire [19:0] \inst1|fword_key_sub|cnt_20ms ;
wire [11:0] \inst|rom_addr_reg ;
wire [13:0] \inst|rom_addr ;
wire [31:0] \inst|fre_add ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \inst1|FREQ_CTRL ;
wire [19:0] \inst1|fword_key_add|cnt_20ms ;
wire [1:0] \inst4|wave_select ;

wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: FF_X18_Y21_N7
dffeas \inst|fre_add[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[19]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[19] .is_wysiwyg = "true";
defparam \inst|fre_add[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \inst|fre_add[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[18]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[18] .is_wysiwyg = "true";
defparam \inst|fre_add[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \inst|fre_add[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[15]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[15] .is_wysiwyg = "true";
defparam \inst|fre_add[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \inst|fre_add[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[14]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[14] .is_wysiwyg = "true";
defparam \inst|fre_add[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N25
dffeas \inst|fre_add[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[12]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[12] .is_wysiwyg = "true";
defparam \inst|fre_add[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \inst|fre_add[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[11]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[11] .is_wysiwyg = "true";
defparam \inst|fre_add[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N21
dffeas \inst|fre_add[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[10]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[10] .is_wysiwyg = "true";
defparam \inst|fre_add[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N19
dffeas \inst|fre_add[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[9]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[9] .is_wysiwyg = "true";
defparam \inst|fre_add[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \inst1|FREQ_CTRL[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[8]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[8] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \inst1|FREQ_CTRL[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[7]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[7] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \inst1|FREQ_CTRL[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[6]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[6] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \inst1|FREQ_CTRL[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[5]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[5] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \inst1|FREQ_CTRL[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[4]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[4] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N7
dffeas \inst|fre_add[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[3]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[3] .is_wysiwyg = "true";
defparam \inst|fre_add[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \inst|fre_add[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[2]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[2] .is_wysiwyg = "true";
defparam \inst|fre_add[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \inst1|FREQ_CTRL[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[1]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[1] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneive_lcell_comb \inst|fre_add[2]~36 (
// Equation(s):
// \inst|fre_add[2]~36_combout  = ((\inst|fre_add [2] $ (\inst1|FREQ_CTRL [2] $ (\inst|fre_add[1]~35 )))) # (GND)
// \inst|fre_add[2]~37  = CARRY((\inst|fre_add [2] & ((!\inst|fre_add[1]~35 ) # (!\inst1|FREQ_CTRL [2]))) # (!\inst|fre_add [2] & (!\inst1|FREQ_CTRL [2] & !\inst|fre_add[1]~35 )))

	.dataa(\inst|fre_add [2]),
	.datab(\inst1|FREQ_CTRL [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[1]~35 ),
	.combout(\inst|fre_add[2]~36_combout ),
	.cout(\inst|fre_add[2]~37 ));
// synopsys translate_off
defparam \inst|fre_add[2]~36 .lut_mask = 16'h962B;
defparam \inst|fre_add[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \inst|fre_add[3]~38 (
// Equation(s):
// \inst|fre_add[3]~38_combout  = (\inst|fre_add [3] & ((\inst1|FREQ_CTRL [3] & (!\inst|fre_add[2]~37 )) # (!\inst1|FREQ_CTRL [3] & (\inst|fre_add[2]~37  & VCC)))) # (!\inst|fre_add [3] & ((\inst1|FREQ_CTRL [3] & ((\inst|fre_add[2]~37 ) # (GND))) # 
// (!\inst1|FREQ_CTRL [3] & (!\inst|fre_add[2]~37 ))))
// \inst|fre_add[3]~39  = CARRY((\inst|fre_add [3] & (\inst1|FREQ_CTRL [3] & !\inst|fre_add[2]~37 )) # (!\inst|fre_add [3] & ((\inst1|FREQ_CTRL [3]) # (!\inst|fre_add[2]~37 ))))

	.dataa(\inst|fre_add [3]),
	.datab(\inst1|FREQ_CTRL [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[2]~37 ),
	.combout(\inst|fre_add[3]~38_combout ),
	.cout(\inst|fre_add[3]~39 ));
// synopsys translate_off
defparam \inst|fre_add[3]~38 .lut_mask = 16'h694D;
defparam \inst|fre_add[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneive_lcell_comb \inst|fre_add[9]~50 (
// Equation(s):
// \inst|fre_add[9]~50_combout  = (\inst|fre_add [9] & ((\inst1|FREQ_CTRL [9] & (\inst|fre_add[8]~49  & VCC)) # (!\inst1|FREQ_CTRL [9] & (!\inst|fre_add[8]~49 )))) # (!\inst|fre_add [9] & ((\inst1|FREQ_CTRL [9] & (!\inst|fre_add[8]~49 )) # (!\inst1|FREQ_CTRL 
// [9] & ((\inst|fre_add[8]~49 ) # (GND)))))
// \inst|fre_add[9]~51  = CARRY((\inst|fre_add [9] & (!\inst1|FREQ_CTRL [9] & !\inst|fre_add[8]~49 )) # (!\inst|fre_add [9] & ((!\inst|fre_add[8]~49 ) # (!\inst1|FREQ_CTRL [9]))))

	.dataa(\inst|fre_add [9]),
	.datab(\inst1|FREQ_CTRL [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[8]~49 ),
	.combout(\inst|fre_add[9]~50_combout ),
	.cout(\inst|fre_add[9]~51 ));
// synopsys translate_off
defparam \inst|fre_add[9]~50 .lut_mask = 16'h9617;
defparam \inst|fre_add[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \inst|fre_add[10]~52 (
// Equation(s):
// \inst|fre_add[10]~52_combout  = ((\inst|fre_add [10] $ (\inst1|FREQ_CTRL [10] $ (!\inst|fre_add[9]~51 )))) # (GND)
// \inst|fre_add[10]~53  = CARRY((\inst|fre_add [10] & ((\inst1|FREQ_CTRL [10]) # (!\inst|fre_add[9]~51 ))) # (!\inst|fre_add [10] & (\inst1|FREQ_CTRL [10] & !\inst|fre_add[9]~51 )))

	.dataa(\inst|fre_add [10]),
	.datab(\inst1|FREQ_CTRL [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[9]~51 ),
	.combout(\inst|fre_add[10]~52_combout ),
	.cout(\inst|fre_add[10]~53 ));
// synopsys translate_off
defparam \inst|fre_add[10]~52 .lut_mask = 16'h698E;
defparam \inst|fre_add[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneive_lcell_comb \inst|fre_add[11]~54 (
// Equation(s):
// \inst|fre_add[11]~54_combout  = (\inst|fre_add [11] & ((\inst1|FREQ_CTRL [11] & (\inst|fre_add[10]~53  & VCC)) # (!\inst1|FREQ_CTRL [11] & (!\inst|fre_add[10]~53 )))) # (!\inst|fre_add [11] & ((\inst1|FREQ_CTRL [11] & (!\inst|fre_add[10]~53 )) # 
// (!\inst1|FREQ_CTRL [11] & ((\inst|fre_add[10]~53 ) # (GND)))))
// \inst|fre_add[11]~55  = CARRY((\inst|fre_add [11] & (!\inst1|FREQ_CTRL [11] & !\inst|fre_add[10]~53 )) # (!\inst|fre_add [11] & ((!\inst|fre_add[10]~53 ) # (!\inst1|FREQ_CTRL [11]))))

	.dataa(\inst|fre_add [11]),
	.datab(\inst1|FREQ_CTRL [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[10]~53 ),
	.combout(\inst|fre_add[11]~54_combout ),
	.cout(\inst|fre_add[11]~55 ));
// synopsys translate_off
defparam \inst|fre_add[11]~54 .lut_mask = 16'h9617;
defparam \inst|fre_add[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \inst|fre_add[12]~56 (
// Equation(s):
// \inst|fre_add[12]~56_combout  = ((\inst|fre_add [12] $ (\inst1|FREQ_CTRL [12] $ (!\inst|fre_add[11]~55 )))) # (GND)
// \inst|fre_add[12]~57  = CARRY((\inst|fre_add [12] & ((\inst1|FREQ_CTRL [12]) # (!\inst|fre_add[11]~55 ))) # (!\inst|fre_add [12] & (\inst1|FREQ_CTRL [12] & !\inst|fre_add[11]~55 )))

	.dataa(\inst|fre_add [12]),
	.datab(\inst1|FREQ_CTRL [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[11]~55 ),
	.combout(\inst|fre_add[12]~56_combout ),
	.cout(\inst|fre_add[12]~57 ));
// synopsys translate_off
defparam \inst|fre_add[12]~56 .lut_mask = 16'h698E;
defparam \inst|fre_add[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \inst|fre_add[14]~60 (
// Equation(s):
// \inst|fre_add[14]~60_combout  = ((\inst|fre_add [14] $ (\inst1|FREQ_CTRL [14] $ (!\inst|fre_add[13]~59 )))) # (GND)
// \inst|fre_add[14]~61  = CARRY((\inst|fre_add [14] & ((\inst1|FREQ_CTRL [14]) # (!\inst|fre_add[13]~59 ))) # (!\inst|fre_add [14] & (\inst1|FREQ_CTRL [14] & !\inst|fre_add[13]~59 )))

	.dataa(\inst|fre_add [14]),
	.datab(\inst1|FREQ_CTRL [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[13]~59 ),
	.combout(\inst|fre_add[14]~60_combout ),
	.cout(\inst|fre_add[14]~61 ));
// synopsys translate_off
defparam \inst|fre_add[14]~60 .lut_mask = 16'h698E;
defparam \inst|fre_add[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \inst|fre_add[15]~62 (
// Equation(s):
// \inst|fre_add[15]~62_combout  = (\inst|fre_add [15] & ((\inst1|FREQ_CTRL [15] & (\inst|fre_add[14]~61  & VCC)) # (!\inst1|FREQ_CTRL [15] & (!\inst|fre_add[14]~61 )))) # (!\inst|fre_add [15] & ((\inst1|FREQ_CTRL [15] & (!\inst|fre_add[14]~61 )) # 
// (!\inst1|FREQ_CTRL [15] & ((\inst|fre_add[14]~61 ) # (GND)))))
// \inst|fre_add[15]~63  = CARRY((\inst|fre_add [15] & (!\inst1|FREQ_CTRL [15] & !\inst|fre_add[14]~61 )) # (!\inst|fre_add [15] & ((!\inst|fre_add[14]~61 ) # (!\inst1|FREQ_CTRL [15]))))

	.dataa(\inst|fre_add [15]),
	.datab(\inst1|FREQ_CTRL [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[14]~61 ),
	.combout(\inst|fre_add[15]~62_combout ),
	.cout(\inst|fre_add[15]~63 ));
// synopsys translate_off
defparam \inst|fre_add[15]~62 .lut_mask = 16'h9617;
defparam \inst|fre_add[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \inst|fre_add[18]~68 (
// Equation(s):
// \inst|fre_add[18]~68_combout  = ((\inst|fre_add [18] $ (\inst1|FREQ_CTRL [18] $ (!\inst|fre_add[17]~67 )))) # (GND)
// \inst|fre_add[18]~69  = CARRY((\inst|fre_add [18] & ((\inst1|FREQ_CTRL [18]) # (!\inst|fre_add[17]~67 ))) # (!\inst|fre_add [18] & (\inst1|FREQ_CTRL [18] & !\inst|fre_add[17]~67 )))

	.dataa(\inst|fre_add [18]),
	.datab(\inst1|FREQ_CTRL [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[17]~67 ),
	.combout(\inst|fre_add[18]~68_combout ),
	.cout(\inst|fre_add[18]~69 ));
// synopsys translate_off
defparam \inst|fre_add[18]~68 .lut_mask = 16'h698E;
defparam \inst|fre_add[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \inst|fre_add[19]~70 (
// Equation(s):
// \inst|fre_add[19]~70_combout  = (\inst|fre_add [19] & ((\inst1|FREQ_CTRL [19] & (\inst|fre_add[18]~69  & VCC)) # (!\inst1|FREQ_CTRL [19] & (!\inst|fre_add[18]~69 )))) # (!\inst|fre_add [19] & ((\inst1|FREQ_CTRL [19] & (!\inst|fre_add[18]~69 )) # 
// (!\inst1|FREQ_CTRL [19] & ((\inst|fre_add[18]~69 ) # (GND)))))
// \inst|fre_add[19]~71  = CARRY((\inst|fre_add [19] & (!\inst1|FREQ_CTRL [19] & !\inst|fre_add[18]~69 )) # (!\inst|fre_add [19] & ((!\inst|fre_add[18]~69 ) # (!\inst1|FREQ_CTRL [19]))))

	.dataa(\inst|fre_add [19]),
	.datab(\inst1|FREQ_CTRL [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[18]~69 ),
	.combout(\inst|fre_add[19]~70_combout ),
	.cout(\inst|fre_add[19]~71 ));
// synopsys translate_off
defparam \inst|fre_add[19]~70 .lut_mask = 16'h9617;
defparam \inst|fre_add[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \inst1|FREQ_CTRL[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[24]~81_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[24] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \inst1|FREQ_CTRL[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[26]~85_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[26] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \inst1|FREQ_CTRL[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[28]~89_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[28] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \inst1|FREQ_CTRL[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[29]~91_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[29] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \inst1|FREQ_CTRL[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[30]~93_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[30] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneive_lcell_comb \inst1|FREQ_CTRL[1]~34 (
// Equation(s):
// \inst1|FREQ_CTRL[1]~34_combout  = ((\inst1|FREQ_CTRL [1] $ (\inst1|fword_key_add|key_flag~q  $ (!\inst1|FREQ_CTRL[0]~33 )))) # (GND)
// \inst1|FREQ_CTRL[1]~35  = CARRY((\inst1|FREQ_CTRL [1] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[0]~33 ))) # (!\inst1|FREQ_CTRL [1] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[0]~33 )))

	.dataa(\inst1|FREQ_CTRL [1]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[0]~33 ),
	.combout(\inst1|FREQ_CTRL[1]~34_combout ),
	.cout(\inst1|FREQ_CTRL[1]~35 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[1]~34 .lut_mask = 16'h698E;
defparam \inst1|FREQ_CTRL[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \inst1|FREQ_CTRL[4]~40 (
// Equation(s):
// \inst1|FREQ_CTRL[4]~40_combout  = ((\inst1|FREQ_CTRL [4] $ (\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL[3]~39 )))) # (GND)
// \inst1|FREQ_CTRL[4]~41  = CARRY((\inst1|FREQ_CTRL [4] & ((!\inst1|FREQ_CTRL[3]~39 ) # (!\inst1|fword_key_add|key_flag~q ))) # (!\inst1|FREQ_CTRL [4] & (!\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[3]~39 )))

	.dataa(\inst1|FREQ_CTRL [4]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[3]~39 ),
	.combout(\inst1|FREQ_CTRL[4]~40_combout ),
	.cout(\inst1|FREQ_CTRL[4]~41 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[4]~40 .lut_mask = 16'h962B;
defparam \inst1|FREQ_CTRL[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \inst1|FREQ_CTRL[5]~42 (
// Equation(s):
// \inst1|FREQ_CTRL[5]~42_combout  = (\inst1|FREQ_CTRL [5] & ((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[4]~41 )) # (!\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL[4]~41  & VCC)))) # (!\inst1|FREQ_CTRL [5] & 
// ((\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL[4]~41 ) # (GND))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[4]~41 ))))
// \inst1|FREQ_CTRL[5]~43  = CARRY((\inst1|FREQ_CTRL [5] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[4]~41 )) # (!\inst1|FREQ_CTRL [5] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[4]~41 ))))

	.dataa(\inst1|FREQ_CTRL [5]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[4]~41 ),
	.combout(\inst1|FREQ_CTRL[5]~42_combout ),
	.cout(\inst1|FREQ_CTRL[5]~43 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[5]~42 .lut_mask = 16'h694D;
defparam \inst1|FREQ_CTRL[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneive_lcell_comb \inst1|FREQ_CTRL[6]~44 (
// Equation(s):
// \inst1|FREQ_CTRL[6]~44_combout  = ((\inst1|FREQ_CTRL [6] $ (\inst1|fword_key_add|key_flag~q  $ (!\inst1|FREQ_CTRL[5]~43 )))) # (GND)
// \inst1|FREQ_CTRL[6]~45  = CARRY((\inst1|FREQ_CTRL [6] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[5]~43 ))) # (!\inst1|FREQ_CTRL [6] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[5]~43 )))

	.dataa(\inst1|FREQ_CTRL [6]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[5]~43 ),
	.combout(\inst1|FREQ_CTRL[6]~44_combout ),
	.cout(\inst1|FREQ_CTRL[6]~45 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[6]~44 .lut_mask = 16'h698E;
defparam \inst1|FREQ_CTRL[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneive_lcell_comb \inst1|FREQ_CTRL[7]~46 (
// Equation(s):
// \inst1|FREQ_CTRL[7]~46_combout  = ((\inst1|FREQ_CTRL [7] $ (\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL[6]~45 )))) # (GND)
// \inst1|FREQ_CTRL[7]~47  = CARRY((\inst1|FREQ_CTRL [7] & ((!\inst1|FREQ_CTRL[6]~45 ) # (!\inst1|fword_key_add|key_flag~q ))) # (!\inst1|FREQ_CTRL [7] & (!\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[6]~45 )))

	.dataa(\inst1|FREQ_CTRL [7]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[6]~45 ),
	.combout(\inst1|FREQ_CTRL[7]~46_combout ),
	.cout(\inst1|FREQ_CTRL[7]~47 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[7]~46 .lut_mask = 16'h962B;
defparam \inst1|FREQ_CTRL[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \inst1|FREQ_CTRL[8]~48 (
// Equation(s):
// \inst1|FREQ_CTRL[8]~48_combout  = (\inst1|FREQ_CTRL [8] & ((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[7]~47 )) # (!\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL[7]~47  & VCC)))) # (!\inst1|FREQ_CTRL [8] & 
// ((\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL[7]~47 ) # (GND))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[7]~47 ))))
// \inst1|FREQ_CTRL[8]~49  = CARRY((\inst1|FREQ_CTRL [8] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[7]~47 )) # (!\inst1|FREQ_CTRL [8] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[7]~47 ))))

	.dataa(\inst1|FREQ_CTRL [8]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[7]~47 ),
	.combout(\inst1|FREQ_CTRL[8]~48_combout ),
	.cout(\inst1|FREQ_CTRL[8]~49 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[8]~48 .lut_mask = 16'h694D;
defparam \inst1|FREQ_CTRL[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \inst1|FREQ_CTRL[24]~81 (
// Equation(s):
// \inst1|FREQ_CTRL[24]~81_combout  = ((\inst1|FREQ_CTRL [24] $ (\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL[23]~80 )))) # (GND)
// \inst1|FREQ_CTRL[24]~82  = CARRY((\inst1|FREQ_CTRL [24] & ((!\inst1|FREQ_CTRL[23]~80 ) # (!\inst1|fword_key_add|key_flag~q ))) # (!\inst1|FREQ_CTRL [24] & (!\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[23]~80 )))

	.dataa(\inst1|FREQ_CTRL [24]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[23]~80 ),
	.combout(\inst1|FREQ_CTRL[24]~81_combout ),
	.cout(\inst1|FREQ_CTRL[24]~82 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[24]~81 .lut_mask = 16'h962B;
defparam \inst1|FREQ_CTRL[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \inst1|FREQ_CTRL[26]~85 (
// Equation(s):
// \inst1|FREQ_CTRL[26]~85_combout  = ((\inst1|FREQ_CTRL [26] $ (\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL[25]~84 )))) # (GND)
// \inst1|FREQ_CTRL[26]~86  = CARRY((\inst1|FREQ_CTRL [26] & ((!\inst1|FREQ_CTRL[25]~84 ) # (!\inst1|fword_key_add|key_flag~q ))) # (!\inst1|FREQ_CTRL [26] & (!\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[25]~84 )))

	.dataa(\inst1|FREQ_CTRL [26]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[25]~84 ),
	.combout(\inst1|FREQ_CTRL[26]~85_combout ),
	.cout(\inst1|FREQ_CTRL[26]~86 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[26]~85 .lut_mask = 16'h962B;
defparam \inst1|FREQ_CTRL[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \inst1|FREQ_CTRL[28]~89 (
// Equation(s):
// \inst1|FREQ_CTRL[28]~89_combout  = ((\inst1|FREQ_CTRL [28] $ (\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL[27]~88 )))) # (GND)
// \inst1|FREQ_CTRL[28]~90  = CARRY((\inst1|FREQ_CTRL [28] & ((!\inst1|FREQ_CTRL[27]~88 ) # (!\inst1|fword_key_add|key_flag~q ))) # (!\inst1|FREQ_CTRL [28] & (!\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[27]~88 )))

	.dataa(\inst1|FREQ_CTRL [28]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[27]~88 ),
	.combout(\inst1|FREQ_CTRL[28]~89_combout ),
	.cout(\inst1|FREQ_CTRL[28]~90 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[28]~89 .lut_mask = 16'h962B;
defparam \inst1|FREQ_CTRL[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \inst1|FREQ_CTRL[29]~91 (
// Equation(s):
// \inst1|FREQ_CTRL[29]~91_combout  = (\inst1|FREQ_CTRL [29] & ((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[28]~90 )) # (!\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL[28]~90  & VCC)))) # (!\inst1|FREQ_CTRL [29] & 
// ((\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL[28]~90 ) # (GND))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[28]~90 ))))
// \inst1|FREQ_CTRL[29]~92  = CARRY((\inst1|FREQ_CTRL [29] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[28]~90 )) # (!\inst1|FREQ_CTRL [29] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[28]~90 ))))

	.dataa(\inst1|FREQ_CTRL [29]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[28]~90 ),
	.combout(\inst1|FREQ_CTRL[29]~91_combout ),
	.cout(\inst1|FREQ_CTRL[29]~92 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[29]~91 .lut_mask = 16'h694D;
defparam \inst1|FREQ_CTRL[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \inst1|FREQ_CTRL[30]~93 (
// Equation(s):
// \inst1|FREQ_CTRL[30]~93_combout  = ((\inst1|FREQ_CTRL [30] $ (\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL[29]~92 )))) # (GND)
// \inst1|FREQ_CTRL[30]~94  = CARRY((\inst1|FREQ_CTRL [30] & ((!\inst1|FREQ_CTRL[29]~92 ) # (!\inst1|fword_key_add|key_flag~q ))) # (!\inst1|FREQ_CTRL [30] & (!\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[29]~92 )))

	.dataa(\inst1|FREQ_CTRL [30]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[29]~92 ),
	.combout(\inst1|FREQ_CTRL[30]~93_combout ),
	.cout(\inst1|FREQ_CTRL[30]~94 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[30]~93 .lut_mask = 16'h962B;
defparam \inst1|FREQ_CTRL[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N31
dffeas \inst1|fword_key_add|cnt_20ms[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[9]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[9] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \inst1|fword_key_add|cnt_20ms[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[16]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[16] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \inst1|fword_key_sub|cnt_20ms[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[19]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[19] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N23
dffeas \inst1|fword_key_sub|cnt_20ms[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[5]~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[5] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N27
dffeas \inst1|fword_key_sub|cnt_20ms[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[7]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[7] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \inst1|fword_key_sub|cnt_20ms[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|fword_key_sub|cnt_20ms[12]~44_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(vcc),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[12] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[9]~38 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[9]~38_combout  = (\inst1|fword_key_add|cnt_20ms [9] & (!\inst1|fword_key_add|cnt_20ms[8]~37 )) # (!\inst1|fword_key_add|cnt_20ms [9] & ((\inst1|fword_key_add|cnt_20ms[8]~37 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[9]~39  = CARRY((!\inst1|fword_key_add|cnt_20ms[8]~37 ) # (!\inst1|fword_key_add|cnt_20ms [9]))

	.dataa(\inst1|fword_key_add|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[8]~37 ),
	.combout(\inst1|fword_key_add|cnt_20ms[9]~38_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \inst1|fword_key_add|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[16]~52 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[16]~52_combout  = (\inst1|fword_key_add|cnt_20ms [16] & (\inst1|fword_key_add|cnt_20ms[15]~51  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [16] & (!\inst1|fword_key_add|cnt_20ms[15]~51  & VCC))
// \inst1|fword_key_add|cnt_20ms[16]~53  = CARRY((\inst1|fword_key_add|cnt_20ms [16] & !\inst1|fword_key_add|cnt_20ms[15]~51 ))

	.dataa(\inst1|fword_key_add|cnt_20ms [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[15]~51 ),
	.combout(\inst1|fword_key_add|cnt_20ms[16]~52_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[16]~52 .lut_mask = 16'hA50A;
defparam \inst1|fword_key_add|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N22
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[5]~30 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[5]~30_combout  = (\inst1|fword_key_sub|cnt_20ms [5] & (!\inst1|fword_key_sub|cnt_20ms[4]~29 )) # (!\inst1|fword_key_sub|cnt_20ms [5] & ((\inst1|fword_key_sub|cnt_20ms[4]~29 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[5]~31  = CARRY((!\inst1|fword_key_sub|cnt_20ms[4]~29 ) # (!\inst1|fword_key_sub|cnt_20ms [5]))

	.dataa(\inst1|fword_key_sub|cnt_20ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[4]~29 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[5]~30_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[5]~30 .lut_mask = 16'h5A5F;
defparam \inst1|fword_key_sub|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[7]~34 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[7]~34_combout  = (\inst1|fword_key_sub|cnt_20ms [7] & (!\inst1|fword_key_sub|cnt_20ms[6]~33 )) # (!\inst1|fword_key_sub|cnt_20ms [7] & ((\inst1|fword_key_sub|cnt_20ms[6]~33 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[7]~35  = CARRY((!\inst1|fword_key_sub|cnt_20ms[6]~33 ) # (!\inst1|fword_key_sub|cnt_20ms [7]))

	.dataa(\inst1|fword_key_sub|cnt_20ms [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[6]~33 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[7]~34_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[7]~34 .lut_mask = 16'h5A5F;
defparam \inst1|fword_key_sub|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[12]~44 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[12]~44_combout  = (\inst1|fword_key_sub|cnt_20ms [12] & (\inst1|fword_key_sub|cnt_20ms[11]~43  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [12] & (!\inst1|fword_key_sub|cnt_20ms[11]~43  & VCC))
// \inst1|fword_key_sub|cnt_20ms[12]~45  = CARRY((\inst1|fword_key_sub|cnt_20ms [12] & !\inst1|fword_key_sub|cnt_20ms[11]~43 ))

	.dataa(\inst1|fword_key_sub|cnt_20ms [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[11]~43 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[12]~44_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[12]~44 .lut_mask = 16'hA50A;
defparam \inst1|fword_key_sub|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[18]~56 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[18]~56_combout  = (\inst1|fword_key_sub|cnt_20ms [18] & (\inst1|fword_key_sub|cnt_20ms[17]~55  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [18] & (!\inst1|fword_key_sub|cnt_20ms[17]~55  & VCC))
// \inst1|fword_key_sub|cnt_20ms[18]~57  = CARRY((\inst1|fword_key_sub|cnt_20ms [18] & !\inst1|fword_key_sub|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[17]~55 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[18]~56_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[18]~57 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[18]~56 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_sub|cnt_20ms[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[19]~58 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[19]~58_combout  = \inst1|fword_key_sub|cnt_20ms[18]~57  $ (\inst1|fword_key_sub|cnt_20ms [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|fword_key_sub|cnt_20ms [19]),
	.cin(\inst1|fword_key_sub|cnt_20ms[18]~57 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[19]~58 .lut_mask = 16'h0FF0;
defparam \inst1|fword_key_sub|cnt_20ms[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \inst1|fword_key_add|Equal1~2 (
// Equation(s):
// \inst1|fword_key_add|Equal1~2_combout  = (\inst1|fword_key_add|cnt_20ms [9] & (!\inst1|fword_key_add|cnt_20ms [10] & (!\inst1|fword_key_add|cnt_20ms [12] & !\inst1|fword_key_add|cnt_20ms [11])))

	.dataa(\inst1|fword_key_add|cnt_20ms [9]),
	.datab(\inst1|fword_key_add|cnt_20ms [10]),
	.datac(\inst1|fword_key_add|cnt_20ms [12]),
	.datad(\inst1|fword_key_add|cnt_20ms [11]),
	.cin(gnd),
	.combout(\inst1|fword_key_add|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|Equal1~2 .lut_mask = 16'h0002;
defparam \inst1|fword_key_add|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \inst1|fword_key_sub|Equal1~1 (
// Equation(s):
// \inst1|fword_key_sub|Equal1~1_combout  = (\inst1|fword_key_sub|cnt_20ms [5] & (!\inst1|fword_key_sub|cnt_20ms [6] & (!\inst1|fword_key_sub|cnt_20ms [7] & !\inst1|fword_key_sub|cnt_20ms [8])))

	.dataa(\inst1|fword_key_sub|cnt_20ms [5]),
	.datab(\inst1|fword_key_sub|cnt_20ms [6]),
	.datac(\inst1|fword_key_sub|cnt_20ms [7]),
	.datad(\inst1|fword_key_sub|cnt_20ms [8]),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|Equal1~1 .lut_mask = 16'h0002;
defparam \inst1|fword_key_sub|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \data_out[7]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \data_out[6]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \data_out[5]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \data_out[4]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \data_out[3]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \data_out[2]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \data_out[1]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \data_out[0]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \inst4|wave_select[1]~1 (
// Equation(s):
// \inst4|wave_select[1]~1_combout  = !\key[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\inst4|wave_select[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|wave_select[1]~1 .lut_mask = 16'h00FF;
defparam \inst4|wave_select[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \inst4|wave_select[1]~0 (
// Equation(s):
// \inst4|wave_select[1]~0_combout  = (\key[0]~input_o ) # (\key[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key[0]~input_o ),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\inst4|wave_select[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|wave_select[1]~0 .lut_mask = 16'hFFF0;
defparam \inst4|wave_select[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \inst4|wave_select[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst4|wave_select[1]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|wave_select[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|wave_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|wave_select[1] .is_wysiwyg = "true";
defparam \inst4|wave_select[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \inst|rom_addr[13]~feeder (
// Equation(s):
// \inst|rom_addr[13]~feeder_combout  = \inst4|wave_select [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|wave_select [1]),
	.cin(gnd),
	.combout(\inst|rom_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \inst|rom_addr[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[13] .is_wysiwyg = "true";
defparam \inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[0]~20 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[0]~20_combout  = \inst1|fword_key_add|cnt_20ms [0] $ (VCC)
// \inst1|fword_key_add|cnt_20ms[0]~21  = CARRY(\inst1|fword_key_add|cnt_20ms [0])

	.dataa(\inst1|fword_key_add|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|fword_key_add|cnt_20ms[0]~20_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \inst1|fword_key_add|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \key_add~input (
	.i(key_add),
	.ibar(gnd),
	.o(\key_add~input_o ));
// synopsys translate_off
defparam \key_add~input .bus_hold = "false";
defparam \key_add~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[1]~22 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[1]~22_combout  = (\inst1|fword_key_add|cnt_20ms [1] & (!\inst1|fword_key_add|cnt_20ms[0]~21 )) # (!\inst1|fword_key_add|cnt_20ms [1] & ((\inst1|fword_key_add|cnt_20ms[0]~21 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[1]~23  = CARRY((!\inst1|fword_key_add|cnt_20ms[0]~21 ) # (!\inst1|fword_key_add|cnt_20ms [1]))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[0]~21 ),
	.combout(\inst1|fword_key_add|cnt_20ms[1]~22_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[1]~22 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_add|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N15
dffeas \inst1|fword_key_add|cnt_20ms[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[1]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[1] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[2]~24 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[2]~24_combout  = (\inst1|fword_key_add|cnt_20ms [2] & (\inst1|fword_key_add|cnt_20ms[1]~23  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [2] & (!\inst1|fword_key_add|cnt_20ms[1]~23  & VCC))
// \inst1|fword_key_add|cnt_20ms[2]~25  = CARRY((\inst1|fword_key_add|cnt_20ms [2] & !\inst1|fword_key_add|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[1]~23 ),
	.combout(\inst1|fword_key_add|cnt_20ms[2]~24_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_add|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \inst1|fword_key_add|cnt_20ms[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[2]~24_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[2] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[3]~26 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[3]~26_combout  = (\inst1|fword_key_add|cnt_20ms [3] & (!\inst1|fword_key_add|cnt_20ms[2]~25 )) # (!\inst1|fword_key_add|cnt_20ms [3] & ((\inst1|fword_key_add|cnt_20ms[2]~25 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[3]~27  = CARRY((!\inst1|fword_key_add|cnt_20ms[2]~25 ) # (!\inst1|fword_key_add|cnt_20ms [3]))

	.dataa(\inst1|fword_key_add|cnt_20ms [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[2]~25 ),
	.combout(\inst1|fword_key_add|cnt_20ms[3]~26_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[3]~26 .lut_mask = 16'h5A5F;
defparam \inst1|fword_key_add|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[4]~28 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[4]~28_combout  = (\inst1|fword_key_add|cnt_20ms [4] & (\inst1|fword_key_add|cnt_20ms[3]~27  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [4] & (!\inst1|fword_key_add|cnt_20ms[3]~27  & VCC))
// \inst1|fword_key_add|cnt_20ms[4]~29  = CARRY((\inst1|fword_key_add|cnt_20ms [4] & !\inst1|fword_key_add|cnt_20ms[3]~27 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[3]~27 ),
	.combout(\inst1|fword_key_add|cnt_20ms[4]~28_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[4]~28 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_add|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \inst1|fword_key_add|cnt_20ms[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[4]~28_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[4] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[5]~30 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[5]~30_combout  = (\inst1|fword_key_add|cnt_20ms [5] & (!\inst1|fword_key_add|cnt_20ms[4]~29 )) # (!\inst1|fword_key_add|cnt_20ms [5] & ((\inst1|fword_key_add|cnt_20ms[4]~29 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[5]~31  = CARRY((!\inst1|fword_key_add|cnt_20ms[4]~29 ) # (!\inst1|fword_key_add|cnt_20ms [5]))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[4]~29 ),
	.combout(\inst1|fword_key_add|cnt_20ms[5]~30_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[5]~30 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_add|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \inst1|fword_key_add|cnt_20ms[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[5]~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[5] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[6]~32 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[6]~32_combout  = (\inst1|fword_key_add|cnt_20ms [6] & (\inst1|fword_key_add|cnt_20ms[5]~31  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [6] & (!\inst1|fword_key_add|cnt_20ms[5]~31  & VCC))
// \inst1|fword_key_add|cnt_20ms[6]~33  = CARRY((\inst1|fword_key_add|cnt_20ms [6] & !\inst1|fword_key_add|cnt_20ms[5]~31 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[5]~31 ),
	.combout(\inst1|fword_key_add|cnt_20ms[6]~32_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[6]~32 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_add|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \inst1|fword_key_add|cnt_20ms[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[6]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[6] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[7]~34 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[7]~34_combout  = (\inst1|fword_key_add|cnt_20ms [7] & (!\inst1|fword_key_add|cnt_20ms[6]~33 )) # (!\inst1|fword_key_add|cnt_20ms [7] & ((\inst1|fword_key_add|cnt_20ms[6]~33 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[7]~35  = CARRY((!\inst1|fword_key_add|cnt_20ms[6]~33 ) # (!\inst1|fword_key_add|cnt_20ms [7]))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[6]~33 ),
	.combout(\inst1|fword_key_add|cnt_20ms[7]~34_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[7]~34 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_add|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \inst1|fword_key_add|cnt_20ms[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[7]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[7] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[8]~36 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[8]~36_combout  = (\inst1|fword_key_add|cnt_20ms [8] & (\inst1|fword_key_add|cnt_20ms[7]~35  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [8] & (!\inst1|fword_key_add|cnt_20ms[7]~35  & VCC))
// \inst1|fword_key_add|cnt_20ms[8]~37  = CARRY((\inst1|fword_key_add|cnt_20ms [8] & !\inst1|fword_key_add|cnt_20ms[7]~35 ))

	.dataa(\inst1|fword_key_add|cnt_20ms [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[7]~35 ),
	.combout(\inst1|fword_key_add|cnt_20ms[8]~36_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[8]~36 .lut_mask = 16'hA50A;
defparam \inst1|fword_key_add|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[10]~40 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[10]~40_combout  = (\inst1|fword_key_add|cnt_20ms [10] & (\inst1|fword_key_add|cnt_20ms[9]~39  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [10] & (!\inst1|fword_key_add|cnt_20ms[9]~39  & VCC))
// \inst1|fword_key_add|cnt_20ms[10]~41  = CARRY((\inst1|fword_key_add|cnt_20ms [10] & !\inst1|fword_key_add|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[9]~39 ),
	.combout(\inst1|fword_key_add|cnt_20ms[10]~40_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_add|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \inst1|fword_key_add|cnt_20ms[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[10]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[10] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[11]~42 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[11]~42_combout  = (\inst1|fword_key_add|cnt_20ms [11] & (!\inst1|fword_key_add|cnt_20ms[10]~41 )) # (!\inst1|fword_key_add|cnt_20ms [11] & ((\inst1|fword_key_add|cnt_20ms[10]~41 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[11]~43  = CARRY((!\inst1|fword_key_add|cnt_20ms[10]~41 ) # (!\inst1|fword_key_add|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[10]~41 ),
	.combout(\inst1|fword_key_add|cnt_20ms[11]~42_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_add|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \inst1|fword_key_add|cnt_20ms[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[11]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[11] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[12]~44 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[12]~44_combout  = (\inst1|fword_key_add|cnt_20ms [12] & (\inst1|fword_key_add|cnt_20ms[11]~43  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [12] & (!\inst1|fword_key_add|cnt_20ms[11]~43  & VCC))
// \inst1|fword_key_add|cnt_20ms[12]~45  = CARRY((\inst1|fword_key_add|cnt_20ms [12] & !\inst1|fword_key_add|cnt_20ms[11]~43 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[11]~43 ),
	.combout(\inst1|fword_key_add|cnt_20ms[12]~44_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[12]~44 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_add|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \inst1|fword_key_add|cnt_20ms[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[12]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[12] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[13]~46 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[13]~46_combout  = (\inst1|fword_key_add|cnt_20ms [13] & (!\inst1|fword_key_add|cnt_20ms[12]~45 )) # (!\inst1|fword_key_add|cnt_20ms [13] & ((\inst1|fword_key_add|cnt_20ms[12]~45 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[13]~47  = CARRY((!\inst1|fword_key_add|cnt_20ms[12]~45 ) # (!\inst1|fword_key_add|cnt_20ms [13]))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[12]~45 ),
	.combout(\inst1|fword_key_add|cnt_20ms[13]~46_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[13]~46 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_add|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \inst1|fword_key_add|cnt_20ms[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[13]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[13] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[14]~48 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[14]~48_combout  = (\inst1|fword_key_add|cnt_20ms [14] & (\inst1|fword_key_add|cnt_20ms[13]~47  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [14] & (!\inst1|fword_key_add|cnt_20ms[13]~47  & VCC))
// \inst1|fword_key_add|cnt_20ms[14]~49  = CARRY((\inst1|fword_key_add|cnt_20ms [14] & !\inst1|fword_key_add|cnt_20ms[13]~47 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[13]~47 ),
	.combout(\inst1|fword_key_add|cnt_20ms[14]~48_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[14]~48 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_add|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \inst1|fword_key_add|cnt_20ms[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[14]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[14] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[15]~50 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[15]~50_combout  = (\inst1|fword_key_add|cnt_20ms [15] & (!\inst1|fword_key_add|cnt_20ms[14]~49 )) # (!\inst1|fword_key_add|cnt_20ms [15] & ((\inst1|fword_key_add|cnt_20ms[14]~49 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[15]~51  = CARRY((!\inst1|fword_key_add|cnt_20ms[14]~49 ) # (!\inst1|fword_key_add|cnt_20ms [15]))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[14]~49 ),
	.combout(\inst1|fword_key_add|cnt_20ms[15]~50_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[15]~50 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_add|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \inst1|fword_key_add|cnt_20ms[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[15]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[15] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[17]~54 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[17]~54_combout  = (\inst1|fword_key_add|cnt_20ms [17] & (!\inst1|fword_key_add|cnt_20ms[16]~53 )) # (!\inst1|fword_key_add|cnt_20ms [17] & ((\inst1|fword_key_add|cnt_20ms[16]~53 ) # (GND)))
// \inst1|fword_key_add|cnt_20ms[17]~55  = CARRY((!\inst1|fword_key_add|cnt_20ms[16]~53 ) # (!\inst1|fword_key_add|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[16]~53 ),
	.combout(\inst1|fword_key_add|cnt_20ms[17]~54_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_add|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \inst1|fword_key_add|cnt_20ms[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[17]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[17] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[18]~56 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[18]~56_combout  = (\inst1|fword_key_add|cnt_20ms [18] & (\inst1|fword_key_add|cnt_20ms[17]~55  $ (GND))) # (!\inst1|fword_key_add|cnt_20ms [18] & (!\inst1|fword_key_add|cnt_20ms[17]~55  & VCC))
// \inst1|fword_key_add|cnt_20ms[18]~57  = CARRY((\inst1|fword_key_add|cnt_20ms [18] & !\inst1|fword_key_add|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_add|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_add|cnt_20ms[17]~55 ),
	.combout(\inst1|fword_key_add|cnt_20ms[18]~56_combout ),
	.cout(\inst1|fword_key_add|cnt_20ms[18]~57 ));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[18]~56 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_add|cnt_20ms[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \inst1|fword_key_add|cnt_20ms[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[18]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[18] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \inst1|fword_key_add|Equal1~3 (
// Equation(s):
// \inst1|fword_key_add|Equal1~3_combout  = (\inst1|fword_key_add|cnt_20ms [16] & (\inst1|fword_key_add|cnt_20ms [14] & (!\inst1|fword_key_add|cnt_20ms [15] & !\inst1|fword_key_add|cnt_20ms [13])))

	.dataa(\inst1|fword_key_add|cnt_20ms [16]),
	.datab(\inst1|fword_key_add|cnt_20ms [14]),
	.datac(\inst1|fword_key_add|cnt_20ms [15]),
	.datad(\inst1|fword_key_add|cnt_20ms [13]),
	.cin(gnd),
	.combout(\inst1|fword_key_add|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|Equal1~3 .lut_mask = 16'h0008;
defparam \inst1|fword_key_add|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \inst1|fword_key_add|cnt_20ms[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[8]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[8] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \inst1|fword_key_add|Equal1~1 (
// Equation(s):
// \inst1|fword_key_add|Equal1~1_combout  = (\inst1|fword_key_add|cnt_20ms [5] & (!\inst1|fword_key_add|cnt_20ms [6] & (!\inst1|fword_key_add|cnt_20ms [7] & !\inst1|fword_key_add|cnt_20ms [8])))

	.dataa(\inst1|fword_key_add|cnt_20ms [5]),
	.datab(\inst1|fword_key_add|cnt_20ms [6]),
	.datac(\inst1|fword_key_add|cnt_20ms [7]),
	.datad(\inst1|fword_key_add|cnt_20ms [8]),
	.cin(gnd),
	.combout(\inst1|fword_key_add|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|Equal1~1 .lut_mask = 16'h0002;
defparam \inst1|fword_key_add|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \inst1|fword_key_add|cnt_20ms[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[3]~26_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[3] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneive_lcell_comb \inst1|fword_key_add|Equal1~0 (
// Equation(s):
// \inst1|fword_key_add|Equal1~0_combout  = (\inst1|fword_key_add|cnt_20ms [4] & (\inst1|fword_key_add|cnt_20ms [2] & (\inst1|fword_key_add|cnt_20ms [1] & \inst1|fword_key_add|cnt_20ms [3])))

	.dataa(\inst1|fword_key_add|cnt_20ms [4]),
	.datab(\inst1|fword_key_add|cnt_20ms [2]),
	.datac(\inst1|fword_key_add|cnt_20ms [1]),
	.datad(\inst1|fword_key_add|cnt_20ms [3]),
	.cin(gnd),
	.combout(\inst1|fword_key_add|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|Equal1~0 .lut_mask = 16'h8000;
defparam \inst1|fword_key_add|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \inst1|fword_key_add|Equal1~4 (
// Equation(s):
// \inst1|fword_key_add|Equal1~4_combout  = (\inst1|fword_key_add|Equal1~2_combout  & (\inst1|fword_key_add|Equal1~3_combout  & (\inst1|fword_key_add|Equal1~1_combout  & \inst1|fword_key_add|Equal1~0_combout )))

	.dataa(\inst1|fword_key_add|Equal1~2_combout ),
	.datab(\inst1|fword_key_add|Equal1~3_combout ),
	.datac(\inst1|fword_key_add|Equal1~1_combout ),
	.datad(\inst1|fword_key_add|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst1|fword_key_add|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|Equal1~4 .lut_mask = 16'h8000;
defparam \inst1|fword_key_add|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \inst1|fword_key_add|cnt_20ms[19]~58 (
// Equation(s):
// \inst1|fword_key_add|cnt_20ms[19]~58_combout  = \inst1|fword_key_add|cnt_20ms [19] $ (\inst1|fword_key_add|cnt_20ms[18]~57 )

	.dataa(\inst1|fword_key_add|cnt_20ms [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|fword_key_add|cnt_20ms[18]~57 ),
	.combout(\inst1|fword_key_add|cnt_20ms[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[19]~58 .lut_mask = 16'h5A5A;
defparam \inst1|fword_key_add|cnt_20ms[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \inst1|fword_key_add|cnt_20ms[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[19]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[19] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \inst1|fword_key_add|Equal1~5 (
// Equation(s):
// \inst1|fword_key_add|Equal1~5_combout  = (\inst1|fword_key_add|cnt_20ms [17] & (\inst1|fword_key_add|cnt_20ms [18] & (\inst1|fword_key_add|Equal1~4_combout  & \inst1|fword_key_add|cnt_20ms [19])))

	.dataa(\inst1|fword_key_add|cnt_20ms [17]),
	.datab(\inst1|fword_key_add|cnt_20ms [18]),
	.datac(\inst1|fword_key_add|Equal1~4_combout ),
	.datad(\inst1|fword_key_add|cnt_20ms [19]),
	.cin(gnd),
	.combout(\inst1|fword_key_add|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|Equal1~5 .lut_mask = 16'h8000;
defparam \inst1|fword_key_add|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \inst1|fword_key_add|always0~0 (
// Equation(s):
// \inst1|fword_key_add|always0~0_combout  = (\key_add~input_o ) # ((!\inst1|fword_key_add|Equal1~5_combout ) # (!\inst1|fword_key_add|cnt_20ms [0]))

	.dataa(\key_add~input_o ),
	.datab(gnd),
	.datac(\inst1|fword_key_add|cnt_20ms [0]),
	.datad(\inst1|fword_key_add|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst1|fword_key_add|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|always0~0 .lut_mask = 16'hAFFF;
defparam \inst1|fword_key_add|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \inst1|fword_key_add|cnt_20ms[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|cnt_20ms[0]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_add~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_add|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|cnt_20ms[0] .is_wysiwyg = "true";
defparam \inst1|fword_key_add|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \inst1|fword_key_add|Equal1~6 (
// Equation(s):
// \inst1|fword_key_add|Equal1~6_combout  = (!\inst1|fword_key_add|cnt_20ms [0] & \inst1|fword_key_add|Equal1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|fword_key_add|cnt_20ms [0]),
	.datad(\inst1|fword_key_add|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst1|fword_key_add|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_add|Equal1~6 .lut_mask = 16'h0F00;
defparam \inst1|fword_key_add|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \inst1|fword_key_add|key_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_add|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_add|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_add|key_flag .is_wysiwyg = "true";
defparam \inst1|fword_key_add|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \inst1|FREQ_CTRL[0]~32 (
// Equation(s):
// \inst1|FREQ_CTRL[0]~32_combout  = \inst1|FREQ_CTRL [0] $ (VCC)
// \inst1|FREQ_CTRL[0]~33  = CARRY(\inst1|FREQ_CTRL [0])

	.dataa(gnd),
	.datab(\inst1|FREQ_CTRL [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|FREQ_CTRL[0]~32_combout ),
	.cout(\inst1|FREQ_CTRL[0]~33 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[0]~32 .lut_mask = 16'h33CC;
defparam \inst1|FREQ_CTRL[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[0]~20 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[0]~20_combout  = \inst1|fword_key_sub|cnt_20ms [0] $ (VCC)
// \inst1|fword_key_sub|cnt_20ms[0]~21  = CARRY(\inst1|fword_key_sub|cnt_20ms [0])

	.dataa(\inst1|fword_key_sub|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|cnt_20ms[0]~20_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \inst1|fword_key_sub|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[1]~22 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[1]~22_combout  = (\inst1|fword_key_sub|cnt_20ms [1] & (!\inst1|fword_key_sub|cnt_20ms[0]~21 )) # (!\inst1|fword_key_sub|cnt_20ms [1] & ((\inst1|fword_key_sub|cnt_20ms[0]~21 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[1]~23  = CARRY((!\inst1|fword_key_sub|cnt_20ms[0]~21 ) # (!\inst1|fword_key_sub|cnt_20ms [1]))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[0]~21 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[1]~22_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[1]~22 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_sub|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \key_sub~input (
	.i(key_sub),
	.ibar(gnd),
	.o(\key_sub~input_o ));
// synopsys translate_off
defparam \key_sub~input .bus_hold = "false";
defparam \key_sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \inst1|fword_key_sub|cnt_20ms[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[0]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[0] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \inst1|fword_key_sub|always0~0 (
// Equation(s):
// \inst1|fword_key_sub|always0~0_combout  = (\key_sub~input_o ) # ((!\inst1|fword_key_sub|Equal1~5_combout ) # (!\inst1|fword_key_sub|cnt_20ms [0]))

	.dataa(\key_sub~input_o ),
	.datab(gnd),
	.datac(\inst1|fword_key_sub|cnt_20ms [0]),
	.datad(\inst1|fword_key_sub|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|always0~0 .lut_mask = 16'hAFFF;
defparam \inst1|fword_key_sub|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \inst1|fword_key_sub|cnt_20ms[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[1]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[1] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[2]~24 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[2]~24_combout  = (\inst1|fword_key_sub|cnt_20ms [2] & (\inst1|fword_key_sub|cnt_20ms[1]~23  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [2] & (!\inst1|fword_key_sub|cnt_20ms[1]~23  & VCC))
// \inst1|fword_key_sub|cnt_20ms[2]~25  = CARRY((\inst1|fword_key_sub|cnt_20ms [2] & !\inst1|fword_key_sub|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[1]~23 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[2]~24_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_sub|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \inst1|fword_key_sub|cnt_20ms[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[2]~24_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[2] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[3]~26 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[3]~26_combout  = (\inst1|fword_key_sub|cnt_20ms [3] & (!\inst1|fword_key_sub|cnt_20ms[2]~25 )) # (!\inst1|fword_key_sub|cnt_20ms [3] & ((\inst1|fword_key_sub|cnt_20ms[2]~25 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[3]~27  = CARRY((!\inst1|fword_key_sub|cnt_20ms[2]~25 ) # (!\inst1|fword_key_sub|cnt_20ms [3]))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[2]~25 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[3]~26_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[3]~26 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_sub|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N19
dffeas \inst1|fword_key_sub|cnt_20ms[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[3]~26_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[3] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[4]~28 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[4]~28_combout  = (\inst1|fword_key_sub|cnt_20ms [4] & (\inst1|fword_key_sub|cnt_20ms[3]~27  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [4] & (!\inst1|fword_key_sub|cnt_20ms[3]~27  & VCC))
// \inst1|fword_key_sub|cnt_20ms[4]~29  = CARRY((\inst1|fword_key_sub|cnt_20ms [4] & !\inst1|fword_key_sub|cnt_20ms[3]~27 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[3]~27 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[4]~28_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[4]~28 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_sub|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N21
dffeas \inst1|fword_key_sub|cnt_20ms[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[4]~28_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[4] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[6]~32 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[6]~32_combout  = (\inst1|fword_key_sub|cnt_20ms [6] & (\inst1|fword_key_sub|cnt_20ms[5]~31  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [6] & (!\inst1|fword_key_sub|cnt_20ms[5]~31  & VCC))
// \inst1|fword_key_sub|cnt_20ms[6]~33  = CARRY((\inst1|fword_key_sub|cnt_20ms [6] & !\inst1|fword_key_sub|cnt_20ms[5]~31 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[5]~31 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[6]~32_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[6]~32 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_sub|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N25
dffeas \inst1|fword_key_sub|cnt_20ms[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[6]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[6] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[8]~36 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[8]~36_combout  = (\inst1|fword_key_sub|cnt_20ms [8] & (\inst1|fword_key_sub|cnt_20ms[7]~35  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [8] & (!\inst1|fword_key_sub|cnt_20ms[7]~35  & VCC))
// \inst1|fword_key_sub|cnt_20ms[8]~37  = CARRY((\inst1|fword_key_sub|cnt_20ms [8] & !\inst1|fword_key_sub|cnt_20ms[7]~35 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[7]~35 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[8]~36_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[8]~36 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_sub|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \inst1|fword_key_sub|cnt_20ms[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[8]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[8] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[9]~38 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[9]~38_combout  = (\inst1|fword_key_sub|cnt_20ms [9] & (!\inst1|fword_key_sub|cnt_20ms[8]~37 )) # (!\inst1|fword_key_sub|cnt_20ms [9] & ((\inst1|fword_key_sub|cnt_20ms[8]~37 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[9]~39  = CARRY((!\inst1|fword_key_sub|cnt_20ms[8]~37 ) # (!\inst1|fword_key_sub|cnt_20ms [9]))

	.dataa(\inst1|fword_key_sub|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[8]~37 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[9]~38_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \inst1|fword_key_sub|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[10]~40 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[10]~40_combout  = (\inst1|fword_key_sub|cnt_20ms [10] & (\inst1|fword_key_sub|cnt_20ms[9]~39  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [10] & (!\inst1|fword_key_sub|cnt_20ms[9]~39  & VCC))
// \inst1|fword_key_sub|cnt_20ms[10]~41  = CARRY((\inst1|fword_key_sub|cnt_20ms [10] & !\inst1|fword_key_sub|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[9]~39 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[10]~40_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_sub|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \inst1|fword_key_sub|cnt_20ms[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[10]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[10] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[11]~42 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[11]~42_combout  = (\inst1|fword_key_sub|cnt_20ms [11] & (!\inst1|fword_key_sub|cnt_20ms[10]~41 )) # (!\inst1|fword_key_sub|cnt_20ms [11] & ((\inst1|fword_key_sub|cnt_20ms[10]~41 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[11]~43  = CARRY((!\inst1|fword_key_sub|cnt_20ms[10]~41 ) # (!\inst1|fword_key_sub|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[10]~41 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[11]~42_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_sub|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \inst1|fword_key_sub|cnt_20ms[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[11]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[11] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[13]~46 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[13]~46_combout  = (\inst1|fword_key_sub|cnt_20ms [13] & (!\inst1|fword_key_sub|cnt_20ms[12]~45 )) # (!\inst1|fword_key_sub|cnt_20ms [13] & ((\inst1|fword_key_sub|cnt_20ms[12]~45 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[13]~47  = CARRY((!\inst1|fword_key_sub|cnt_20ms[12]~45 ) # (!\inst1|fword_key_sub|cnt_20ms [13]))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[12]~45 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[13]~46_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[13]~46 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_sub|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \inst1|fword_key_sub|cnt_20ms[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[13]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[13] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[14]~48 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[14]~48_combout  = (\inst1|fword_key_sub|cnt_20ms [14] & (\inst1|fword_key_sub|cnt_20ms[13]~47  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [14] & (!\inst1|fword_key_sub|cnt_20ms[13]~47  & VCC))
// \inst1|fword_key_sub|cnt_20ms[14]~49  = CARRY((\inst1|fword_key_sub|cnt_20ms [14] & !\inst1|fword_key_sub|cnt_20ms[13]~47 ))

	.dataa(\inst1|fword_key_sub|cnt_20ms [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[13]~47 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[14]~48_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[14]~48 .lut_mask = 16'hA50A;
defparam \inst1|fword_key_sub|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[15]~50 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[15]~50_combout  = (\inst1|fword_key_sub|cnt_20ms [15] & (!\inst1|fword_key_sub|cnt_20ms[14]~49 )) # (!\inst1|fword_key_sub|cnt_20ms [15] & ((\inst1|fword_key_sub|cnt_20ms[14]~49 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[15]~51  = CARRY((!\inst1|fword_key_sub|cnt_20ms[14]~49 ) # (!\inst1|fword_key_sub|cnt_20ms [15]))

	.dataa(\inst1|fword_key_sub|cnt_20ms [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[14]~49 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[15]~50_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[15]~50 .lut_mask = 16'h5A5F;
defparam \inst1|fword_key_sub|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[16]~52 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[16]~52_combout  = (\inst1|fword_key_sub|cnt_20ms [16] & (\inst1|fword_key_sub|cnt_20ms[15]~51  $ (GND))) # (!\inst1|fword_key_sub|cnt_20ms [16] & (!\inst1|fword_key_sub|cnt_20ms[15]~51  & VCC))
// \inst1|fword_key_sub|cnt_20ms[16]~53  = CARRY((\inst1|fword_key_sub|cnt_20ms [16] & !\inst1|fword_key_sub|cnt_20ms[15]~51 ))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[15]~51 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[16]~52_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[16]~52 .lut_mask = 16'hC30C;
defparam \inst1|fword_key_sub|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \inst1|fword_key_sub|cnt_20ms[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[16]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[16] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \inst1|fword_key_sub|cnt_20ms[17]~54 (
// Equation(s):
// \inst1|fword_key_sub|cnt_20ms[17]~54_combout  = (\inst1|fword_key_sub|cnt_20ms [17] & (!\inst1|fword_key_sub|cnt_20ms[16]~53 )) # (!\inst1|fword_key_sub|cnt_20ms [17] & ((\inst1|fword_key_sub|cnt_20ms[16]~53 ) # (GND)))
// \inst1|fword_key_sub|cnt_20ms[17]~55  = CARRY((!\inst1|fword_key_sub|cnt_20ms[16]~53 ) # (!\inst1|fword_key_sub|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\inst1|fword_key_sub|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|fword_key_sub|cnt_20ms[16]~53 ),
	.combout(\inst1|fword_key_sub|cnt_20ms[17]~54_combout ),
	.cout(\inst1|fword_key_sub|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \inst1|fword_key_sub|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \inst1|fword_key_sub|cnt_20ms[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[17]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[17] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \inst1|fword_key_sub|cnt_20ms[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[18]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[18] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \inst1|fword_key_sub|Equal1~0 (
// Equation(s):
// \inst1|fword_key_sub|Equal1~0_combout  = (\inst1|fword_key_sub|cnt_20ms [3] & (\inst1|fword_key_sub|cnt_20ms [2] & (\inst1|fword_key_sub|cnt_20ms [1] & \inst1|fword_key_sub|cnt_20ms [4])))

	.dataa(\inst1|fword_key_sub|cnt_20ms [3]),
	.datab(\inst1|fword_key_sub|cnt_20ms [2]),
	.datac(\inst1|fword_key_sub|cnt_20ms [1]),
	.datad(\inst1|fword_key_sub|cnt_20ms [4]),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|Equal1~0 .lut_mask = 16'h8000;
defparam \inst1|fword_key_sub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N31
dffeas \inst1|fword_key_sub|cnt_20ms[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[9]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[9] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \inst1|fword_key_sub|Equal1~2 (
// Equation(s):
// \inst1|fword_key_sub|Equal1~2_combout  = (!\inst1|fword_key_sub|cnt_20ms [12] & (!\inst1|fword_key_sub|cnt_20ms [10] & (\inst1|fword_key_sub|cnt_20ms [9] & !\inst1|fword_key_sub|cnt_20ms [11])))

	.dataa(\inst1|fword_key_sub|cnt_20ms [12]),
	.datab(\inst1|fword_key_sub|cnt_20ms [10]),
	.datac(\inst1|fword_key_sub|cnt_20ms [9]),
	.datad(\inst1|fword_key_sub|cnt_20ms [11]),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|Equal1~2 .lut_mask = 16'h0010;
defparam \inst1|fword_key_sub|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \inst1|fword_key_sub|cnt_20ms[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[14]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[14] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \inst1|fword_key_sub|cnt_20ms[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|cnt_20ms[15]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\key_sub~input_o ),
	.sload(gnd),
	.ena(\inst1|fword_key_sub|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|cnt_20ms[15] .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \inst1|fword_key_sub|Equal1~3 (
// Equation(s):
// \inst1|fword_key_sub|Equal1~3_combout  = (\inst1|fword_key_sub|cnt_20ms [16] & (\inst1|fword_key_sub|cnt_20ms [14] & (!\inst1|fword_key_sub|cnt_20ms [15] & !\inst1|fword_key_sub|cnt_20ms [13])))

	.dataa(\inst1|fword_key_sub|cnt_20ms [16]),
	.datab(\inst1|fword_key_sub|cnt_20ms [14]),
	.datac(\inst1|fword_key_sub|cnt_20ms [15]),
	.datad(\inst1|fword_key_sub|cnt_20ms [13]),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|Equal1~3 .lut_mask = 16'h0008;
defparam \inst1|fword_key_sub|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \inst1|fword_key_sub|Equal1~4 (
// Equation(s):
// \inst1|fword_key_sub|Equal1~4_combout  = (\inst1|fword_key_sub|Equal1~1_combout  & (\inst1|fword_key_sub|Equal1~0_combout  & (\inst1|fword_key_sub|Equal1~2_combout  & \inst1|fword_key_sub|Equal1~3_combout )))

	.dataa(\inst1|fword_key_sub|Equal1~1_combout ),
	.datab(\inst1|fword_key_sub|Equal1~0_combout ),
	.datac(\inst1|fword_key_sub|Equal1~2_combout ),
	.datad(\inst1|fword_key_sub|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|Equal1~4 .lut_mask = 16'h8000;
defparam \inst1|fword_key_sub|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \inst1|fword_key_sub|Equal1~5 (
// Equation(s):
// \inst1|fword_key_sub|Equal1~5_combout  = (\inst1|fword_key_sub|cnt_20ms [19] & (\inst1|fword_key_sub|cnt_20ms [18] & (\inst1|fword_key_sub|cnt_20ms [17] & \inst1|fword_key_sub|Equal1~4_combout )))

	.dataa(\inst1|fword_key_sub|cnt_20ms [19]),
	.datab(\inst1|fword_key_sub|cnt_20ms [18]),
	.datac(\inst1|fword_key_sub|cnt_20ms [17]),
	.datad(\inst1|fword_key_sub|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|Equal1~5 .lut_mask = 16'h8000;
defparam \inst1|fword_key_sub|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \inst1|fword_key_sub|Equal1~6 (
// Equation(s):
// \inst1|fword_key_sub|Equal1~6_combout  = (!\inst1|fword_key_sub|cnt_20ms [0] & \inst1|fword_key_sub|Equal1~5_combout )

	.dataa(\inst1|fword_key_sub|cnt_20ms [0]),
	.datab(gnd),
	.datac(\inst1|fword_key_sub|Equal1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|fword_key_sub|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|fword_key_sub|Equal1~6 .lut_mask = 16'h5050;
defparam \inst1|fword_key_sub|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \inst1|fword_key_sub|key_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|fword_key_sub|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fword_key_sub|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fword_key_sub|key_flag .is_wysiwyg = "true";
defparam \inst1|fword_key_sub|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \inst1|FREQ_CTRL[31]~74 (
// Equation(s):
// \inst1|FREQ_CTRL[31]~74_combout  = (\inst1|fword_key_add|key_flag~q ) # (\inst1|fword_key_sub|key_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|fword_key_add|key_flag~q ),
	.datad(\inst1|fword_key_sub|key_flag~q ),
	.cin(gnd),
	.combout(\inst1|FREQ_CTRL[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|FREQ_CTRL[31]~74 .lut_mask = 16'hFFF0;
defparam \inst1|FREQ_CTRL[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \inst1|FREQ_CTRL[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[0]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[0] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \inst1|FREQ_CTRL[2]~36 (
// Equation(s):
// \inst1|FREQ_CTRL[2]~36_combout  = (\inst1|FREQ_CTRL [2] & ((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[1]~35 )) # (!\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL[1]~35  & VCC)))) # (!\inst1|FREQ_CTRL [2] & 
// ((\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL[1]~35 ) # (GND))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[1]~35 ))))
// \inst1|FREQ_CTRL[2]~37  = CARRY((\inst1|FREQ_CTRL [2] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[1]~35 )) # (!\inst1|FREQ_CTRL [2] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[1]~35 ))))

	.dataa(\inst1|FREQ_CTRL [2]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[1]~35 ),
	.combout(\inst1|FREQ_CTRL[2]~36_combout ),
	.cout(\inst1|FREQ_CTRL[2]~37 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[2]~36 .lut_mask = 16'h694D;
defparam \inst1|FREQ_CTRL[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \inst1|FREQ_CTRL[3]~38 (
// Equation(s):
// \inst1|FREQ_CTRL[3]~38_combout  = ((\inst1|FREQ_CTRL [3] $ (\inst1|fword_key_add|key_flag~q  $ (!\inst1|FREQ_CTRL[2]~37 )))) # (GND)
// \inst1|FREQ_CTRL[3]~39  = CARRY((\inst1|FREQ_CTRL [3] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[2]~37 ))) # (!\inst1|FREQ_CTRL [3] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[2]~37 )))

	.dataa(\inst1|FREQ_CTRL [3]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[2]~37 ),
	.combout(\inst1|FREQ_CTRL[3]~38_combout ),
	.cout(\inst1|FREQ_CTRL[3]~39 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[3]~38 .lut_mask = 16'h698E;
defparam \inst1|FREQ_CTRL[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \inst1|FREQ_CTRL[9]~50 (
// Equation(s):
// \inst1|FREQ_CTRL[9]~50_combout  = (\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [9] & (\inst1|FREQ_CTRL[8]~49  & VCC)) # (!\inst1|FREQ_CTRL [9] & (!\inst1|FREQ_CTRL[8]~49 )))) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [9] & 
// (!\inst1|FREQ_CTRL[8]~49 )) # (!\inst1|FREQ_CTRL [9] & ((\inst1|FREQ_CTRL[8]~49 ) # (GND)))))
// \inst1|FREQ_CTRL[9]~51  = CARRY((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL [9] & !\inst1|FREQ_CTRL[8]~49 )) # (!\inst1|fword_key_add|key_flag~q  & ((!\inst1|FREQ_CTRL[8]~49 ) # (!\inst1|FREQ_CTRL [9]))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[8]~49 ),
	.combout(\inst1|FREQ_CTRL[9]~50_combout ),
	.cout(\inst1|FREQ_CTRL[9]~51 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[9]~50 .lut_mask = 16'h9617;
defparam \inst1|FREQ_CTRL[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \inst1|FREQ_CTRL[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[9]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[9] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \inst1|FREQ_CTRL[10]~52 (
// Equation(s):
// \inst1|FREQ_CTRL[10]~52_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [10] $ (!\inst1|FREQ_CTRL[9]~51 )))) # (GND)
// \inst1|FREQ_CTRL[10]~53  = CARRY((\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [10]) # (!\inst1|FREQ_CTRL[9]~51 ))) # (!\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [10] & !\inst1|FREQ_CTRL[9]~51 )))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[9]~51 ),
	.combout(\inst1|FREQ_CTRL[10]~52_combout ),
	.cout(\inst1|FREQ_CTRL[10]~53 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[10]~52 .lut_mask = 16'h698E;
defparam \inst1|FREQ_CTRL[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \inst1|FREQ_CTRL[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[10]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[10] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneive_lcell_comb \inst1|FREQ_CTRL[11]~54 (
// Equation(s):
// \inst1|FREQ_CTRL[11]~54_combout  = (\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [11] & (!\inst1|FREQ_CTRL[10]~53 )) # (!\inst1|FREQ_CTRL [11] & ((\inst1|FREQ_CTRL[10]~53 ) # (GND))))) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL 
// [11] & (\inst1|FREQ_CTRL[10]~53  & VCC)) # (!\inst1|FREQ_CTRL [11] & (!\inst1|FREQ_CTRL[10]~53 ))))
// \inst1|FREQ_CTRL[11]~55  = CARRY((\inst1|fword_key_add|key_flag~q  & ((!\inst1|FREQ_CTRL[10]~53 ) # (!\inst1|FREQ_CTRL [11]))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL [11] & !\inst1|FREQ_CTRL[10]~53 )))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[10]~53 ),
	.combout(\inst1|FREQ_CTRL[11]~54_combout ),
	.cout(\inst1|FREQ_CTRL[11]~55 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[11]~54 .lut_mask = 16'h692B;
defparam \inst1|FREQ_CTRL[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \inst1|FREQ_CTRL[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[11]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[11] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \inst1|FREQ_CTRL[12]~56 (
// Equation(s):
// \inst1|FREQ_CTRL[12]~56_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [12] $ (\inst1|FREQ_CTRL[11]~55 )))) # (GND)
// \inst1|FREQ_CTRL[12]~57  = CARRY((\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [12] & !\inst1|FREQ_CTRL[11]~55 )) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [12]) # (!\inst1|FREQ_CTRL[11]~55 ))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[11]~55 ),
	.combout(\inst1|FREQ_CTRL[12]~56_combout ),
	.cout(\inst1|FREQ_CTRL[12]~57 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[12]~56 .lut_mask = 16'h964D;
defparam \inst1|FREQ_CTRL[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \inst1|FREQ_CTRL[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[12]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[12] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \inst1|FREQ_CTRL[13]~58 (
// Equation(s):
// \inst1|FREQ_CTRL[13]~58_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [13] $ (\inst1|FREQ_CTRL[12]~57 )))) # (GND)
// \inst1|FREQ_CTRL[13]~59  = CARRY((\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [13] & !\inst1|FREQ_CTRL[12]~57 )) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [13]) # (!\inst1|FREQ_CTRL[12]~57 ))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[12]~57 ),
	.combout(\inst1|FREQ_CTRL[13]~58_combout ),
	.cout(\inst1|FREQ_CTRL[13]~59 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[13]~58 .lut_mask = 16'h964D;
defparam \inst1|FREQ_CTRL[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \inst1|FREQ_CTRL[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[13]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[13] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \inst1|FREQ_CTRL[14]~60 (
// Equation(s):
// \inst1|FREQ_CTRL[14]~60_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [14] $ (\inst1|FREQ_CTRL[13]~59 )))) # (GND)
// \inst1|FREQ_CTRL[14]~61  = CARRY((\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [14] & !\inst1|FREQ_CTRL[13]~59 )) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [14]) # (!\inst1|FREQ_CTRL[13]~59 ))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[13]~59 ),
	.combout(\inst1|FREQ_CTRL[14]~60_combout ),
	.cout(\inst1|FREQ_CTRL[14]~61 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[14]~60 .lut_mask = 16'h964D;
defparam \inst1|FREQ_CTRL[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \inst1|FREQ_CTRL[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[14]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[14] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \inst1|FREQ_CTRL[15]~62 (
// Equation(s):
// \inst1|FREQ_CTRL[15]~62_combout  = (\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [15] & (\inst1|FREQ_CTRL[14]~61  & VCC)) # (!\inst1|FREQ_CTRL [15] & (!\inst1|FREQ_CTRL[14]~61 )))) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [15] & 
// (!\inst1|FREQ_CTRL[14]~61 )) # (!\inst1|FREQ_CTRL [15] & ((\inst1|FREQ_CTRL[14]~61 ) # (GND)))))
// \inst1|FREQ_CTRL[15]~63  = CARRY((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL [15] & !\inst1|FREQ_CTRL[14]~61 )) # (!\inst1|fword_key_add|key_flag~q  & ((!\inst1|FREQ_CTRL[14]~61 ) # (!\inst1|FREQ_CTRL [15]))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[14]~61 ),
	.combout(\inst1|FREQ_CTRL[15]~62_combout ),
	.cout(\inst1|FREQ_CTRL[15]~63 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[15]~62 .lut_mask = 16'h9617;
defparam \inst1|FREQ_CTRL[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \inst1|FREQ_CTRL[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[15]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[15] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \inst1|FREQ_CTRL[16]~64 (
// Equation(s):
// \inst1|FREQ_CTRL[16]~64_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [16] $ (\inst1|FREQ_CTRL[15]~63 )))) # (GND)
// \inst1|FREQ_CTRL[16]~65  = CARRY((\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [16] & !\inst1|FREQ_CTRL[15]~63 )) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [16]) # (!\inst1|FREQ_CTRL[15]~63 ))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[15]~63 ),
	.combout(\inst1|FREQ_CTRL[16]~64_combout ),
	.cout(\inst1|FREQ_CTRL[16]~65 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[16]~64 .lut_mask = 16'h964D;
defparam \inst1|FREQ_CTRL[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \inst1|FREQ_CTRL[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[16]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[16] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \inst1|FREQ_CTRL[17]~66 (
// Equation(s):
// \inst1|FREQ_CTRL[17]~66_combout  = (\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [17] & (!\inst1|FREQ_CTRL[16]~65 )) # (!\inst1|FREQ_CTRL [17] & ((\inst1|FREQ_CTRL[16]~65 ) # (GND))))) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL 
// [17] & (\inst1|FREQ_CTRL[16]~65  & VCC)) # (!\inst1|FREQ_CTRL [17] & (!\inst1|FREQ_CTRL[16]~65 ))))
// \inst1|FREQ_CTRL[17]~67  = CARRY((\inst1|fword_key_add|key_flag~q  & ((!\inst1|FREQ_CTRL[16]~65 ) # (!\inst1|FREQ_CTRL [17]))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL [17] & !\inst1|FREQ_CTRL[16]~65 )))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[16]~65 ),
	.combout(\inst1|FREQ_CTRL[17]~66_combout ),
	.cout(\inst1|FREQ_CTRL[17]~67 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[17]~66 .lut_mask = 16'h692B;
defparam \inst1|FREQ_CTRL[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \inst1|FREQ_CTRL[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[17]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[17] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \inst1|FREQ_CTRL[18]~68 (
// Equation(s):
// \inst1|FREQ_CTRL[18]~68_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [18] $ (\inst1|FREQ_CTRL[17]~67 )))) # (GND)
// \inst1|FREQ_CTRL[18]~69  = CARRY((\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [18] & !\inst1|FREQ_CTRL[17]~67 )) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [18]) # (!\inst1|FREQ_CTRL[17]~67 ))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[17]~67 ),
	.combout(\inst1|FREQ_CTRL[18]~68_combout ),
	.cout(\inst1|FREQ_CTRL[18]~69 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[18]~68 .lut_mask = 16'h964D;
defparam \inst1|FREQ_CTRL[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \inst1|FREQ_CTRL[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[18]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[18] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \inst1|FREQ_CTRL[19]~70 (
// Equation(s):
// \inst1|FREQ_CTRL[19]~70_combout  = (\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [19] & (!\inst1|FREQ_CTRL[18]~69 )) # (!\inst1|FREQ_CTRL [19] & ((\inst1|FREQ_CTRL[18]~69 ) # (GND))))) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL 
// [19] & (\inst1|FREQ_CTRL[18]~69  & VCC)) # (!\inst1|FREQ_CTRL [19] & (!\inst1|FREQ_CTRL[18]~69 ))))
// \inst1|FREQ_CTRL[19]~71  = CARRY((\inst1|fword_key_add|key_flag~q  & ((!\inst1|FREQ_CTRL[18]~69 ) # (!\inst1|FREQ_CTRL [19]))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL [19] & !\inst1|FREQ_CTRL[18]~69 )))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[18]~69 ),
	.combout(\inst1|FREQ_CTRL[19]~70_combout ),
	.cout(\inst1|FREQ_CTRL[19]~71 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[19]~70 .lut_mask = 16'h692B;
defparam \inst1|FREQ_CTRL[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \inst1|FREQ_CTRL[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[19]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[19] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \inst1|FREQ_CTRL[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[3]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[3] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \inst1|FREQ_CTRL[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[2]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[2] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \inst|fre_add[0]~32 (
// Equation(s):
// \inst|fre_add[0]~32_combout  = (\inst1|FREQ_CTRL [0] & (\inst|fre_add [0] $ (VCC))) # (!\inst1|FREQ_CTRL [0] & (\inst|fre_add [0] & VCC))
// \inst|fre_add[0]~33  = CARRY((\inst1|FREQ_CTRL [0] & \inst|fre_add [0]))

	.dataa(\inst1|FREQ_CTRL [0]),
	.datab(\inst|fre_add [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|fre_add[0]~32_combout ),
	.cout(\inst|fre_add[0]~33 ));
// synopsys translate_off
defparam \inst|fre_add[0]~32 .lut_mask = 16'h6688;
defparam \inst|fre_add[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \inst|fre_add[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[0]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[0] .is_wysiwyg = "true";
defparam \inst|fre_add[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \inst|fre_add[1]~34 (
// Equation(s):
// \inst|fre_add[1]~34_combout  = (\inst1|FREQ_CTRL [1] & ((\inst|fre_add [1] & (!\inst|fre_add[0]~33 )) # (!\inst|fre_add [1] & ((\inst|fre_add[0]~33 ) # (GND))))) # (!\inst1|FREQ_CTRL [1] & ((\inst|fre_add [1] & (\inst|fre_add[0]~33  & VCC)) # 
// (!\inst|fre_add [1] & (!\inst|fre_add[0]~33 ))))
// \inst|fre_add[1]~35  = CARRY((\inst1|FREQ_CTRL [1] & ((!\inst|fre_add[0]~33 ) # (!\inst|fre_add [1]))) # (!\inst1|FREQ_CTRL [1] & (!\inst|fre_add [1] & !\inst|fre_add[0]~33 )))

	.dataa(\inst1|FREQ_CTRL [1]),
	.datab(\inst|fre_add [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[0]~33 ),
	.combout(\inst|fre_add[1]~34_combout ),
	.cout(\inst|fre_add[1]~35 ));
// synopsys translate_off
defparam \inst|fre_add[1]~34 .lut_mask = 16'h692B;
defparam \inst|fre_add[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \inst|fre_add[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[1]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[1] .is_wysiwyg = "true";
defparam \inst|fre_add[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneive_lcell_comb \inst|fre_add[4]~40 (
// Equation(s):
// \inst|fre_add[4]~40_combout  = ((\inst1|FREQ_CTRL [4] $ (\inst|fre_add [4] $ (!\inst|fre_add[3]~39 )))) # (GND)
// \inst|fre_add[4]~41  = CARRY((\inst1|FREQ_CTRL [4] & ((\inst|fre_add [4]) # (!\inst|fre_add[3]~39 ))) # (!\inst1|FREQ_CTRL [4] & (\inst|fre_add [4] & !\inst|fre_add[3]~39 )))

	.dataa(\inst1|FREQ_CTRL [4]),
	.datab(\inst|fre_add [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[3]~39 ),
	.combout(\inst|fre_add[4]~40_combout ),
	.cout(\inst|fre_add[4]~41 ));
// synopsys translate_off
defparam \inst|fre_add[4]~40 .lut_mask = 16'h698E;
defparam \inst|fre_add[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \inst|fre_add[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[4]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[4] .is_wysiwyg = "true";
defparam \inst|fre_add[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneive_lcell_comb \inst|fre_add[5]~42 (
// Equation(s):
// \inst|fre_add[5]~42_combout  = (\inst1|FREQ_CTRL [5] & ((\inst|fre_add [5] & (\inst|fre_add[4]~41  & VCC)) # (!\inst|fre_add [5] & (!\inst|fre_add[4]~41 )))) # (!\inst1|FREQ_CTRL [5] & ((\inst|fre_add [5] & (!\inst|fre_add[4]~41 )) # (!\inst|fre_add [5] & 
// ((\inst|fre_add[4]~41 ) # (GND)))))
// \inst|fre_add[5]~43  = CARRY((\inst1|FREQ_CTRL [5] & (!\inst|fre_add [5] & !\inst|fre_add[4]~41 )) # (!\inst1|FREQ_CTRL [5] & ((!\inst|fre_add[4]~41 ) # (!\inst|fre_add [5]))))

	.dataa(\inst1|FREQ_CTRL [5]),
	.datab(\inst|fre_add [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[4]~41 ),
	.combout(\inst|fre_add[5]~42_combout ),
	.cout(\inst|fre_add[5]~43 ));
// synopsys translate_off
defparam \inst|fre_add[5]~42 .lut_mask = 16'h9617;
defparam \inst|fre_add[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \inst|fre_add[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[5]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[5] .is_wysiwyg = "true";
defparam \inst|fre_add[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \inst|fre_add[6]~44 (
// Equation(s):
// \inst|fre_add[6]~44_combout  = ((\inst1|FREQ_CTRL [6] $ (\inst|fre_add [6] $ (!\inst|fre_add[5]~43 )))) # (GND)
// \inst|fre_add[6]~45  = CARRY((\inst1|FREQ_CTRL [6] & ((\inst|fre_add [6]) # (!\inst|fre_add[5]~43 ))) # (!\inst1|FREQ_CTRL [6] & (\inst|fre_add [6] & !\inst|fre_add[5]~43 )))

	.dataa(\inst1|FREQ_CTRL [6]),
	.datab(\inst|fre_add [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[5]~43 ),
	.combout(\inst|fre_add[6]~44_combout ),
	.cout(\inst|fre_add[6]~45 ));
// synopsys translate_off
defparam \inst|fre_add[6]~44 .lut_mask = 16'h698E;
defparam \inst|fre_add[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \inst|fre_add[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[6]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[6] .is_wysiwyg = "true";
defparam \inst|fre_add[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneive_lcell_comb \inst|fre_add[7]~46 (
// Equation(s):
// \inst|fre_add[7]~46_combout  = (\inst1|FREQ_CTRL [7] & ((\inst|fre_add [7] & (!\inst|fre_add[6]~45 )) # (!\inst|fre_add [7] & ((\inst|fre_add[6]~45 ) # (GND))))) # (!\inst1|FREQ_CTRL [7] & ((\inst|fre_add [7] & (\inst|fre_add[6]~45  & VCC)) # 
// (!\inst|fre_add [7] & (!\inst|fre_add[6]~45 ))))
// \inst|fre_add[7]~47  = CARRY((\inst1|FREQ_CTRL [7] & ((!\inst|fre_add[6]~45 ) # (!\inst|fre_add [7]))) # (!\inst1|FREQ_CTRL [7] & (!\inst|fre_add [7] & !\inst|fre_add[6]~45 )))

	.dataa(\inst1|FREQ_CTRL [7]),
	.datab(\inst|fre_add [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[6]~45 ),
	.combout(\inst|fre_add[7]~46_combout ),
	.cout(\inst|fre_add[7]~47 ));
// synopsys translate_off
defparam \inst|fre_add[7]~46 .lut_mask = 16'h692B;
defparam \inst|fre_add[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y22_N15
dffeas \inst|fre_add[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[7]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[7] .is_wysiwyg = "true";
defparam \inst|fre_add[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \inst|fre_add[8]~48 (
// Equation(s):
// \inst|fre_add[8]~48_combout  = ((\inst1|FREQ_CTRL [8] $ (\inst|fre_add [8] $ (\inst|fre_add[7]~47 )))) # (GND)
// \inst|fre_add[8]~49  = CARRY((\inst1|FREQ_CTRL [8] & (\inst|fre_add [8] & !\inst|fre_add[7]~47 )) # (!\inst1|FREQ_CTRL [8] & ((\inst|fre_add [8]) # (!\inst|fre_add[7]~47 ))))

	.dataa(\inst1|FREQ_CTRL [8]),
	.datab(\inst|fre_add [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[7]~47 ),
	.combout(\inst|fre_add[8]~48_combout ),
	.cout(\inst|fre_add[8]~49 ));
// synopsys translate_off
defparam \inst|fre_add[8]~48 .lut_mask = 16'h964D;
defparam \inst|fre_add[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \inst|fre_add[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[8]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[8] .is_wysiwyg = "true";
defparam \inst|fre_add[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \inst|fre_add[13]~58 (
// Equation(s):
// \inst|fre_add[13]~58_combout  = (\inst1|FREQ_CTRL [13] & ((\inst|fre_add [13] & (!\inst|fre_add[12]~57 )) # (!\inst|fre_add [13] & ((\inst|fre_add[12]~57 ) # (GND))))) # (!\inst1|FREQ_CTRL [13] & ((\inst|fre_add [13] & (\inst|fre_add[12]~57  & VCC)) # 
// (!\inst|fre_add [13] & (!\inst|fre_add[12]~57 ))))
// \inst|fre_add[13]~59  = CARRY((\inst1|FREQ_CTRL [13] & ((!\inst|fre_add[12]~57 ) # (!\inst|fre_add [13]))) # (!\inst1|FREQ_CTRL [13] & (!\inst|fre_add [13] & !\inst|fre_add[12]~57 )))

	.dataa(\inst1|FREQ_CTRL [13]),
	.datab(\inst|fre_add [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[12]~57 ),
	.combout(\inst|fre_add[13]~58_combout ),
	.cout(\inst|fre_add[13]~59 ));
// synopsys translate_off
defparam \inst|fre_add[13]~58 .lut_mask = 16'h692B;
defparam \inst|fre_add[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y22_N27
dffeas \inst|fre_add[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[13]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[13] .is_wysiwyg = "true";
defparam \inst|fre_add[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \inst|fre_add[16]~64 (
// Equation(s):
// \inst|fre_add[16]~64_combout  = ((\inst1|FREQ_CTRL [16] $ (\inst|fre_add [16] $ (!\inst|fre_add[15]~63 )))) # (GND)
// \inst|fre_add[16]~65  = CARRY((\inst1|FREQ_CTRL [16] & ((\inst|fre_add [16]) # (!\inst|fre_add[15]~63 ))) # (!\inst1|FREQ_CTRL [16] & (\inst|fre_add [16] & !\inst|fre_add[15]~63 )))

	.dataa(\inst1|FREQ_CTRL [16]),
	.datab(\inst|fre_add [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[15]~63 ),
	.combout(\inst|fre_add[16]~64_combout ),
	.cout(\inst|fre_add[16]~65 ));
// synopsys translate_off
defparam \inst|fre_add[16]~64 .lut_mask = 16'h698E;
defparam \inst|fre_add[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \inst|fre_add[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[16]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[16] .is_wysiwyg = "true";
defparam \inst|fre_add[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \inst|fre_add[17]~66 (
// Equation(s):
// \inst|fre_add[17]~66_combout  = (\inst1|FREQ_CTRL [17] & ((\inst|fre_add [17] & (\inst|fre_add[16]~65  & VCC)) # (!\inst|fre_add [17] & (!\inst|fre_add[16]~65 )))) # (!\inst1|FREQ_CTRL [17] & ((\inst|fre_add [17] & (!\inst|fre_add[16]~65 )) # 
// (!\inst|fre_add [17] & ((\inst|fre_add[16]~65 ) # (GND)))))
// \inst|fre_add[17]~67  = CARRY((\inst1|FREQ_CTRL [17] & (!\inst|fre_add [17] & !\inst|fre_add[16]~65 )) # (!\inst1|FREQ_CTRL [17] & ((!\inst|fre_add[16]~65 ) # (!\inst|fre_add [17]))))

	.dataa(\inst1|FREQ_CTRL [17]),
	.datab(\inst|fre_add [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[16]~65 ),
	.combout(\inst|fre_add[17]~66_combout ),
	.cout(\inst|fre_add[17]~67 ));
// synopsys translate_off
defparam \inst|fre_add[17]~66 .lut_mask = 16'h9617;
defparam \inst|fre_add[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \inst|fre_add[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[17]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[17] .is_wysiwyg = "true";
defparam \inst|fre_add[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \inst|fre_add[20]~72 (
// Equation(s):
// \inst|fre_add[20]~72_combout  = ((\inst1|FREQ_CTRL [20] $ (\inst|fre_add [20] $ (!\inst|fre_add[19]~71 )))) # (GND)
// \inst|fre_add[20]~73  = CARRY((\inst1|FREQ_CTRL [20] & ((\inst|fre_add [20]) # (!\inst|fre_add[19]~71 ))) # (!\inst1|FREQ_CTRL [20] & (\inst|fre_add [20] & !\inst|fre_add[19]~71 )))

	.dataa(\inst1|FREQ_CTRL [20]),
	.datab(\inst|fre_add [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[19]~71 ),
	.combout(\inst|fre_add[20]~72_combout ),
	.cout(\inst|fre_add[20]~73 ));
// synopsys translate_off
defparam \inst|fre_add[20]~72 .lut_mask = 16'h698E;
defparam \inst|fre_add[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \inst|fre_add[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[20]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[20] .is_wysiwyg = "true";
defparam \inst|fre_add[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \inst|rom_addr_reg[0]~feeder (
// Equation(s):
// \inst|rom_addr_reg[0]~feeder_combout  = \inst|fre_add [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [20]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \inst|rom_addr_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \inst|rom_addr[0]~feeder (
// Equation(s):
// \inst|rom_addr[0]~feeder_combout  = \inst|rom_addr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst|rom_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \inst|rom_addr[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[0] .is_wysiwyg = "true";
defparam \inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \inst|fre_add[21]~74 (
// Equation(s):
// \inst|fre_add[21]~74_combout  = (\inst1|FREQ_CTRL [21] & ((\inst|fre_add [21] & (\inst|fre_add[20]~73  & VCC)) # (!\inst|fre_add [21] & (!\inst|fre_add[20]~73 )))) # (!\inst1|FREQ_CTRL [21] & ((\inst|fre_add [21] & (!\inst|fre_add[20]~73 )) # 
// (!\inst|fre_add [21] & ((\inst|fre_add[20]~73 ) # (GND)))))
// \inst|fre_add[21]~75  = CARRY((\inst1|FREQ_CTRL [21] & (!\inst|fre_add [21] & !\inst|fre_add[20]~73 )) # (!\inst1|FREQ_CTRL [21] & ((!\inst|fre_add[20]~73 ) # (!\inst|fre_add [21]))))

	.dataa(\inst1|FREQ_CTRL [21]),
	.datab(\inst|fre_add [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[20]~73 ),
	.combout(\inst|fre_add[21]~74_combout ),
	.cout(\inst|fre_add[21]~75 ));
// synopsys translate_off
defparam \inst|fre_add[21]~74 .lut_mask = 16'h9617;
defparam \inst|fre_add[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \inst|fre_add[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[21]~74_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[21] .is_wysiwyg = "true";
defparam \inst|fre_add[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \inst|rom_addr_reg[1]~feeder (
// Equation(s):
// \inst|rom_addr_reg[1]~feeder_combout  = \inst|fre_add [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [21]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \inst|rom_addr_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \inst|rom_addr[1]~feeder (
// Equation(s):
// \inst|rom_addr[1]~feeder_combout  = \inst|rom_addr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [1]),
	.cin(gnd),
	.combout(\inst|rom_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \inst|rom_addr[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[1] .is_wysiwyg = "true";
defparam \inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \inst|fre_add[22]~76 (
// Equation(s):
// \inst|fre_add[22]~76_combout  = ((\inst1|FREQ_CTRL [22] $ (\inst|fre_add [22] $ (!\inst|fre_add[21]~75 )))) # (GND)
// \inst|fre_add[22]~77  = CARRY((\inst1|FREQ_CTRL [22] & ((\inst|fre_add [22]) # (!\inst|fre_add[21]~75 ))) # (!\inst1|FREQ_CTRL [22] & (\inst|fre_add [22] & !\inst|fre_add[21]~75 )))

	.dataa(\inst1|FREQ_CTRL [22]),
	.datab(\inst|fre_add [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[21]~75 ),
	.combout(\inst|fre_add[22]~76_combout ),
	.cout(\inst|fre_add[22]~77 ));
// synopsys translate_off
defparam \inst|fre_add[22]~76 .lut_mask = 16'h698E;
defparam \inst|fre_add[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \inst|fre_add[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[22]~76_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[22] .is_wysiwyg = "true";
defparam \inst|fre_add[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \inst|rom_addr_reg[2]~feeder (
// Equation(s):
// \inst|rom_addr_reg[2]~feeder_combout  = \inst|fre_add [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [22]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \inst|rom_addr_reg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \inst|rom_addr[2]~feeder (
// Equation(s):
// \inst|rom_addr[2]~feeder_combout  = \inst|rom_addr_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \inst|rom_addr[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[2] .is_wysiwyg = "true";
defparam \inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \inst|fre_add[23]~78 (
// Equation(s):
// \inst|fre_add[23]~78_combout  = (\inst1|FREQ_CTRL [23] & ((\inst|fre_add [23] & (\inst|fre_add[22]~77  & VCC)) # (!\inst|fre_add [23] & (!\inst|fre_add[22]~77 )))) # (!\inst1|FREQ_CTRL [23] & ((\inst|fre_add [23] & (!\inst|fre_add[22]~77 )) # 
// (!\inst|fre_add [23] & ((\inst|fre_add[22]~77 ) # (GND)))))
// \inst|fre_add[23]~79  = CARRY((\inst1|FREQ_CTRL [23] & (!\inst|fre_add [23] & !\inst|fre_add[22]~77 )) # (!\inst1|FREQ_CTRL [23] & ((!\inst|fre_add[22]~77 ) # (!\inst|fre_add [23]))))

	.dataa(\inst1|FREQ_CTRL [23]),
	.datab(\inst|fre_add [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[22]~77 ),
	.combout(\inst|fre_add[23]~78_combout ),
	.cout(\inst|fre_add[23]~79 ));
// synopsys translate_off
defparam \inst|fre_add[23]~78 .lut_mask = 16'h9617;
defparam \inst|fre_add[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \inst|fre_add[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[23]~78_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[23] .is_wysiwyg = "true";
defparam \inst|fre_add[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \inst|rom_addr_reg[3]~feeder (
// Equation(s):
// \inst|rom_addr_reg[3]~feeder_combout  = \inst|fre_add [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [23]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \inst|rom_addr_reg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \inst|rom_addr[3]~feeder (
// Equation(s):
// \inst|rom_addr[3]~feeder_combout  = \inst|rom_addr_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|rom_addr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rom_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|rom_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \inst|rom_addr[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[3] .is_wysiwyg = "true";
defparam \inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \inst|fre_add[24]~80 (
// Equation(s):
// \inst|fre_add[24]~80_combout  = ((\inst1|FREQ_CTRL [24] $ (\inst|fre_add [24] $ (!\inst|fre_add[23]~79 )))) # (GND)
// \inst|fre_add[24]~81  = CARRY((\inst1|FREQ_CTRL [24] & ((\inst|fre_add [24]) # (!\inst|fre_add[23]~79 ))) # (!\inst1|FREQ_CTRL [24] & (\inst|fre_add [24] & !\inst|fre_add[23]~79 )))

	.dataa(\inst1|FREQ_CTRL [24]),
	.datab(\inst|fre_add [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[23]~79 ),
	.combout(\inst|fre_add[24]~80_combout ),
	.cout(\inst|fre_add[24]~81 ));
// synopsys translate_off
defparam \inst|fre_add[24]~80 .lut_mask = 16'h698E;
defparam \inst|fre_add[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \inst|fre_add[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[24]~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[24] .is_wysiwyg = "true";
defparam \inst|fre_add[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \inst|rom_addr_reg[4]~feeder (
// Equation(s):
// \inst|rom_addr_reg[4]~feeder_combout  = \inst|fre_add [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|fre_add [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst|rom_addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \inst|rom_addr_reg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \inst|rom_addr[4]~feeder (
// Equation(s):
// \inst|rom_addr[4]~feeder_combout  = \inst|rom_addr_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \inst|rom_addr[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[4] .is_wysiwyg = "true";
defparam \inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \inst1|FREQ_CTRL[20]~72 (
// Equation(s):
// \inst1|FREQ_CTRL[20]~72_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [20] $ (\inst1|FREQ_CTRL[19]~71 )))) # (GND)
// \inst1|FREQ_CTRL[20]~73  = CARRY((\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [20] & !\inst1|FREQ_CTRL[19]~71 )) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [20]) # (!\inst1|FREQ_CTRL[19]~71 ))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[19]~71 ),
	.combout(\inst1|FREQ_CTRL[20]~72_combout ),
	.cout(\inst1|FREQ_CTRL[20]~73 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[20]~72 .lut_mask = 16'h964D;
defparam \inst1|FREQ_CTRL[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \inst1|FREQ_CTRL[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[20]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[20] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \inst1|FREQ_CTRL[21]~75 (
// Equation(s):
// \inst1|FREQ_CTRL[21]~75_combout  = (\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [21] & (!\inst1|FREQ_CTRL[20]~73 )) # (!\inst1|FREQ_CTRL [21] & ((\inst1|FREQ_CTRL[20]~73 ) # (GND))))) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL 
// [21] & (\inst1|FREQ_CTRL[20]~73  & VCC)) # (!\inst1|FREQ_CTRL [21] & (!\inst1|FREQ_CTRL[20]~73 ))))
// \inst1|FREQ_CTRL[21]~76  = CARRY((\inst1|fword_key_add|key_flag~q  & ((!\inst1|FREQ_CTRL[20]~73 ) # (!\inst1|FREQ_CTRL [21]))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL [21] & !\inst1|FREQ_CTRL[20]~73 )))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[20]~73 ),
	.combout(\inst1|FREQ_CTRL[21]~75_combout ),
	.cout(\inst1|FREQ_CTRL[21]~76 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[21]~75 .lut_mask = 16'h692B;
defparam \inst1|FREQ_CTRL[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \inst1|FREQ_CTRL[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[21]~75_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[21] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \inst1|FREQ_CTRL[22]~77 (
// Equation(s):
// \inst1|FREQ_CTRL[22]~77_combout  = ((\inst1|fword_key_add|key_flag~q  $ (\inst1|FREQ_CTRL [22] $ (\inst1|FREQ_CTRL[21]~76 )))) # (GND)
// \inst1|FREQ_CTRL[22]~78  = CARRY((\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL [22] & !\inst1|FREQ_CTRL[21]~76 )) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [22]) # (!\inst1|FREQ_CTRL[21]~76 ))))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[21]~76 ),
	.combout(\inst1|FREQ_CTRL[22]~77_combout ),
	.cout(\inst1|FREQ_CTRL[22]~78 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[22]~77 .lut_mask = 16'h964D;
defparam \inst1|FREQ_CTRL[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \inst1|FREQ_CTRL[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[22]~77_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[22] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \inst1|FREQ_CTRL[23]~79 (
// Equation(s):
// \inst1|FREQ_CTRL[23]~79_combout  = (\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL [23] & (!\inst1|FREQ_CTRL[22]~78 )) # (!\inst1|FREQ_CTRL [23] & ((\inst1|FREQ_CTRL[22]~78 ) # (GND))))) # (!\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL 
// [23] & (\inst1|FREQ_CTRL[22]~78  & VCC)) # (!\inst1|FREQ_CTRL [23] & (!\inst1|FREQ_CTRL[22]~78 ))))
// \inst1|FREQ_CTRL[23]~80  = CARRY((\inst1|fword_key_add|key_flag~q  & ((!\inst1|FREQ_CTRL[22]~78 ) # (!\inst1|FREQ_CTRL [23]))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL [23] & !\inst1|FREQ_CTRL[22]~78 )))

	.dataa(\inst1|fword_key_add|key_flag~q ),
	.datab(\inst1|FREQ_CTRL [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[22]~78 ),
	.combout(\inst1|FREQ_CTRL[23]~79_combout ),
	.cout(\inst1|FREQ_CTRL[23]~80 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[23]~79 .lut_mask = 16'h692B;
defparam \inst1|FREQ_CTRL[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \inst1|FREQ_CTRL[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[23]~79_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[23] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \inst1|FREQ_CTRL[25]~83 (
// Equation(s):
// \inst1|FREQ_CTRL[25]~83_combout  = (\inst1|FREQ_CTRL [25] & ((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[24]~82 )) # (!\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL[24]~82  & VCC)))) # (!\inst1|FREQ_CTRL [25] & 
// ((\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL[24]~82 ) # (GND))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[24]~82 ))))
// \inst1|FREQ_CTRL[25]~84  = CARRY((\inst1|FREQ_CTRL [25] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[24]~82 )) # (!\inst1|FREQ_CTRL [25] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[24]~82 ))))

	.dataa(\inst1|FREQ_CTRL [25]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[24]~82 ),
	.combout(\inst1|FREQ_CTRL[25]~83_combout ),
	.cout(\inst1|FREQ_CTRL[25]~84 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[25]~83 .lut_mask = 16'h694D;
defparam \inst1|FREQ_CTRL[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \inst1|FREQ_CTRL[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[25]~83_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[25] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \inst|fre_add[25]~82 (
// Equation(s):
// \inst|fre_add[25]~82_combout  = (\inst|fre_add [25] & ((\inst1|FREQ_CTRL [25] & (\inst|fre_add[24]~81  & VCC)) # (!\inst1|FREQ_CTRL [25] & (!\inst|fre_add[24]~81 )))) # (!\inst|fre_add [25] & ((\inst1|FREQ_CTRL [25] & (!\inst|fre_add[24]~81 )) # 
// (!\inst1|FREQ_CTRL [25] & ((\inst|fre_add[24]~81 ) # (GND)))))
// \inst|fre_add[25]~83  = CARRY((\inst|fre_add [25] & (!\inst1|FREQ_CTRL [25] & !\inst|fre_add[24]~81 )) # (!\inst|fre_add [25] & ((!\inst|fre_add[24]~81 ) # (!\inst1|FREQ_CTRL [25]))))

	.dataa(\inst|fre_add [25]),
	.datab(\inst1|FREQ_CTRL [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[24]~81 ),
	.combout(\inst|fre_add[25]~82_combout ),
	.cout(\inst|fre_add[25]~83 ));
// synopsys translate_off
defparam \inst|fre_add[25]~82 .lut_mask = 16'h9617;
defparam \inst|fre_add[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \inst|fre_add[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[25]~82_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[25] .is_wysiwyg = "true";
defparam \inst|fre_add[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \inst|rom_addr_reg[5]~feeder (
// Equation(s):
// \inst|rom_addr_reg[5]~feeder_combout  = \inst|fre_add [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [25]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N11
dffeas \inst|rom_addr_reg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \inst|rom_addr[5]~feeder (
// Equation(s):
// \inst|rom_addr[5]~feeder_combout  = \inst|rom_addr_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [5]),
	.cin(gnd),
	.combout(\inst|rom_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \inst|rom_addr[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[5] .is_wysiwyg = "true";
defparam \inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \inst|fre_add[26]~84 (
// Equation(s):
// \inst|fre_add[26]~84_combout  = ((\inst1|FREQ_CTRL [26] $ (\inst|fre_add [26] $ (!\inst|fre_add[25]~83 )))) # (GND)
// \inst|fre_add[26]~85  = CARRY((\inst1|FREQ_CTRL [26] & ((\inst|fre_add [26]) # (!\inst|fre_add[25]~83 ))) # (!\inst1|FREQ_CTRL [26] & (\inst|fre_add [26] & !\inst|fre_add[25]~83 )))

	.dataa(\inst1|FREQ_CTRL [26]),
	.datab(\inst|fre_add [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[25]~83 ),
	.combout(\inst|fre_add[26]~84_combout ),
	.cout(\inst|fre_add[26]~85 ));
// synopsys translate_off
defparam \inst|fre_add[26]~84 .lut_mask = 16'h698E;
defparam \inst|fre_add[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \inst|fre_add[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[26]~84_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[26] .is_wysiwyg = "true";
defparam \inst|fre_add[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \inst|rom_addr_reg[6]~feeder (
// Equation(s):
// \inst|rom_addr_reg[6]~feeder_combout  = \inst|fre_add [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [26]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \inst|rom_addr_reg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \inst|rom_addr[6]~feeder (
// Equation(s):
// \inst|rom_addr[6]~feeder_combout  = \inst|rom_addr_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [6]),
	.cin(gnd),
	.combout(\inst|rom_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \inst|rom_addr[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[6] .is_wysiwyg = "true";
defparam \inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \inst1|FREQ_CTRL[27]~87 (
// Equation(s):
// \inst1|FREQ_CTRL[27]~87_combout  = (\inst1|FREQ_CTRL [27] & ((\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[26]~86 )) # (!\inst1|fword_key_add|key_flag~q  & (\inst1|FREQ_CTRL[26]~86  & VCC)))) # (!\inst1|FREQ_CTRL [27] & 
// ((\inst1|fword_key_add|key_flag~q  & ((\inst1|FREQ_CTRL[26]~86 ) # (GND))) # (!\inst1|fword_key_add|key_flag~q  & (!\inst1|FREQ_CTRL[26]~86 ))))
// \inst1|FREQ_CTRL[27]~88  = CARRY((\inst1|FREQ_CTRL [27] & (\inst1|fword_key_add|key_flag~q  & !\inst1|FREQ_CTRL[26]~86 )) # (!\inst1|FREQ_CTRL [27] & ((\inst1|fword_key_add|key_flag~q ) # (!\inst1|FREQ_CTRL[26]~86 ))))

	.dataa(\inst1|FREQ_CTRL [27]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|FREQ_CTRL[26]~86 ),
	.combout(\inst1|FREQ_CTRL[27]~87_combout ),
	.cout(\inst1|FREQ_CTRL[27]~88 ));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[27]~87 .lut_mask = 16'h694D;
defparam \inst1|FREQ_CTRL[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \inst1|FREQ_CTRL[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[27]~87_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[27] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \inst|fre_add[27]~86 (
// Equation(s):
// \inst|fre_add[27]~86_combout  = (\inst|fre_add [27] & ((\inst1|FREQ_CTRL [27] & (\inst|fre_add[26]~85  & VCC)) # (!\inst1|FREQ_CTRL [27] & (!\inst|fre_add[26]~85 )))) # (!\inst|fre_add [27] & ((\inst1|FREQ_CTRL [27] & (!\inst|fre_add[26]~85 )) # 
// (!\inst1|FREQ_CTRL [27] & ((\inst|fre_add[26]~85 ) # (GND)))))
// \inst|fre_add[27]~87  = CARRY((\inst|fre_add [27] & (!\inst1|FREQ_CTRL [27] & !\inst|fre_add[26]~85 )) # (!\inst|fre_add [27] & ((!\inst|fre_add[26]~85 ) # (!\inst1|FREQ_CTRL [27]))))

	.dataa(\inst|fre_add [27]),
	.datab(\inst1|FREQ_CTRL [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[26]~85 ),
	.combout(\inst|fre_add[27]~86_combout ),
	.cout(\inst|fre_add[27]~87 ));
// synopsys translate_off
defparam \inst|fre_add[27]~86 .lut_mask = 16'h9617;
defparam \inst|fre_add[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \inst|fre_add[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[27]~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[27] .is_wysiwyg = "true";
defparam \inst|fre_add[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \inst|rom_addr_reg[7]~feeder (
// Equation(s):
// \inst|rom_addr_reg[7]~feeder_combout  = \inst|fre_add [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [27]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \inst|rom_addr_reg[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \inst|rom_addr[7]~feeder (
// Equation(s):
// \inst|rom_addr[7]~feeder_combout  = \inst|rom_addr_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [7]),
	.cin(gnd),
	.combout(\inst|rom_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \inst|rom_addr[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[7] .is_wysiwyg = "true";
defparam \inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \inst|fre_add[28]~88 (
// Equation(s):
// \inst|fre_add[28]~88_combout  = ((\inst1|FREQ_CTRL [28] $ (\inst|fre_add [28] $ (!\inst|fre_add[27]~87 )))) # (GND)
// \inst|fre_add[28]~89  = CARRY((\inst1|FREQ_CTRL [28] & ((\inst|fre_add [28]) # (!\inst|fre_add[27]~87 ))) # (!\inst1|FREQ_CTRL [28] & (\inst|fre_add [28] & !\inst|fre_add[27]~87 )))

	.dataa(\inst1|FREQ_CTRL [28]),
	.datab(\inst|fre_add [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[27]~87 ),
	.combout(\inst|fre_add[28]~88_combout ),
	.cout(\inst|fre_add[28]~89 ));
// synopsys translate_off
defparam \inst|fre_add[28]~88 .lut_mask = 16'h698E;
defparam \inst|fre_add[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \inst|fre_add[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[28]~88_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[28] .is_wysiwyg = "true";
defparam \inst|fre_add[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneive_lcell_comb \inst|rom_addr_reg[8]~feeder (
// Equation(s):
// \inst|rom_addr_reg[8]~feeder_combout  = \inst|fre_add [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [28]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \inst|rom_addr_reg[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneive_lcell_comb \inst|rom_addr[8]~feeder (
// Equation(s):
// \inst|rom_addr[8]~feeder_combout  = \inst|rom_addr_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [8]),
	.cin(gnd),
	.combout(\inst|rom_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \inst|rom_addr[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[8] .is_wysiwyg = "true";
defparam \inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \inst|fre_add[29]~90 (
// Equation(s):
// \inst|fre_add[29]~90_combout  = (\inst1|FREQ_CTRL [29] & ((\inst|fre_add [29] & (\inst|fre_add[28]~89  & VCC)) # (!\inst|fre_add [29] & (!\inst|fre_add[28]~89 )))) # (!\inst1|FREQ_CTRL [29] & ((\inst|fre_add [29] & (!\inst|fre_add[28]~89 )) # 
// (!\inst|fre_add [29] & ((\inst|fre_add[28]~89 ) # (GND)))))
// \inst|fre_add[29]~91  = CARRY((\inst1|FREQ_CTRL [29] & (!\inst|fre_add [29] & !\inst|fre_add[28]~89 )) # (!\inst1|FREQ_CTRL [29] & ((!\inst|fre_add[28]~89 ) # (!\inst|fre_add [29]))))

	.dataa(\inst1|FREQ_CTRL [29]),
	.datab(\inst|fre_add [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[28]~89 ),
	.combout(\inst|fre_add[29]~90_combout ),
	.cout(\inst|fre_add[29]~91 ));
// synopsys translate_off
defparam \inst|fre_add[29]~90 .lut_mask = 16'h9617;
defparam \inst|fre_add[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \inst|fre_add[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[29]~90_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[29] .is_wysiwyg = "true";
defparam \inst|fre_add[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneive_lcell_comb \inst|rom_addr_reg[9]~feeder (
// Equation(s):
// \inst|rom_addr_reg[9]~feeder_combout  = \inst|fre_add [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [29]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N3
dffeas \inst|rom_addr_reg[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneive_lcell_comb \inst|rom_addr[9]~feeder (
// Equation(s):
// \inst|rom_addr[9]~feeder_combout  = \inst|rom_addr_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [9]),
	.cin(gnd),
	.combout(\inst|rom_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \inst|rom_addr[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[9] .is_wysiwyg = "true";
defparam \inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \inst|fre_add[30]~92 (
// Equation(s):
// \inst|fre_add[30]~92_combout  = ((\inst1|FREQ_CTRL [30] $ (\inst|fre_add [30] $ (!\inst|fre_add[29]~91 )))) # (GND)
// \inst|fre_add[30]~93  = CARRY((\inst1|FREQ_CTRL [30] & ((\inst|fre_add [30]) # (!\inst|fre_add[29]~91 ))) # (!\inst1|FREQ_CTRL [30] & (\inst|fre_add [30] & !\inst|fre_add[29]~91 )))

	.dataa(\inst1|FREQ_CTRL [30]),
	.datab(\inst|fre_add [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[29]~91 ),
	.combout(\inst|fre_add[30]~92_combout ),
	.cout(\inst|fre_add[30]~93 ));
// synopsys translate_off
defparam \inst|fre_add[30]~92 .lut_mask = 16'h698E;
defparam \inst|fre_add[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \inst|fre_add[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[30]~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[30] .is_wysiwyg = "true";
defparam \inst|fre_add[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \inst|rom_addr_reg[10]~0 (
// Equation(s):
// \inst|rom_addr_reg[10]~0_combout  = !\inst|fre_add [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [30]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[10]~0 .lut_mask = 16'h00FF;
defparam \inst|rom_addr_reg[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \inst|rom_addr_reg[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[10]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneive_lcell_comb \inst|rom_addr[10]~feeder (
// Equation(s):
// \inst|rom_addr[10]~feeder_combout  = \inst|rom_addr_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [10]),
	.cin(gnd),
	.combout(\inst|rom_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N29
dffeas \inst|rom_addr[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[10] .is_wysiwyg = "true";
defparam \inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \inst1|FREQ_CTRL[31]~95 (
// Equation(s):
// \inst1|FREQ_CTRL[31]~95_combout  = \inst1|FREQ_CTRL [31] $ (\inst1|fword_key_add|key_flag~q  $ (!\inst1|FREQ_CTRL[30]~94 ))

	.dataa(\inst1|FREQ_CTRL [31]),
	.datab(\inst1|fword_key_add|key_flag~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|FREQ_CTRL[30]~94 ),
	.combout(\inst1|FREQ_CTRL[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|FREQ_CTRL[31]~95 .lut_mask = 16'h6969;
defparam \inst1|FREQ_CTRL[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \inst1|FREQ_CTRL[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst1|FREQ_CTRL[31]~95_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|FREQ_CTRL[31]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|FREQ_CTRL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|FREQ_CTRL[31] .is_wysiwyg = "true";
defparam \inst1|FREQ_CTRL[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \inst|fre_add[31]~94 (
// Equation(s):
// \inst|fre_add[31]~94_combout  = \inst|fre_add [31] $ (\inst|fre_add[30]~93  $ (\inst1|FREQ_CTRL [31]))

	.dataa(\inst|fre_add [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|FREQ_CTRL [31]),
	.cin(\inst|fre_add[30]~93 ),
	.combout(\inst|fre_add[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|fre_add[31]~94 .lut_mask = 16'hA55A;
defparam \inst|fre_add[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \inst|fre_add[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[31]~94_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[31] .is_wysiwyg = "true";
defparam \inst|fre_add[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = \inst|fre_add [31] $ (\inst|fre_add [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|fre_add [31]),
	.datad(\inst|fre_add [30]),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h0FF0;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \inst|rom_addr_reg[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \inst|rom_addr[11]~feeder (
// Equation(s):
// \inst|rom_addr[11]~feeder_combout  = \inst|rom_addr_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [11]),
	.cin(gnd),
	.combout(\inst|rom_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \inst|rom_addr[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[11] .is_wysiwyg = "true";
defparam \inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \inst4|Mux1~0 (
// Equation(s):
// \inst4|Mux1~0_combout  = (!\key[0]~input_o  & \key[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key[0]~input_o ),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\inst4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux1~0 .lut_mask = 16'h0F00;
defparam \inst4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \inst4|wave_select[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst4|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|wave_select[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|wave_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|wave_select[0] .is_wysiwyg = "true";
defparam \inst4|wave_select[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \inst|rom_addr[12]~feeder (
// Equation(s):
// \inst|rom_addr[12]~feeder_combout  = \inst4|wave_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|wave_select [0]),
	.cin(gnd),
	.combout(\inst|rom_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \inst|rom_addr[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[12] .is_wysiwyg = "true";
defparam \inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \inst|rom_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr [13]),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(gnd),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 .lut_mask = 16'hAFA0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000007;
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout 
// ))) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))

	.dataa(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(gnd),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1 .lut_mask = 16'hF0AA;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hC00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007;
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(gnd),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 .lut_mask = 16'hAAF0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hC00000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007;
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout 
// ))) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3 .lut_mask = 16'hFC30;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF00000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFF00000000001FFFFFFFFFFF000000000003FFFFFFFFFFFC000000000000FFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFE0000000000007FFFFFFFFFFF800000000001FFFFFFFFFFF00000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hC0000000001FFFFFFFFFF00000000007FFFFFFFFFE00000000007FFFFFFFFFF800000000003FFFFFFFFFFF000000000000FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFF800000000003FFFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4 .lut_mask = 16'hF3C0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF000000000;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFF800003FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF800000FFFFFE000003FFFFFC000003FFFFFE000000FFFFFFE0000003FFFFFFE00000007FFFFFFF000000007FFFFFFFF80000000007FFFFFFFFFF80000000000007FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFC0000000003FFFFFFFFC00000001FFFFFFFC0000000FFFFFFF8000000FFFFFFE000000FFFFFF8000007FFFFF800000FFFFFE000003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF000007FFFF800003FFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00000FFFFF800001FFFFF800001FFFFFC00000FFFFFF000000FFFFFF0000007FFFFFE0000003FFFFFF80000003FFFFFFF00000000FFFFFFFFC000000001FFFFFFFFFE000000000007FFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFC00000000000FFFFFFFFFF0000000007FFFFFFFE00000001FFFFFFF80000003FFFFFF8000000FFFFFFC000001FFFFFE000001FFFFFE000007FFFFF000003FFFFF000003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007;
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(gnd),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hAAF0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFE007FF003FF003FF001FF801FFC00FFC007FE003FF001FF800FFE003FF001FFC007FF800FFE001FFC003FFC003FFC003FFC001FFE000FFF8001FFF0003FFF0001FFF80007FFF0000FFFF00007FFFE00007FFFF800007FFFFC000007FFFFFC0000007FFFFFFE000000003FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF800000000FFFFFFFC0000007FFFFFC000007FFFFC00003FFFFC0000FFFFC0001FFFE0001FFFC0003FFF0001FFF8001FFF0003FFE000FFF0007FF8007FF8007FF8007FF000FFE003FFC007FF001FF800FFE003FF001FF800FFC007FE007FF003FF001FF801FF801FFC00FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hC00FFC007FE007FE003FF003FF001FF801FFC00FFE007FF001FF800FFE003FF800FFE003FFC007FF000FFF000FFF000FFF000FFF8003FFE000FFFC001FFF8001FFFC0007FFF0000FFFF00007FFFC0000FFFFE00001FFFFE000007FFFFF8000001FFFFFFE00000000FFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFE00000000FFFFFFF0000003FFFFFC00000FFFFF00000FFFFE00007FFFC0001FFFE0001FFFC0007FFF0003FFF0007FFE000FFF8003FFE001FFE001FFE001FFE001FFC007FF800FFE003FF800FFE003FF001FFC00FFE007FF003FF001FF801FF800FFC00FFC007FE007;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF0000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000FFFF0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout 
// ))) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 16'hFC0C;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h001FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE01FE01FE01FE01FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE01FE01FE01FE01FF01FF01FE01FE01FE01FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE01FE01FE01FE01FF01FF01FE01FE01FE01FE00FE00FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF000;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hC1F07C0F83E0F83E0FC1F07C1F03E0F83E07C1F03E0F81F07E0F81F03E0FC1F83F07E07C0FC1F81F03F03F03F03F03F03F03F01F81FC0FE07F01FC0FE03F80FE01FC07F807F00FF00FF00FF807FC01FF007FE007FE007FE003FF8007FF8003FFE0007FFE0001FFFF00003FFFFE000003FFFFFFF00000000000000000000000000000000000000000000000001FFFFFFF800000FFFFF80001FFFF0000FFFC000FFF8003FFC003FF800FFC00FFC00FFC01FF007FC03FE01FE01FE01FC03FC07F00FE03F80FE07F01FC0FE07F03F01F81F81F81F81F81F81F81F03F07E07C0FC1F83F07E0F81F03E0FC1F03E0F81F07C0F83E0F81F07C1F07E0F83E0F83E07C1F07;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hC1F07C0F83E0F83E0FC1F07C1F03E0F83E07C1F03E0F81F07E0F81F03E0FC1F83F07E07C0FC1F81F03F03F03F03F03F03F03F01F81FC0FE07F01FC0FE03F80FE01FC07F807F00FF00FF00FF807FC01FF007FE007FE007FE003FF8007FF8003FFE0007FFE0001FFFF00003FFFFE000003FFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFF800000FFFFF80001FFFF0000FFFC000FFF8003FFC003FF800FFC00FFC00FFC01FF007FC03FE01FE01FE01FC03FC07F00FE03F80FE07F01FC0FE07F03F01F81F81F81F81F81F81F81F03F07E07C0FC1F83F07E0F81F03E0FC1F03E0F81F07C0F83E0F81F07C1F07E0F83E0F83E07C1F07;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) 
// # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'hCFC0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_out[7] = \data_out[7]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[0] = \data_out[0]~output_o ;

endmodule
