#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x100efe7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x100efe930 .scope module, "dco_nco" "dco_nco" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "tuning_word";
    .port_info 3 /OUTPUT 1 "dco_out";
P_0xbd0864800 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
v0xbd14283c0_0 .var "accumulator", 31 0;
v0xbd1428460_0 .net "dco_out", 0 0, L_0x100f0ad80;  1 drivers
o0xbd0c20070 .functor BUFZ 1, C4<z>; HiZ drive
v0xbd1428500_0 .net "rst_n", 0 0, o0xbd0c20070;  0 drivers
o0xbd0c200a0 .functor BUFZ 1, C4<z>; HiZ drive
v0xbd14285a0_0 .net "sys_clk", 0 0, o0xbd0c200a0;  0 drivers
o0xbd0c200d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xbd1428640_0 .net "tuning_word", 31 0, o0xbd0c200d0;  0 drivers
E_0xbd0859080/0 .event negedge, v0xbd1428500_0;
E_0xbd0859080/1 .event posedge, v0xbd14285a0_0;
E_0xbd0859080 .event/or E_0xbd0859080/0, E_0xbd0859080/1;
L_0x100f0ad80 .part v0xbd14283c0_0, 31, 1;
S_0x100f043f0 .scope module, "divider" "divider" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0xbd0864880 .param/l "DIV_VALUE" 0 4 2, +C4<00000000000000000000000000001010>;
o0xbd0c201c0 .functor BUFZ 1, C4<z>; HiZ drive
v0xbd14286e0_0 .net "clk_in", 0 0, o0xbd0c201c0;  0 drivers
v0xbd1428780_0 .var "clk_out", 0 0;
v0xbd1428820_0 .var "counter", 31 0;
o0xbd0c20250 .functor BUFZ 1, C4<z>; HiZ drive
v0xbd14288c0_0 .net "rst_n", 0 0, o0xbd0c20250;  0 drivers
E_0xbd08590c0/0 .event negedge, v0xbd14288c0_0;
E_0xbd08590c0/1 .event posedge, v0xbd14286e0_0;
E_0xbd08590c0 .event/or E_0xbd08590c0/0, E_0xbd08590c0/1;
S_0x100f04570 .scope module, "pfd" "pfd" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ref_clk";
    .port_info 1 /INPUT 1 "fb_clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "up";
    .port_info 4 /OUTPUT 1 "down";
L_0x100f0ae20 .functor AND 1, v0xbd1428dc0_0, v0xbd1428aa0_0, C4<1>, C4<1>;
L_0x100f06580 .functor OR 1, L_0x100f0ae20, L_0x100f058d0, C4<0>, C4<0>;
v0xbd1428960_0 .net *"_ivl_0", 0 0, L_0x100f0ae20;  1 drivers
v0xbd1428a00_0 .net *"_ivl_3", 0 0, L_0x100f058d0;  1 drivers
v0xbd1428aa0_0 .var "down", 0 0;
o0xbd0c203a0 .functor BUFZ 1, C4<z>; HiZ drive
v0xbd1428b40_0 .net "fb_clk", 0 0, o0xbd0c203a0;  0 drivers
o0xbd0c203d0 .functor BUFZ 1, C4<z>; HiZ drive
v0xbd1428be0_0 .net "ref_clk", 0 0, o0xbd0c203d0;  0 drivers
v0xbd1428c80_0 .net "reset_pfd", 0 0, L_0x100f06580;  1 drivers
o0xbd0c20430 .functor BUFZ 1, C4<z>; HiZ drive
v0xbd1428d20_0 .net "rst_n", 0 0, o0xbd0c20430;  0 drivers
v0xbd1428dc0_0 .var "up", 0 0;
E_0xbd0859100 .event posedge, v0xbd1428c80_0, v0xbd1428b40_0;
E_0xbd0859140 .event posedge, v0xbd1428c80_0, v0xbd1428be0_0;
L_0x100f058d0 .reduce/nor o0xbd0c20430;
S_0x100f06280 .scope module, "tb_loop_filter" "tb_loop_filter" 6 3;
 .timescale -9 -12;
v0xbd14297c0_0 .var "clk", 0 0;
v0xbd1429860_0 .var "down", 0 0;
v0xbd1429900_0 .var "rst_n", 0 0;
v0xbd14299a0_0 .net "tuning_word", 31 0, v0xbd1429680_0;  1 drivers
v0xbd1429a40_0 .var "up", 0 0;
S_0x100f06400 .scope module, "u_filter" "loop_filter" 6 17, 7 1 0, S_0x100f06280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "up";
    .port_info 3 /INPUT 1 "down";
    .port_info 4 /OUTPUT 32 "tuning_word";
P_0x100f0c600 .param/l "INITIAL_FREQ" 0 7 2, C4<00000000000000000000001111101000>;
P_0x100f0c640 .param/l "K_I" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x100f0c680 .param/l "K_P" 0 7 3, +C4<00000000000000000000000000001010>;
L_0x100f05a10 .functor AND 1, v0xbd1429a40_0, L_0x100f05970, C4<1>, C4<1>;
L_0x100f05b20 .functor AND 1, L_0x100f05a80, v0xbd1429860_0, C4<1>, C4<1>;
v0xbd1428e60_0 .net *"_ivl_1", 0 0, L_0x100f05970;  1 drivers
L_0xbd0c54058 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xbd1428f00_0 .net/2s *"_ivl_10", 1 0, L_0xbd0c54058;  1 drivers
L_0xbd0c540a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbd1428fa0_0 .net/2s *"_ivl_12", 1 0, L_0xbd0c540a0;  1 drivers
v0xbd1429040_0 .net *"_ivl_14", 1 0, L_0xbd1429ae0;  1 drivers
v0xbd14290e0_0 .net *"_ivl_3", 0 0, L_0x100f05a10;  1 drivers
L_0xbd0c54010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xbd1429180_0 .net/2s *"_ivl_4", 1 0, L_0xbd0c54010;  1 drivers
v0xbd1429220_0 .net *"_ivl_7", 0 0, L_0x100f05a80;  1 drivers
v0xbd14292c0_0 .net *"_ivl_9", 0 0, L_0x100f05b20;  1 drivers
v0xbd1429360_0 .net "clk", 0 0, v0xbd14297c0_0;  1 drivers
v0xbd1429400_0 .net "down", 0 0, v0xbd1429860_0;  1 drivers
v0xbd14294a0_0 .net/s "error_val", 1 0, L_0xbd1429b80;  1 drivers
v0xbd1429540_0 .var/s "integrator", 31 0;
v0xbd14295e0_0 .net "rst_n", 0 0, v0xbd1429900_0;  1 drivers
v0xbd1429680_0 .var "tuning_word", 31 0;
v0xbd1429720_0 .net "up", 0 0, v0xbd1429a40_0;  1 drivers
E_0xbd0859180/0 .event negedge, v0xbd14295e0_0;
E_0xbd0859180/1 .event posedge, v0xbd1429360_0;
E_0xbd0859180 .event/or E_0xbd0859180/0, E_0xbd0859180/1;
L_0x100f05970 .reduce/nor v0xbd1429860_0;
L_0x100f05a80 .reduce/nor v0xbd1429a40_0;
L_0xbd1429ae0 .functor MUXZ 2, L_0xbd0c540a0, L_0xbd0c54058, L_0x100f05b20, C4<>;
L_0xbd1429b80 .functor MUXZ 2, L_0xbd1429ae0, L_0xbd0c54010, L_0x100f05a10, C4<>;
    .scope S_0x100efe930;
T_0 ;
    %wait E_0xbd0859080;
    %load/vec4 v0xbd1428500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd14283c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xbd14283c0_0;
    %load/vec4 v0xbd1428640_0;
    %add;
    %assign/vec4 v0xbd14283c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x100f043f0;
T_1 ;
    %wait E_0xbd08590c0;
    %load/vec4 v0xbd14288c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd1428820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd1428780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xbd1428820_0;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0xbd1428780_0;
    %inv;
    %assign/vec4 v0xbd1428780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd1428820_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xbd1428820_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xbd1428820_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x100f04570;
T_2 ;
    %wait E_0xbd0859140;
    %load/vec4 v0xbd1428c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd1428dc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd1428dc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x100f04570;
T_3 ;
    %wait E_0xbd0859100;
    %load/vec4 v0xbd1428c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd1428aa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd1428aa0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x100f06400;
T_4 ;
    %wait E_0xbd0859180;
    %load/vec4 v0xbd14295e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd1429540_0, 0;
    %pushi/vec4 1000, 0, 32;
    %assign/vec4 v0xbd1429680_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xbd14294a0_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0xbd1429540_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xbd1429540_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xbd14294a0_0;
    %pad/s 32;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0xbd1429540_0;
    %subi 1, 0, 32;
    %assign/vec4 v0xbd1429540_0, 0;
T_4.4 ;
T_4.3 ;
    %pushi/vec4 1000, 0, 32;
    %load/vec4 v0xbd14294a0_0;
    %pad/u 32;
    %muli 10, 0, 32;
    %add;
    %load/vec4 v0xbd1429540_0;
    %add;
    %assign/vec4 v0xbd1429680_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x100f06280;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0xbd14297c0_0;
    %inv;
    %store/vec4 v0xbd14297c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x100f06280;
T_6 ;
    %vpi_call/w 6 29 "$dumpfile", "build/tb_loop_filter.vcd" {0 0 0};
    %vpi_call/w 6 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x100f06280 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd14297c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1429900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1429a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1429860_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd1429900_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 6 43 "$display", "Time: %0t | Initial Tuning Word: %d", $time, v0xbd14299a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd1429a40_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1429a40_0, 0, 1;
    %vpi_call/w 6 49 "$display", "Time: %0t | After UP pulses: %d (Should be Higher)", $time, v0xbd14299a0_0 {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd1429860_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1429860_0, 0, 1;
    %vpi_call/w 6 59 "$display", "Time: %0t | After DOWN pulses: %d (Should be Lower)", $time, v0xbd14299a0_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 6 62 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "src/dco_nco.v";
    "src/divider.v";
    "src/pfd.v";
    "test/tb_loop_filter.v";
    "src/loop_filter.v";
