
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bc8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000153c  08005c88  08005c88  00006c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071c4  080071c4  00009070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080071c4  080071c4  00009070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080071c4  080071c4  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071c4  080071c4  000081c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071c8  080071c8  000081c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080071cc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007a8  20000070  0800723c  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000818  0800723c  00009818  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a78d  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000069b8  00000000  00000000  00033825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00011393  00000000  00000000  0003a1dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001858  00000000  00000000  0004b570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a54  00000000  00000000  0004cdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a91a  00000000  00000000  0004e81c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002cbd7  00000000  00000000  00069136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000957d9  00000000  00000000  00095d0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012b4e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b6c  00000000  00000000  0012b52c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00130098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005c70 	.word	0x08005c70

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005c70 	.word	0x08005c70

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <init_nrf>:
uint16_t data = 0;

uint8_t dataR[PLD_S];

void init_nrf(void)
{
 800041c:	b510      	push	{r4, lr}
	  csn_high();
 800041e:	f003 f829 	bl	8003474 <csn_high>
	  ce_high();
 8000422:	f003 f83b 	bl	800349c <ce_high>

	  //HAL_Delay(5);
	  BSP_delayMs(5);
 8000426:	2005      	movs	r0, #5
 8000428:	f000 f86c 	bl	8000504 <BSP_delayMs>
	  ce_low();
 800042c:	f003 f840 	bl	80034b0 <ce_low>

	  nrf24_init();
 8000430:	f003 fa7a 	bl	8003928 <nrf24_init>
	  uint8_t reg = nrf24_r_reg(0x00,1 );
 8000434:	2101      	movs	r1, #1
 8000436:	2000      	movs	r0, #0
 8000438:	f003 f862 	bl	8003500 <nrf24_r_reg>


	  nrf24_auto_ack_all(auto_ack);
 800043c:	2001      	movs	r0, #1
 800043e:	f003 f9ff 	bl	8003840 <nrf24_auto_ack_all>
	  nrf24_en_ack_pld(disable);
 8000442:	2000      	movs	r0, #0
 8000444:	f003 fa0d 	bl	8003862 <nrf24_en_ack_pld>
	  nrf24_dpl(disable);
 8000448:	2000      	movs	r0, #0
 800044a:	f003 f9c6 	bl	80037da <nrf24_dpl>

	  nrf24_set_crc(en_crc, _2byte);
 800044e:	2101      	movs	r1, #1
 8000450:	0008      	movs	r0, r1
 8000452:	f003 f942 	bl	80036da <nrf24_set_crc>

	  nrf24_tx_pwr(_0dbm);
 8000456:	2003      	movs	r0, #3
 8000458:	f003 f895 	bl	8003586 <nrf24_tx_pwr>
	  nrf24_data_rate(_1mbps);
 800045c:	2000      	movs	r0, #0
 800045e:	f003 f8a7 	bl	80035b0 <nrf24_data_rate>
	  nrf24_set_channel(76);
 8000462:	204c      	movs	r0, #76	@ 0x4c
 8000464:	f003 f8be 	bl	80035e4 <nrf24_set_channel>
	  nrf24_set_addr_width(5);
 8000468:	2005      	movs	r0, #5
 800046a:	f003 f94b 	bl	8003704 <nrf24_set_addr_width>

	  nrf24_set_rx_dpl(0, disable);
 800046e:	2100      	movs	r1, #0
 8000470:	0008      	movs	r0, r1
 8000472:	f003 f9c8 	bl	8003806 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(1, disable);
 8000476:	2100      	movs	r1, #0
 8000478:	2001      	movs	r0, #1
 800047a:	f003 f9c4 	bl	8003806 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(2, disable);
 800047e:	2100      	movs	r1, #0
 8000480:	2002      	movs	r0, #2
 8000482:	f003 f9c0 	bl	8003806 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(3, disable);
 8000486:	2100      	movs	r1, #0
 8000488:	2003      	movs	r0, #3
 800048a:	f003 f9bc 	bl	8003806 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(4, disable);
 800048e:	2100      	movs	r1, #0
 8000490:	2004      	movs	r0, #4
 8000492:	f003 f9b8 	bl	8003806 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(5, disable);
 8000496:	2100      	movs	r1, #0
 8000498:	2005      	movs	r0, #5
 800049a:	f003 f9b4 	bl	8003806 <nrf24_set_rx_dpl>

	  nrf24_pipe_pld_size(0, PLD_S);
 800049e:	2120      	movs	r1, #32
 80004a0:	2000      	movs	r0, #0
 80004a2:	f003 f8af 	bl	8003604 <nrf24_pipe_pld_size>

	  nrf24_auto_retr_delay(4);
 80004a6:	2004      	movs	r0, #4
 80004a8:	f003 f9f1 	bl	800388e <nrf24_auto_retr_delay>
	  nrf24_auto_retr_limit(10);
 80004ac:	200a      	movs	r0, #10
 80004ae:	f003 fa00 	bl	80038b2 <nrf24_auto_retr_limit>

	  nrf24_open_tx_pipe(tx_addr);
 80004b2:	4c05      	ldr	r4, [pc, #20]	@ (80004c8 <init_nrf+0xac>)
 80004b4:	0020      	movs	r0, r4
 80004b6:	f003 f89e 	bl	80035f6 <nrf24_open_tx_pipe>
	  nrf24_open_rx_pipe(0, tx_addr);
 80004ba:	0021      	movs	r1, r4
 80004bc:	2000      	movs	r0, #0
 80004be:	f003 f8c1 	bl	8003644 <nrf24_open_rx_pipe>
	  ce_high();
 80004c2:	f002 ffeb 	bl	800349c <ce_high>
}
 80004c6:	bd10      	pop	{r4, pc}
 80004c8:	20000000 	.word	0x20000000

080004cc <Q_onError>:

#ifndef NDEBUG
    // light up the user LED
    //GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
    // for debugging, hang on in an endless loop...
    for (;;) {
 80004cc:	e7fe      	b.n	80004cc <Q_onError>
	...

080004d0 <SysTick_Handler>:

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
    QK_ISR_ENTRY();   // inform QK about entering an ISR
    sysTickCounter++;
    QF_TICK_X(0U, (void *)0);
 80004d0:	2100      	movs	r1, #0
    sysTickCounter++;
 80004d2:	4a0a      	ldr	r2, [pc, #40]	@ (80004fc <SysTick_Handler+0x2c>)
void SysTick_Handler(void) {
 80004d4:	b510      	push	{r4, lr}
    sysTickCounter++;
 80004d6:	6813      	ldr	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 80004d8:	0008      	movs	r0, r1
    sysTickCounter++;
 80004da:	3301      	adds	r3, #1
 80004dc:	6013      	str	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 80004de:	f004 f90b 	bl	80046f8 <QTimeEvt_tick_>
    uint32_t volatile tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
    Q_UNUSED_PAR(tmp);
#endif

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 80004e2:	f003 fbb5 	bl	8003c50 <QF_int_disable_>
 80004e6:	f004 f94f 	bl	8004788 <QK_sched_>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	d003      	beq.n	80004f6 <SysTick_Handler+0x26>
 80004ee:	2280      	movs	r2, #128	@ 0x80
 80004f0:	4b03      	ldr	r3, [pc, #12]	@ (8000500 <SysTick_Handler+0x30>)
 80004f2:	0552      	lsls	r2, r2, #21
 80004f4:	601a      	str	r2, [r3, #0]
 80004f6:	f003 fbb9 	bl	8003c6c <QF_int_enable_>
}
 80004fa:	bd10      	pop	{r4, pc}
 80004fc:	2000008c 	.word	0x2000008c
 8000500:	e000ed04 	.word	0xe000ed04

08000504 <BSP_delayMs>:

void BSP_delayMs(uint32_t ms) {
    uint32_t start = sysTickCounter;
 8000504:	4a03      	ldr	r2, [pc, #12]	@ (8000514 <BSP_delayMs+0x10>)
 8000506:	6811      	ldr	r1, [r2, #0]
    while ((sysTickCounter - start) < ms);
 8000508:	6813      	ldr	r3, [r2, #0]
 800050a:	1a5b      	subs	r3, r3, r1
 800050c:	4283      	cmp	r3, r0
 800050e:	d3fb      	bcc.n	8000508 <BSP_delayMs+0x4>
}
 8000510:	4770      	bx	lr
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	2000008c 	.word	0x2000008c

08000518 <EXTI0_1_IRQHandler>:
{
    QK_ISR_ENTRY();


    static QEvt const nrfEvt = { NRF_IRQ_SIG, 0U, 0U };
        QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 8000518:	480c      	ldr	r0, [pc, #48]	@ (800054c <EXTI0_1_IRQHandler+0x34>)
{
 800051a:	b510      	push	{r4, lr}
        QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 800051c:	2300      	movs	r3, #0
 800051e:	490c      	ldr	r1, [pc, #48]	@ (8000550 <EXTI0_1_IRQHandler+0x38>)
 8000520:	4a0c      	ldr	r2, [pc, #48]	@ (8000554 <EXTI0_1_IRQHandler+0x3c>)
 8000522:	6800      	ldr	r0, [r0, #0]
 8000524:	f003 fdda 	bl	80040dc <QActive_post_>



    __HAL_GPIO_EXTI_CLEAR_IT(RF_BUTTON_PIN);
 8000528:	2201      	movs	r2, #1
 800052a:	4b0b      	ldr	r3, [pc, #44]	@ (8000558 <EXTI0_1_IRQHandler+0x40>)
 800052c:	60da      	str	r2, [r3, #12]
 800052e:	611a      	str	r2, [r3, #16]
    // Post debounce event
    QEvt *e = Q_NEW(QEvt, BUTTON_DEBOUNCE_SIG);
    QACTIVE_POST(AO_Main_App, e, &l_EXTI_IRQHandler);
	*/

    QK_ISR_EXIT();
 8000530:	f003 fb8e 	bl	8003c50 <QF_int_disable_>
 8000534:	f004 f928 	bl	8004788 <QK_sched_>
 8000538:	2800      	cmp	r0, #0
 800053a:	d003      	beq.n	8000544 <EXTI0_1_IRQHandler+0x2c>
 800053c:	2280      	movs	r2, #128	@ 0x80
 800053e:	4b07      	ldr	r3, [pc, #28]	@ (800055c <EXTI0_1_IRQHandler+0x44>)
 8000540:	0552      	lsls	r2, r2, #21
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	f003 fb92 	bl	8003c6c <QF_int_enable_>
}
 8000548:	bd10      	pop	{r4, pc}
 800054a:	46c0      	nop			@ (mov r8, r8)
 800054c:	08005d5c 	.word	0x08005d5c
 8000550:	08005c88 	.word	0x08005c88
 8000554:	0000ffff 	.word	0x0000ffff
 8000558:	40021800 	.word	0x40021800
 800055c:	e000ed04 	.word	0xe000ed04

08000560 <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 8000560:	b510      	push	{r4, lr}
    // Initialize LEDs, buttons, UART, etc.
    HAL_Init();
 8000562:	f000 fe1b 	bl	800119c <HAL_Init>
    SystemClock_Config();  // configure system clock
 8000566:	f000 f8a9 	bl	80006bc <SystemClock_Config>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000U);
 800056a:	f001 ff1b 	bl	80023a4 <HAL_RCC_GetHCLKFreq>
 800056e:	21fa      	movs	r1, #250	@ 0xfa
 8000570:	0089      	lsls	r1, r1, #2
 8000572:	f7ff fddd 	bl	8000130 <__udivsi3>
 8000576:	f001 f97b 	bl	8001870 <HAL_SYSTICK_Config>

    // start TIM14
	if (HAL_TIM_Base_Start(&htim14) != HAL_OK) {
 800057a:	4806      	ldr	r0, [pc, #24]	@ (8000594 <BSP_init+0x34>)
 800057c:	f002 fc3e 	bl	8002dfc <HAL_TIM_Base_Start>
 8000580:	2800      	cmp	r0, #0
 8000582:	d001      	beq.n	8000588 <BSP_init+0x28>
		Error_Handler();
 8000584:	f000 f892 	bl	80006ac <Error_Handler>
	}

	ssd1306_Init();
 8000588:	f003 fafe 	bl	8003b88 <ssd1306_Init>
	init_nrf();
 800058c:	f7ff ff46 	bl	800041c <init_nrf>
}
 8000590:	bd10      	pop	{r4, pc}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	200001a0 	.word	0x200001a0

08000598 <QF_onStartup>:

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000598:	4b17      	ldr	r3, [pc, #92]	@ (80005f8 <QF_onStartup+0x60>)
 800059a:	2164      	movs	r1, #100	@ 0x64
 800059c:	6818      	ldr	r0, [r3, #0]
void QF_onStartup(void) {
 800059e:	b510      	push	{r4, lr}
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 80005a0:	f7ff fdc6 	bl	8000130 <__udivsi3>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	3801      	subs	r0, #1
 80005a8:	4914      	ldr	r1, [pc, #80]	@ (80005fc <QF_onStartup+0x64>)
 80005aa:	045b      	lsls	r3, r3, #17
 80005ac:	4298      	cmp	r0, r3
 80005ae:	d20c      	bcs.n	80005ca <QF_onStartup+0x32>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005b0:	4a13      	ldr	r2, [pc, #76]	@ (8000600 <QF_onStartup+0x68>)
 80005b2:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005b4:	20c0      	movs	r0, #192	@ 0xc0
 80005b6:	6a0b      	ldr	r3, [r1, #32]
 80005b8:	0600      	lsls	r0, r0, #24
 80005ba:	021b      	lsls	r3, r3, #8
 80005bc:	0a1b      	lsrs	r3, r3, #8
 80005be:	4303      	orrs	r3, r0
 80005c0:	620b      	str	r3, [r1, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005c2:	2300      	movs	r3, #0
 80005c4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005c6:	3307      	adds	r3, #7
 80005c8:	6013      	str	r3, [r2, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005ca:	20c7      	movs	r0, #199	@ 0xc7
 80005cc:	24ff      	movs	r4, #255	@ 0xff
 80005ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000604 <QF_onStartup+0x6c>)
 80005d0:	0080      	lsls	r0, r0, #2
 80005d2:	581a      	ldr	r2, [r3, r0]
 80005d4:	43a2      	bics	r2, r4
 80005d6:	501a      	str	r2, [r3, r0]
 80005d8:	3818      	subs	r0, #24
 80005da:	581a      	ldr	r2, [r3, r0]
 80005dc:	4c0a      	ldr	r4, [pc, #40]	@ (8000608 <QF_onStartup+0x70>)
 80005de:	4022      	ands	r2, r4
 80005e0:	501a      	str	r2, [r3, r0]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005e2:	2080      	movs	r0, #128	@ 0x80
 80005e4:	6a0a      	ldr	r2, [r1, #32]
 80005e6:	05c0      	lsls	r0, r0, #23
 80005e8:	0212      	lsls	r2, r2, #8
 80005ea:	0a12      	lsrs	r2, r2, #8
 80005ec:	4302      	orrs	r2, r0
 80005ee:	620a      	str	r2, [r1, #32]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005f0:	2220      	movs	r2, #32
 80005f2:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(EXTI0_1_IRQn);

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 80005f4:	bd10      	pop	{r4, pc}
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	20000008 	.word	0x20000008
 80005fc:	e000ed00 	.word	0xe000ed00
 8000600:	e000e010 	.word	0xe000e010
 8000604:	e000e100 	.word	0xe000e100
 8000608:	ffff00ff 	.word	0xffff00ff

0800060c <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 800060c:	4770      	bx	lr
	...

08000610 <display_temp>:

static void display_text(char * text, uint8_t x, uint8_t y);
static void RectangleFill(uint8_t percent);

void display_temp(uint16_t temp)
{
 8000610:	b530      	push	{r4, r5, lr}
 8000612:	0004      	movs	r4, r0
static void display_text(char * text, uint8_t x, uint8_t y) {
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);

    ssd1306_WriteString(text, Font_16x26, White);
 8000614:	2501      	movs	r5, #1
{
 8000616:	b087      	sub	sp, #28
	ssd1306_Fill(Black);
 8000618:	2000      	movs	r0, #0
 800061a:	f003 f9b9 	bl	8003990 <ssd1306_Fill>
	sprintf(buffer, "%u", temp);
 800061e:	0022      	movs	r2, r4
 8000620:	490f      	ldr	r1, [pc, #60]	@ (8000660 <display_temp+0x50>)
 8000622:	a802      	add	r0, sp, #8
 8000624:	f004 fac6 	bl	8004bb4 <siprintf>
    ssd1306_SetCursor(x, y);
 8000628:	2104      	movs	r1, #4
 800062a:	2000      	movs	r0, #0
 800062c:	f003 fa60 	bl	8003af0 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 8000630:	4c0c      	ldr	r4, [pc, #48]	@ (8000664 <display_temp+0x54>)
 8000632:	9500      	str	r5, [sp, #0]
 8000634:	6821      	ldr	r1, [r4, #0]
 8000636:	6862      	ldr	r2, [r4, #4]
 8000638:	68a3      	ldr	r3, [r4, #8]
 800063a:	a802      	add	r0, sp, #8
 800063c:	f003 fa3e 	bl	8003abc <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8000640:	f003 f9b4 	bl	80039ac <ssd1306_UpdateScreen>
    ssd1306_SetCursor(x, y);
 8000644:	2104      	movs	r1, #4
 8000646:	201e      	movs	r0, #30
 8000648:	f003 fa52 	bl	8003af0 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 800064c:	cc0e      	ldmia	r4!, {r1, r2, r3}
 800064e:	9500      	str	r5, [sp, #0]
 8000650:	4805      	ldr	r0, [pc, #20]	@ (8000668 <display_temp+0x58>)
 8000652:	f003 fa33 	bl	8003abc <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000656:	f003 f9a9 	bl	80039ac <ssd1306_UpdateScreen>
}
 800065a:	b007      	add	sp, #28
 800065c:	bd30      	pop	{r4, r5, pc}
 800065e:	46c0      	nop			@ (mov r8, r8)
 8000660:	08005c90 	.word	0x08005c90
 8000664:	08005de0 	.word	0x08005de0
 8000668:	08005c93 	.word	0x08005c93

0800066c <display_dry>:
{
 800066c:	b510      	push	{r4, lr}
 800066e:	0004      	movs	r4, r0
 8000670:	b086      	sub	sp, #24
	ssd1306_Fill(Black);
 8000672:	2000      	movs	r0, #0
 8000674:	f003 f98c 	bl	8003990 <ssd1306_Fill>
	sprintf(buffer, "%u", dryness_percent);
 8000678:	0022      	movs	r2, r4
 800067a:	490b      	ldr	r1, [pc, #44]	@ (80006a8 <display_dry+0x3c>)
 800067c:	a802      	add	r0, sp, #8
 800067e:	f004 fa99 	bl	8004bb4 <siprintf>
}


static void RectangleFill(uint8_t percent) {
	percent = 100U - percent; //invert so dryness is less white block
 8000682:	2164      	movs	r1, #100	@ 0x64
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 8000684:	207f      	movs	r0, #127	@ 0x7f
	percent = 100U - percent; //invert so dryness is less white block
 8000686:	1b0c      	subs	r4, r1, r4
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 8000688:	b2e4      	uxtb	r4, r4
 800068a:	4360      	muls	r0, r4
 800068c:	f7ff fdda 	bl	8000244 <__divsi3>

	ssd1306_FillRectangle(1, 1, x2, SSD1306_HEIGHT-1, White);
 8000690:	b2c2      	uxtb	r2, r0
 8000692:	2001      	movs	r0, #1
 8000694:	231f      	movs	r3, #31
 8000696:	0001      	movs	r1, r0
 8000698:	9000      	str	r0, [sp, #0]
 800069a:	f003 fa2f 	bl	8003afc <ssd1306_FillRectangle>
	ssd1306_UpdateScreen();
 800069e:	f003 f985 	bl	80039ac <ssd1306_UpdateScreen>
}
 80006a2:	b006      	add	sp, #24
 80006a4:	bd10      	pop	{r4, pc}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	08005c90 	.word	0x08005c90

080006ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ac:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ae:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 80006b0:	2100      	movs	r1, #0
 80006b2:	4801      	ldr	r0, [pc, #4]	@ (80006b8 <Error_Handler+0xc>)
 80006b4:	f7ff ff0a 	bl	80004cc <Q_onError>
 80006b8:	08005c95 	.word	0x08005c95

080006bc <SystemClock_Config>:
{
 80006bc:	b530      	push	{r4, r5, lr}
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80006be:	2507      	movs	r5, #7
 80006c0:	2401      	movs	r4, #1
{
 80006c2:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c4:	2214      	movs	r2, #20
 80006c6:	2100      	movs	r1, #0
 80006c8:	a807      	add	r0, sp, #28
 80006ca:	f004 fb81 	bl	8004dd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ce:	2214      	movs	r2, #20
 80006d0:	2100      	movs	r1, #0
 80006d2:	4668      	mov	r0, sp
 80006d4:	f004 fb7c 	bl	8004dd0 <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80006d8:	4a0e      	ldr	r2, [pc, #56]	@ (8000714 <SystemClock_Config+0x58>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006da:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80006dc:	6813      	ldr	r3, [r2, #0]
 80006de:	43ab      	bics	r3, r5
 80006e0:	4323      	orrs	r3, r4
 80006e2:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e4:	2380      	movs	r3, #128	@ 0x80
 80006e6:	025b      	lsls	r3, r3, #9
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e8:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ea:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ec:	f001 fc54 	bl	8001f98 <HAL_RCC_OscConfig>
 80006f0:	2800      	cmp	r0, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x3c>
    Error_Handler();
 80006f4:	f7ff ffda 	bl	80006ac <Error_Handler>
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006f8:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006fa:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006fc:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006fe:	0021      	movs	r1, r4
 8000700:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000704:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000706:	f001 fda1 	bl	800224c <HAL_RCC_ClockConfig>
 800070a:	2800      	cmp	r0, #0
 800070c:	d1f2      	bne.n	80006f4 <SystemClock_Config+0x38>
}
 800070e:	b00d      	add	sp, #52	@ 0x34
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	40022000 	.word	0x40022000

08000718 <main>:
{
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800071a:	b08f      	sub	sp, #60	@ 0x3c
  HAL_Init();
 800071c:	f000 fd3e 	bl	800119c <HAL_Init>
  SystemClock_Config();
 8000720:	f7ff ffcc 	bl	80006bc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	2214      	movs	r2, #20
 8000726:	2100      	movs	r1, #0
 8000728:	a809      	add	r0, sp, #36	@ 0x24
 800072a:	f004 fb51 	bl	8004dd0 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	2104      	movs	r1, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000730:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000732:	4b85      	ldr	r3, [pc, #532]	@ (8000948 <main+0x230>)
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000734:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000736:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000738:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	430a      	orrs	r2, r1
 800073c:	635a      	str	r2, [r3, #52]	@ 0x34
 800073e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000742:	400a      	ands	r2, r1
 8000744:	9205      	str	r2, [sp, #20]
 8000746:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000748:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800074a:	311c      	adds	r1, #28
 800074c:	430a      	orrs	r2, r1
 800074e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000750:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000752:	270c      	movs	r7, #12
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000754:	400a      	ands	r2, r1
 8000756:	9206      	str	r2, [sp, #24]
 8000758:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075c:	391e      	subs	r1, #30
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	4332      	orrs	r2, r6
 8000760:	635a      	str	r2, [r3, #52]	@ 0x34
 8000762:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000764:	4032      	ands	r2, r6
 8000766:	9207      	str	r2, [sp, #28]
 8000768:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800076c:	430a      	orrs	r2, r1
 800076e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000772:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000774:	400b      	ands	r3, r1
 8000776:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000778:	3120      	adds	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077a:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 800077c:	f001 f952 	bl	8001a24 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = User_Button_Pin;
 8000780:	2380      	movs	r3, #128	@ 0x80
 8000782:	019b      	lsls	r3, r3, #6
 8000784:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000786:	4b71      	ldr	r3, [pc, #452]	@ (800094c <main+0x234>)
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000788:	4871      	ldr	r0, [pc, #452]	@ (8000950 <main+0x238>)
 800078a:	a909      	add	r1, sp, #36	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800078c:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000790:	f001 f888 	bl	80018a4 <HAL_GPIO_Init>
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 8000794:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000796:	4b6f      	ldr	r3, [pc, #444]	@ (8000954 <main+0x23c>)
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 8000798:	a909      	add	r1, sp, #36	@ 0x24
 800079a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800079c:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = RF_BTN_Pin;
 800079e:	9609      	str	r6, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 80007a2:	f001 f87f 	bl	80018a4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a6:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = TEMP_Pin|Water_Pump_Pin;
 80007a8:	2322      	movs	r3, #34	@ 0x22
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007aa:	a909      	add	r1, sp, #36	@ 0x24
 80007ac:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = TEMP_Pin|Water_Pump_Pin;
 80007ae:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b0:	960a      	str	r6, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b6:	f001 f875 	bl	80018a4 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80007ba:	0022      	movs	r2, r4
 80007bc:	0021      	movs	r1, r4
 80007be:	2005      	movs	r0, #5
 80007c0:	f001 f820 	bl	8001804 <HAL_NVIC_SetPriority>
  huart2.Instance = USART2;
 80007c4:	4864      	ldr	r0, [pc, #400]	@ (8000958 <main+0x240>)
 80007c6:	4b65      	ldr	r3, [pc, #404]	@ (800095c <main+0x244>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007c8:	6084      	str	r4, [r0, #8]
  huart2.Instance = USART2;
 80007ca:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80007cc:	23e1      	movs	r3, #225	@ 0xe1
 80007ce:	025b      	lsls	r3, r3, #9
 80007d0:	6043      	str	r3, [r0, #4]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d2:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007d4:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d6:	6147      	str	r7, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d8:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007da:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007dc:	6204      	str	r4, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007de:	6244      	str	r4, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e0:	6284      	str	r4, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e2:	f002 fe13 	bl	800340c <HAL_UART_Init>
 80007e6:	0003      	movs	r3, r0
 80007e8:	42a0      	cmp	r0, r4
 80007ea:	d001      	beq.n	80007f0 <main+0xd8>
    Error_Handler();
 80007ec:	f7ff ff5e 	bl	80006ac <Error_Handler>
  htim14.Instance = TIM14;
 80007f0:	485b      	ldr	r0, [pc, #364]	@ (8000960 <main+0x248>)
 80007f2:	4a5c      	ldr	r2, [pc, #368]	@ (8000964 <main+0x24c>)
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f4:	6083      	str	r3, [r0, #8]
  htim14.Instance = TIM14;
 80007f6:	6002      	str	r2, [r0, #0]
  htim14.Init.Prescaler = 47;
 80007f8:	222f      	movs	r2, #47	@ 0x2f
 80007fa:	6042      	str	r2, [r0, #4]
  htim14.Init.Period = 65535;
 80007fc:	4a5a      	ldr	r2, [pc, #360]	@ (8000968 <main+0x250>)
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007fe:	6103      	str	r3, [r0, #16]
  htim14.Init.Period = 65535;
 8000800:	60c2      	str	r2, [r0, #12]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000802:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000804:	f002 fb64 	bl	8002ed0 <HAL_TIM_Base_Init>
 8000808:	2800      	cmp	r0, #0
 800080a:	d1ef      	bne.n	80007ec <main+0xd4>
  hi2c1.Instance = I2C1;
 800080c:	4c57      	ldr	r4, [pc, #348]	@ (800096c <main+0x254>)
 800080e:	4b58      	ldr	r3, [pc, #352]	@ (8000970 <main+0x258>)
  hi2c1.Init.OwnAddress1 = 0;
 8000810:	60a0      	str	r0, [r4, #8]
  hi2c1.Instance = I2C1;
 8000812:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8000814:	4b57      	ldr	r3, [pc, #348]	@ (8000974 <main+0x25c>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000816:	6120      	str	r0, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000818:	6160      	str	r0, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800081a:	61a0      	str	r0, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800081c:	61e0      	str	r0, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800081e:	6220      	str	r0, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000820:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x0090194B;
 8000822:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000824:	60e6      	str	r6, [r4, #12]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000826:	f001 fa35 	bl	8001c94 <HAL_I2C_Init>
 800082a:	1e01      	subs	r1, r0, #0
 800082c:	d1de      	bne.n	80007ec <main+0xd4>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800082e:	0020      	movs	r0, r4
 8000830:	f001 fb68 	bl	8001f04 <HAL_I2CEx_ConfigAnalogFilter>
 8000834:	1e01      	subs	r1, r0, #0
 8000836:	d1d9      	bne.n	80007ec <main+0xd4>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000838:	0020      	movs	r0, r4
 800083a:	f001 fb89 	bl	8001f50 <HAL_I2CEx_ConfigDigitalFilter>
 800083e:	1e05      	subs	r5, r0, #0
 8000840:	d1d4      	bne.n	80007ec <main+0xd4>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000842:	0001      	movs	r1, r0
 8000844:	003a      	movs	r2, r7
 8000846:	a809      	add	r0, sp, #36	@ 0x24
 8000848:	f004 fac2 	bl	8004dd0 <memset>
  hadc1.Instance = ADC1;
 800084c:	4c4a      	ldr	r4, [pc, #296]	@ (8000978 <main+0x260>)
 800084e:	4b4b      	ldr	r3, [pc, #300]	@ (800097c <main+0x264>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000850:	0020      	movs	r0, r4
  hadc1.Instance = ADC1;
 8000852:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000854:	2380      	movs	r3, #128	@ 0x80
 8000856:	05db      	lsls	r3, r3, #23
 8000858:	6063      	str	r3, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800085a:	2380      	movs	r3, #128	@ 0x80
 800085c:	061b      	lsls	r3, r3, #24
 800085e:	6123      	str	r3, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000860:	2304      	movs	r3, #4
 8000862:	6163      	str	r3, [r4, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000864:	1c63      	adds	r3, r4, #1
 8000866:	77dd      	strb	r5, [r3, #31]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000868:	0023      	movs	r3, r4
 800086a:	332c      	adds	r3, #44	@ 0x2c
 800086c:	701d      	strb	r5, [r3, #0]
  hadc1.Init.OversamplingMode = DISABLE;
 800086e:	0023      	movs	r3, r4
 8000870:	333c      	adds	r3, #60	@ 0x3c
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000872:	60a5      	str	r5, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000874:	60e5      	str	r5, [r4, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000876:	8325      	strh	r5, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000878:	76a5      	strb	r5, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 800087a:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800087c:	6265      	str	r5, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800087e:	62a5      	str	r5, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000880:	6325      	str	r5, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000882:	6365      	str	r5, [r4, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000884:	701d      	strb	r5, [r3, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000886:	64e5      	str	r5, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000888:	f000 fc9e 	bl	80011c8 <HAL_ADC_Init>
 800088c:	2800      	cmp	r0, #0
 800088e:	d1ad      	bne.n	80007ec <main+0xd4>
  sConfig.Channel = ADC_CHANNEL_4;
 8000890:	4b3b      	ldr	r3, [pc, #236]	@ (8000980 <main+0x268>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000892:	0020      	movs	r0, r4
 8000894:	a909      	add	r1, sp, #36	@ 0x24
  sConfig.Channel = ADC_CHANNEL_4;
 8000896:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000898:	960a      	str	r6, [sp, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800089a:	f000 fe09 	bl	80014b0 <HAL_ADC_ConfigChannel>
 800089e:	1e03      	subs	r3, r0, #0
 80008a0:	d1a4      	bne.n	80007ec <main+0xd4>
  hspi1.Instance = SPI1;
 80008a2:	4838      	ldr	r0, [pc, #224]	@ (8000984 <main+0x26c>)
 80008a4:	4a38      	ldr	r2, [pc, #224]	@ (8000988 <main+0x270>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008a6:	6083      	str	r3, [r0, #8]
  hspi1.Instance = SPI1;
 80008a8:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008aa:	2282      	movs	r2, #130	@ 0x82
 80008ac:	0052      	lsls	r2, r2, #1
 80008ae:	6042      	str	r2, [r0, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008b0:	22e0      	movs	r2, #224	@ 0xe0
 80008b2:	00d2      	lsls	r2, r2, #3
 80008b4:	60c2      	str	r2, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008b6:	2280      	movs	r2, #128	@ 0x80
 80008b8:	0092      	lsls	r2, r2, #2
 80008ba:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80008bc:	3af1      	subs	r2, #241	@ 0xf1
 80008be:	3aff      	subs	r2, #255	@ 0xff
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c0:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008c2:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80008c4:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008c6:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008c8:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ca:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008cc:	3a09      	subs	r2, #9
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008ce:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008d0:	3308      	adds	r3, #8
  hspi1.Init.CRCPolynomial = 7;
 80008d2:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008d4:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008d6:	f001 ff3f 	bl	8002758 <HAL_SPI_Init>
 80008da:	1e04      	subs	r4, r0, #0
 80008dc:	d186      	bne.n	80007ec <main+0xd4>
  QF_init();       // initialize the framework and the underlying RT kernel
 80008de:	f003 ffdd 	bl	800489c <QF_init>
  BSP_init();      // initialize the BSP
 80008e2:	f7ff fe3d 	bl	8000560 <BSP_init>
  QF_poolInit(sensorEvtPoolSto, sizeof(sensorEvtPoolSto), sizeof(sensorEvtPoolSto[0]));
 80008e6:	003a      	movs	r2, r7
 80008e8:	2118      	movs	r1, #24
 80008ea:	4828      	ldr	r0, [pc, #160]	@ (800098c <main+0x274>)
 80008ec:	f003 fc80 	bl	80041f0 <QF_poolInit>
  Main_App_ctor(&MainApp_inst);
 80008f0:	4d27      	ldr	r5, [pc, #156]	@ (8000990 <main+0x278>)
 80008f2:	0028      	movs	r0, r5
 80008f4:	f000 f92a 	bl	8000b4c <Main_App_ctor>
  Sensor_ctor(&Sensor_inst);
 80008f8:	4e26      	ldr	r6, [pc, #152]	@ (8000994 <main+0x27c>)
 80008fa:	0030      	movs	r0, r6
 80008fc:	f000 f946 	bl	8000b8c <Sensor_ctor>
  RFButton_ctor(&RFButton_inst);
 8000900:	4f25      	ldr	r7, [pc, #148]	@ (8000998 <main+0x280>)
 8000902:	0038      	movs	r0, r7
 8000904:	f000 f94a 	bl	8000b9c <RFButton_ctor>
      QACTIVE_START(&MainApp_inst,           // AO pointer
 8000908:	0028      	movs	r0, r5
 800090a:	230f      	movs	r3, #15
 800090c:	2103      	movs	r1, #3
 800090e:	4a23      	ldr	r2, [pc, #140]	@ (800099c <main+0x284>)
 8000910:	9402      	str	r4, [sp, #8]
 8000912:	9401      	str	r4, [sp, #4]
 8000914:	9400      	str	r4, [sp, #0]
 8000916:	f003 ffe3 	bl	80048e0 <QActive_start>
      QACTIVE_START(&Sensor_inst,           // AO pointer
 800091a:	0030      	movs	r0, r6
 800091c:	2305      	movs	r3, #5
 800091e:	2102      	movs	r1, #2
 8000920:	4a1f      	ldr	r2, [pc, #124]	@ (80009a0 <main+0x288>)
 8000922:	9402      	str	r4, [sp, #8]
 8000924:	9401      	str	r4, [sp, #4]
 8000926:	9400      	str	r4, [sp, #0]
 8000928:	f003 ffda 	bl	80048e0 <QActive_start>
      QACTIVE_START(&RFButton_inst,           // AO pointer
 800092c:	2305      	movs	r3, #5
 800092e:	2104      	movs	r1, #4
 8000930:	0038      	movs	r0, r7
 8000932:	4a1c      	ldr	r2, [pc, #112]	@ (80009a4 <main+0x28c>)
 8000934:	9402      	str	r4, [sp, #8]
 8000936:	9401      	str	r4, [sp, #4]
 8000938:	9400      	str	r4, [sp, #0]
 800093a:	f003 ffd1 	bl	80048e0 <QActive_start>
  return QF_run(); // run the QF application
 800093e:	f003 ffb9 	bl	80048b4 <QF_run>
}
 8000942:	b00f      	add	sp, #60	@ 0x3c
 8000944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000946:	46c0      	nop			@ (mov r8, r8)
 8000948:	40021000 	.word	0x40021000
 800094c:	10110000 	.word	0x10110000
 8000950:	50000800 	.word	0x50000800
 8000954:	10210000 	.word	0x10210000
 8000958:	2000010c 	.word	0x2000010c
 800095c:	40004400 	.word	0x40004400
 8000960:	200001a0 	.word	0x200001a0
 8000964:	40002000 	.word	0x40002000
 8000968:	0000ffff 	.word	0x0000ffff
 800096c:	20000250 	.word	0x20000250
 8000970:	40005400 	.word	0x40005400
 8000974:	0090194b 	.word	0x0090194b
 8000978:	200002a4 	.word	0x200002a4
 800097c:	40012400 	.word	0x40012400
 8000980:	10000010 	.word	0x10000010
 8000984:	200001ec 	.word	0x200001ec
 8000988:	40013000 	.word	0x40013000
 800098c:	20000090 	.word	0x20000090
 8000990:	20000308 	.word	0x20000308
 8000994:	200003ac 	.word	0x200003ac
 8000998:	20000388 	.word	0x20000388
 800099c:	200000d0 	.word	0x200000d0
 80009a0:	200000bc 	.word	0x200000bc
 80009a4:	200000a8 	.word	0x200000a8

080009a8 <MainApp_initial>:
}

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
    //${AOs::MainApp::SM::initial}
    return Q_TRAN(&MainApp_display);
 80009a8:	4b01      	ldr	r3, [pc, #4]	@ (80009b0 <MainApp_initial+0x8>)
 80009aa:	6083      	str	r3, [r0, #8]
}
 80009ac:	2003      	movs	r0, #3
 80009ae:	4770      	bx	lr
 80009b0:	08000a2d 	.word	0x08000a2d

080009b4 <MainApp_display_stats>:
}

//${AOs::MainApp::SM::display::display_stats} ................................
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 80009b4:	880b      	ldrh	r3, [r1, #0]
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
 80009b6:	b510      	push	{r4, lr}
    switch (e->sig) {
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d005      	beq.n	80009c8 <MainApp_display_stats+0x14>
 80009bc:	2b02      	cmp	r3, #2
 80009be:	d009      	beq.n	80009d4 <MainApp_display_stats+0x20>
            QTimeEvt_disarm(&me->tempPollEvt);
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&MainApp_display);
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MainApp_display_stats+0x28>)
 80009c2:	6083      	str	r3, [r0, #8]
 80009c4:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 80009c6:	e004      	b.n	80009d2 <MainApp_display_stats+0x1e>
            display_temp(me->currentTemp);
 80009c8:	3040      	adds	r0, #64	@ 0x40
 80009ca:	7800      	ldrb	r0, [r0, #0]
 80009cc:	f7ff fe20 	bl	8000610 <display_temp>
            status_ = Q_HANDLED();
 80009d0:	2002      	movs	r0, #2
}
 80009d2:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->tempPollEvt);
 80009d4:	3024      	adds	r0, #36	@ 0x24
 80009d6:	f003 fe5f 	bl	8004698 <QTimeEvt_disarm>
            break;
 80009da:	e7f9      	b.n	80009d0 <MainApp_display_stats+0x1c>
 80009dc:	08000a2d 	.word	0x08000a2d

080009e0 <MainApp_calc_dryness_percent>:
    if(dryness >= MAX_DRY)
 80009e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a18 <MainApp_calc_dryness_percent+0x38>)
uint8_t MainApp_calc_dryness_percent(uint16_t dryness) {
 80009e2:	0003      	movs	r3, r0
 80009e4:	b510      	push	{r4, lr}
    if(dryness >= MAX_DRY)
 80009e6:	4290      	cmp	r0, r2
 80009e8:	d904      	bls.n	80009f4 <MainApp_calc_dryness_percent+0x14>
    printf("max\n");
 80009ea:	480c      	ldr	r0, [pc, #48]	@ (8000a1c <MainApp_calc_dryness_percent+0x3c>)
 80009ec:	f004 f8d8 	bl	8004ba0 <puts>
        return 100;
 80009f0:	2064      	movs	r0, #100	@ 0x64
}
 80009f2:	bd10      	pop	{r4, pc}
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 80009f4:	22fa      	movs	r2, #250	@ 0xfa
 80009f6:	0092      	lsls	r2, r2, #2
 80009f8:	4290      	cmp	r0, r2
 80009fa:	d804      	bhi.n	8000a06 <MainApp_calc_dryness_percent+0x26>
    printf("min\n");
 80009fc:	4808      	ldr	r0, [pc, #32]	@ (8000a20 <MainApp_calc_dryness_percent+0x40>)
 80009fe:	f004 f8cf 	bl	8004ba0 <puts>
        return 0;
 8000a02:	2000      	movs	r0, #0
 8000a04:	e7f5      	b.n	80009f2 <MainApp_calc_dryness_percent+0x12>
    percent = ((dryness - MAX_WET) * 100) / (MAX_DRY - MAX_WET);
 8000a06:	2064      	movs	r0, #100	@ 0x64
 8000a08:	4358      	muls	r0, r3
 8000a0a:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <MainApp_calc_dryness_percent+0x44>)
 8000a0c:	4906      	ldr	r1, [pc, #24]	@ (8000a28 <MainApp_calc_dryness_percent+0x48>)
 8000a0e:	18c0      	adds	r0, r0, r3
 8000a10:	f7ff fb8e 	bl	8000130 <__udivsi3>
 8000a14:	b2c0      	uxtb	r0, r0
    return percent;
 8000a16:	e7ec      	b.n	80009f2 <MainApp_calc_dryness_percent+0x12>
 8000a18:	000009c3 	.word	0x000009c3
 8000a1c:	08005c9f 	.word	0x08005c9f
 8000a20:	08005ca3 	.word	0x08005ca3
 8000a24:	fffe7960 	.word	0xfffe7960
 8000a28:	000005dc 	.word	0x000005dc

08000a2c <MainApp_display>:
QState MainApp_display(MainApp * const me, QEvt const * const e) {
 8000a2c:	b570      	push	{r4, r5, r6, lr}
 8000a2e:	0004      	movs	r4, r0
    switch (e->sig) {
 8000a30:	8808      	ldrh	r0, [r1, #0]
 8000a32:	3801      	subs	r0, #1
 8000a34:	280b      	cmp	r0, #11
 8000a36:	d900      	bls.n	8000a3a <MainApp_display+0xe>
 8000a38:	e06d      	b.n	8000b16 <MainApp_display+0xea>
 8000a3a:	f7ff fb65 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000a3e:	6c06      	.short	0x6c06
 8000a40:	53363d15 	.word	0x53363d15
 8000a44:	476c6c5a 	.word	0x476c6c5a
 8000a48:	196c      	.short	0x196c
            QTimeEvt_armX(&me->tempPollEvt,
 8000a4a:	22c8      	movs	r2, #200	@ 0xc8
 8000a4c:	0020      	movs	r0, r4
 8000a4e:	0092      	lsls	r2, r2, #2
 8000a50:	0011      	movs	r1, r2
 8000a52:	3024      	adds	r0, #36	@ 0x24
 8000a54:	f003 fdea 	bl	800462c <QTimeEvt_armX>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000a58:	20a0      	movs	r0, #160	@ 0xa0
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2120      	movs	r1, #32
 8000a5e:	05c0      	lsls	r0, r0, #23
 8000a60:	f000 ffe0 	bl	8001a24 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 8000a64:	2002      	movs	r0, #2
 8000a66:	e002      	b.n	8000a6e <MainApp_display+0x42>
            status_ = Q_TRAN(&MainApp_display_stats);
 8000a68:	2003      	movs	r0, #3
 8000a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b20 <MainApp_display+0xf4>)
 8000a6c:	60a3      	str	r3, [r4, #8]
}
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
            me->currentTemp = sensorEvt->temperature;
 8000a70:	0025      	movs	r5, r4
 8000a72:	894b      	ldrh	r3, [r1, #10]
 8000a74:	3540      	adds	r5, #64	@ 0x40
 8000a76:	702b      	strb	r3, [r5, #0]
            me->currentDryness = sensorEvt->dryness;
 8000a78:	8908      	ldrh	r0, [r1, #8]
 8000a7a:	1d22      	adds	r2, r4, #4
 8000a7c:	87d0      	strh	r0, [r2, #62]	@ 0x3e
            switch(me->currentState)
 8000a7e:	3444      	adds	r4, #68	@ 0x44
 8000a80:	7822      	ldrb	r2, [r4, #0]
 8000a82:	2a00      	cmp	r2, #0
 8000a84:	d009      	beq.n	8000a9a <MainApp_display+0x6e>
 8000a86:	2a01      	cmp	r2, #1
 8000a88:	d1ec      	bne.n	8000a64 <MainApp_display+0x38>
                    uint8_t p = MainApp_calc_dryness_percent(me->currentDryness);
 8000a8a:	f7ff ffa9 	bl	80009e0 <MainApp_calc_dryness_percent>
 8000a8e:	0004      	movs	r4, r0
                    display_dry(p);
 8000a90:	f7ff fdec 	bl	800066c <display_dry>
                    printf("Dry: u% \n", p );
 8000a94:	0021      	movs	r1, r4
 8000a96:	4823      	ldr	r0, [pc, #140]	@ (8000b24 <MainApp_display+0xf8>)
 8000a98:	e004      	b.n	8000aa4 <MainApp_display+0x78>
                display_temp(me->currentTemp);
 8000a9a:	b2d8      	uxtb	r0, r3
 8000a9c:	f7ff fdb8 	bl	8000610 <display_temp>
                printf("display temp: u% \n",me->currentTemp );
 8000aa0:	7829      	ldrb	r1, [r5, #0]
 8000aa2:	4821      	ldr	r0, [pc, #132]	@ (8000b28 <MainApp_display+0xfc>)
                    printf("Dry: u% \n", p );
 8000aa4:	f004 f816 	bl	8004ad4 <iprintf>
                break;
 8000aa8:	e7dc      	b.n	8000a64 <MainApp_display+0x38>
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 8000aaa:	2300      	movs	r3, #0
 8000aac:	491f      	ldr	r1, [pc, #124]	@ (8000b2c <MainApp_display+0x100>)
 8000aae:	4a20      	ldr	r2, [pc, #128]	@ (8000b30 <MainApp_display+0x104>)
 8000ab0:	4820      	ldr	r0, [pc, #128]	@ (8000b34 <MainApp_display+0x108>)
 8000ab2:	f003 fb13 	bl	80040dc <QActive_post_>
            break;
 8000ab6:	e7d5      	b.n	8000a64 <MainApp_display+0x38>
            QTimeEvt_disarm(&me->longPressEvt);
 8000ab8:	3448      	adds	r4, #72	@ 0x48
 8000aba:	0020      	movs	r0, r4
 8000abc:	f003 fdec 	bl	8004698 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->longPressEvt, LONG_PRESS_TIME_MS / 10, 0U);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2164      	movs	r1, #100	@ 0x64
            QTimeEvt_armX(&me->debounceEvt, 3U, 0U);
 8000ac4:	0020      	movs	r0, r4
 8000ac6:	f003 fdb1 	bl	800462c <QTimeEvt_armX>
            break;
 8000aca:	e7cb      	b.n	8000a64 <MainApp_display+0x38>
            QTimeEvt_disarm(&me->longPressEvt);
 8000acc:	0020      	movs	r0, r4
 8000ace:	3048      	adds	r0, #72	@ 0x48
 8000ad0:	f003 fde2 	bl	8004698 <QTimeEvt_disarm>
            QTimeEvt_disarm(&me->debounceEvt);
 8000ad4:	0020      	movs	r0, r4
 8000ad6:	3064      	adds	r0, #100	@ 0x64
 8000ad8:	f003 fdde 	bl	8004698 <QTimeEvt_disarm>
            printf("released button inside\n");
 8000adc:	4816      	ldr	r0, [pc, #88]	@ (8000b38 <MainApp_display+0x10c>)
 8000ade:	f004 f85f 	bl	8004ba0 <puts>
            break;
 8000ae2:	e7bf      	b.n	8000a64 <MainApp_display+0x38>
            QTimeEvt_disarm(&me->debounceEvt);
 8000ae4:	3464      	adds	r4, #100	@ 0x64
 8000ae6:	0020      	movs	r0, r4
 8000ae8:	f003 fdd6 	bl	8004698 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->debounceEvt, 3U, 0U);
 8000aec:	2200      	movs	r2, #0
 8000aee:	2103      	movs	r1, #3
 8000af0:	e7e8      	b.n	8000ac4 <MainApp_display+0x98>
            GPIO_PinState state = HAL_GPIO_ReadPin(RF_BUTTON_PORT, RF_BUTTON_PIN);
 8000af2:	20a0      	movs	r0, #160	@ 0xa0
 8000af4:	2101      	movs	r1, #1
 8000af6:	05c0      	lsls	r0, r0, #23
 8000af8:	f000 ff8e 	bl	8001a18 <HAL_GPIO_ReadPin>
                QACTIVE_POST(AO_Main_App, &pressEvt, &AO_Main_App);
 8000afc:	490f      	ldr	r1, [pc, #60]	@ (8000b3c <MainApp_display+0x110>)
            GPIO_PinState state = HAL_GPIO_ReadPin(RF_BUTTON_PORT, RF_BUTTON_PIN);
 8000afe:	1e03      	subs	r3, r0, #0
            if (state == GPIO_PIN_RESET) {
 8000b00:	480f      	ldr	r0, [pc, #60]	@ (8000b40 <MainApp_display+0x114>)
 8000b02:	d001      	beq.n	8000b08 <MainApp_display+0xdc>
                QACTIVE_POST(AO_Main_App, &releaseEvt, &AO_Main_App);
 8000b04:	2300      	movs	r3, #0
 8000b06:	490f      	ldr	r1, [pc, #60]	@ (8000b44 <MainApp_display+0x118>)
 8000b08:	4a09      	ldr	r2, [pc, #36]	@ (8000b30 <MainApp_display+0x104>)
 8000b0a:	f003 fae7 	bl	80040dc <QActive_post_>
            HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000b0e:	2005      	movs	r0, #5
 8000b10:	f000 fea2 	bl	8001858 <HAL_NVIC_EnableIRQ>
            break;
 8000b14:	e7a6      	b.n	8000a64 <MainApp_display+0x38>
            status_ = Q_SUPER(&QHsm_top);
 8000b16:	4b0c      	ldr	r3, [pc, #48]	@ (8000b48 <MainApp_display+0x11c>)
 8000b18:	2000      	movs	r0, #0
 8000b1a:	60a3      	str	r3, [r4, #8]
    return status_;
 8000b1c:	e7a7      	b.n	8000a6e <MainApp_display+0x42>
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	080009b5 	.word	0x080009b5
 8000b24:	08005cba 	.word	0x08005cba
 8000b28:	08005ca7 	.word	0x08005ca7
 8000b2c:	08005d54 	.word	0x08005d54
 8000b30:	0000ffff 	.word	0x0000ffff
 8000b34:	200003ac 	.word	0x200003ac
 8000b38:	08005cc4 	.word	0x08005cc4
 8000b3c:	08005d4c 	.word	0x08005d4c
 8000b40:	20000308 	.word	0x20000308
 8000b44:	08005d44 	.word	0x08005d44
 8000b48:	08003d71 	.word	0x08003d71

08000b4c <Main_App_ctor>:

//${Shared::AO_Main_App} .....................................................
QActive * const AO_Main_App = &MainApp_inst.super;

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8000b4c:	b510      	push	{r4, lr}
 8000b4e:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8000b50:	490d      	ldr	r1, [pc, #52]	@ (8000b88 <Main_App_ctor+0x3c>)
 8000b52:	f003 fcb5 	bl	80044c0 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, POLL_SENSOR_SIG, 0U);
 8000b56:	0020      	movs	r0, r4
 8000b58:	0021      	movs	r1, r4
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	2205      	movs	r2, #5
 8000b5e:	3024      	adds	r0, #36	@ 0x24
 8000b60:	f003 fd42 	bl	80045e8 <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->longPressEvt, &me->super, BUTTON_LONG_SIG, 0U);
 8000b64:	0020      	movs	r0, r4
 8000b66:	0021      	movs	r1, r4
 8000b68:	2300      	movs	r3, #0
 8000b6a:	2209      	movs	r2, #9
 8000b6c:	3048      	adds	r0, #72	@ 0x48
 8000b6e:	f003 fd3b 	bl	80045e8 <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->debounceEvt, &me->super, BUTTON_TIMEOUT_SIG, 0U);
 8000b72:	0020      	movs	r0, r4
 8000b74:	0021      	movs	r1, r4
 8000b76:	2300      	movs	r3, #0
 8000b78:	2207      	movs	r2, #7
 8000b7a:	3064      	adds	r0, #100	@ 0x64
 8000b7c:	f003 fd34 	bl	80045e8 <QTimeEvt_ctorX>
    me->currentTemp = 0.0f;
 8000b80:	2300      	movs	r3, #0
 8000b82:	3440      	adds	r4, #64	@ 0x40
 8000b84:	7023      	strb	r3, [r4, #0]
}
 8000b86:	bd10      	pop	{r4, pc}
 8000b88:	080009a9 	.word	0x080009a9

08000b8c <Sensor_ctor>:

//${Shared::AO_Sensor} .......................................................
QActive * const AO_Sensor = &Sensor_inst.super;

//${Shared::Sensor_ctor} .....................................................
void Sensor_ctor(Sensor * const me) {
 8000b8c:	b510      	push	{r4, lr}
    QActive_ctor(&me->super, Q_STATE_CAST(&Sensor_initial));
 8000b8e:	4902      	ldr	r1, [pc, #8]	@ (8000b98 <Sensor_ctor+0xc>)
 8000b90:	f003 fc96 	bl	80044c0 <QActive_ctor>



}
 8000b94:	bd10      	pop	{r4, pc}
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	08000c85 	.word	0x08000c85

08000b9c <RFButton_ctor>:

//${Shared::AO_RFButton} .....................................................
QActive * const AO_RFButton = &RFButton_inst.super;

//${Shared::RFButton_ctor} ...................................................
void RFButton_ctor(RFButton * const me) {
 8000b9c:	b510      	push	{r4, lr}
    QActive_ctor(&me->super, Q_STATE_CAST(&RFButton_initial));
 8000b9e:	4902      	ldr	r1, [pc, #8]	@ (8000ba8 <RFButton_ctor+0xc>)
 8000ba0:	f003 fc8e 	bl	80044c0 <QActive_ctor>

}
 8000ba4:	bd10      	pop	{r4, pc}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	08000bf5 	.word	0x08000bf5

08000bac <RFButton_receive_rf>:

//${AOs::RFButton} ...........................................................
RFButton RFButton_inst;

//${AOs::RFButton::receive_rf} ...............................................
void RFButton_receive_rf(void) {
 8000bac:	b500      	push	{lr}
 8000bae:	b089      	sub	sp, #36	@ 0x24
    while(nrf24_data_available()) {
 8000bb0:	f002 fe90 	bl	80038d4 <nrf24_data_available>
 8000bb4:	2800      	cmp	r0, #0
 8000bb6:	d101      	bne.n	8000bbc <RFButton_receive_rf+0x10>
            uint8_t payload[PLD_S];
            nrf24_receive(payload, sizeof(payload));
            //QACTIVE_POST(AO_Main_App, &evt->super, me);
        }
}
 8000bb8:	b009      	add	sp, #36	@ 0x24
 8000bba:	bd00      	pop	{pc}
            nrf24_receive(payload, sizeof(payload));
 8000bbc:	2120      	movs	r1, #32
 8000bbe:	4668      	mov	r0, sp
 8000bc0:	f002 fe92 	bl	80038e8 <nrf24_receive>
 8000bc4:	e7f4      	b.n	8000bb0 <RFButton_receive_rf+0x4>
	...

08000bc8 <RFButton_wait>:
}

//${AOs::RFButton::SM::wait} .................................................
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000bc8:	880b      	ldrh	r3, [r1, #0]
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
 8000bca:	b510      	push	{r4, lr}
    switch (e->sig) {
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d005      	beq.n	8000bdc <RFButton_wait+0x14>
 8000bd0:	2b0d      	cmp	r3, #13
 8000bd2:	d008      	beq.n	8000be6 <RFButton_wait+0x1e>
            RFButton_receive_rf();
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <RFButton_wait+0x24>)
 8000bd6:	6083      	str	r3, [r0, #8]
 8000bd8:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000bda:	e003      	b.n	8000be4 <RFButton_wait+0x1c>
            printf("wait\n");
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <RFButton_wait+0x28>)
 8000bde:	f003 ffdf 	bl	8004ba0 <puts>
            status_ = Q_HANDLED();
 8000be2:	2002      	movs	r0, #2
}
 8000be4:	bd10      	pop	{r4, pc}
            RFButton_receive_rf();
 8000be6:	f7ff ffe1 	bl	8000bac <RFButton_receive_rf>
            break;
 8000bea:	e7fa      	b.n	8000be2 <RFButton_wait+0x1a>
 8000bec:	08003d71 	.word	0x08003d71
 8000bf0:	08005cdb 	.word	0x08005cdb

08000bf4 <RFButton_initial>:
    return Q_TRAN(&RFButton_wait);
 8000bf4:	4b01      	ldr	r3, [pc, #4]	@ (8000bfc <RFButton_initial+0x8>)
 8000bf6:	6083      	str	r3, [r0, #8]
}
 8000bf8:	2003      	movs	r0, #3
 8000bfa:	4770      	bx	lr
 8000bfc:	08000bc9 	.word	0x08000bc9

08000c00 <Sensor_waiting>:
}

//${AOs::Sensor::SM::waiting} ................................................
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000c00:	880b      	ldrh	r3, [r1, #0]
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
 8000c02:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch (e->sig) {
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d005      	beq.n	8000c14 <Sensor_waiting+0x14>
 8000c08:	2b0b      	cmp	r3, #11
 8000c0a:	d008      	beq.n	8000c1e <Sensor_waiting+0x1e>

            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000c0c:	4b17      	ldr	r3, [pc, #92]	@ (8000c6c <Sensor_waiting+0x6c>)
 8000c0e:	6083      	str	r3, [r0, #8]
 8000c10:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000c12:	e003      	b.n	8000c1c <Sensor_waiting+0x1c>
            printf("entering sensor state \n");
 8000c14:	4816      	ldr	r0, [pc, #88]	@ (8000c70 <Sensor_waiting+0x70>)
 8000c16:	f003 ffc3 	bl	8004ba0 <puts>
            status_ = Q_HANDLED();
 8000c1a:	2002      	movs	r0, #2
}
 8000c1c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
            HAL_ADC_Start(&hadc1);                   // Start conversion
 8000c1e:	4c15      	ldr	r4, [pc, #84]	@ (8000c74 <Sensor_waiting+0x74>)
 8000c20:	0020      	movs	r0, r4
 8000c22:	f000 fdc1 	bl	80017a8 <HAL_ADC_Start>
            HAL_ADC_PollForConversion(&hadc1, 0);    // Poll immediately (timeout = 0)
 8000c26:	2100      	movs	r1, #0
 8000c28:	0020      	movs	r0, r4
 8000c2a:	f000 fbdd 	bl	80013e8 <HAL_ADC_PollForConversion>
            uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 8000c2e:	0020      	movs	r0, r4
 8000c30:	f000 fc3a 	bl	80014a8 <HAL_ADC_GetValue>
            uint16_t temp = 1;
 8000c34:	466b      	mov	r3, sp
 8000c36:	1d9c      	adds	r4, r3, #6
 8000c38:	2301      	movs	r3, #1
            uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 8000c3a:	0005      	movs	r5, r0
            DHT11_Read(&temp);
 8000c3c:	0020      	movs	r0, r4
            uint16_t temp = 1;
 8000c3e:	8023      	strh	r3, [r4, #0]
            DHT11_Read(&temp);
 8000c40:	f000 f9b8 	bl	8000fb4 <DHT11_Read>
            printf("Temperature: %u\n" , temp);
 8000c44:	8821      	ldrh	r1, [r4, #0]
 8000c46:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <Sensor_waiting+0x78>)
 8000c48:	f003 ff44 	bl	8004ad4 <iprintf>
            SensorEvent *e = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 8000c4c:	220c      	movs	r2, #12
 8000c4e:	490b      	ldr	r1, [pc, #44]	@ (8000c7c <Sensor_waiting+0x7c>)
 8000c50:	0010      	movs	r0, r2
 8000c52:	f003 fafd 	bl	8004250 <QF_newX_>
            e->temperature = temp;
 8000c56:	8823      	ldrh	r3, [r4, #0]
            SensorEvent *e = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 8000c58:	0001      	movs	r1, r0
            e->temperature = temp;
 8000c5a:	8143      	strh	r3, [r0, #10]
            e->dryness = adcValue;
 8000c5c:	8105      	strh	r5, [r0, #8]
            QACTIVE_POST(AO_Main_App, &e->super, &AO_Sensor);
 8000c5e:	4808      	ldr	r0, [pc, #32]	@ (8000c80 <Sensor_waiting+0x80>)
 8000c60:	2300      	movs	r3, #0
 8000c62:	4a06      	ldr	r2, [pc, #24]	@ (8000c7c <Sensor_waiting+0x7c>)
 8000c64:	6800      	ldr	r0, [r0, #0]
 8000c66:	f003 fa39 	bl	80040dc <QActive_post_>
            break;
 8000c6a:	e7d6      	b.n	8000c1a <Sensor_waiting+0x1a>
 8000c6c:	08003d71 	.word	0x08003d71
 8000c70:	08005ce0 	.word	0x08005ce0
 8000c74:	200002a4 	.word	0x200002a4
 8000c78:	08005cf7 	.word	0x08005cf7
 8000c7c:	0000ffff 	.word	0x0000ffff
 8000c80:	08005d60 	.word	0x08005d60

08000c84 <Sensor_initial>:
    return Q_TRAN(&Sensor_waiting);
 8000c84:	4b01      	ldr	r3, [pc, #4]	@ (8000c8c <Sensor_initial+0x8>)
 8000c86:	6083      	str	r3, [r0, #8]
}
 8000c88:	2003      	movs	r0, #3
 8000c8a:	4770      	bx	lr
 8000c8c:	08000c01 	.word	0x08000c01

08000c90 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c90:	2101      	movs	r1, #1
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <HAL_MspInit+0x2c>)
{
 8000c94:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c9e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca0:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca2:	9200      	str	r2, [sp, #0]
 8000ca4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ca8:	0549      	lsls	r1, r1, #21
 8000caa:	430a      	orrs	r2, r1
 8000cac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cb0:	400b      	ands	r3, r1
 8000cb2:	9301      	str	r3, [sp, #4]
 8000cb4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb6:	b002      	add	sp, #8
 8000cb8:	4770      	bx	lr
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	40021000 	.word	0x40021000

08000cc0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cc0:	b510      	push	{r4, lr}
 8000cc2:	0004      	movs	r4, r0
 8000cc4:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc6:	2214      	movs	r2, #20
 8000cc8:	2100      	movs	r1, #0
 8000cca:	a802      	add	r0, sp, #8
 8000ccc:	f004 f880 	bl	8004dd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd0:	221c      	movs	r2, #28
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	a807      	add	r0, sp, #28
 8000cd6:	f004 f87b 	bl	8004dd0 <memset>
  if(hadc->Instance==ADC1)
 8000cda:	4b16      	ldr	r3, [pc, #88]	@ (8000d34 <HAL_ADC_MspInit+0x74>)
 8000cdc:	6822      	ldr	r2, [r4, #0]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d125      	bne.n	8000d2e <HAL_ADC_MspInit+0x6e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ce2:	2320      	movs	r3, #32
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ce4:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ce6:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ce8:	f001 fb84 	bl	80023f4 <HAL_RCCEx_PeriphCLKConfig>
 8000cec:	2800      	cmp	r0, #0
 8000cee:	d001      	beq.n	8000cf4 <HAL_ADC_MspInit+0x34>
    {
      Error_Handler();
 8000cf0:	f7ff fcdc 	bl	80006ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000cf4:	2180      	movs	r1, #128	@ 0x80
 8000cf6:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <HAL_ADC_MspInit+0x78>)
 8000cf8:	0349      	lsls	r1, r1, #13
 8000cfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000cfc:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 8000cfe:	430a      	orrs	r2, r1
 8000d00:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000d04:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d06:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d0a:	9200      	str	r2, [sp, #0]
 8000d0c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d10:	430a      	orrs	r2, r1
 8000d12:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d16:	400b      	ands	r3, r1
 8000d18:	9301      	str	r3, [sp, #4]
 8000d1a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
 8000d1c:	2310      	movs	r3, #16
 8000d1e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d20:	3b0d      	subs	r3, #13
 8000d22:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000d26:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000d2a:	f000 fdbb 	bl	80018a4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d2e:	b00e      	add	sp, #56	@ 0x38
 8000d30:	bd10      	pop	{r4, pc}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	40012400 	.word	0x40012400
 8000d38:	40021000 	.word	0x40021000

08000d3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d3c:	b510      	push	{r4, lr}
 8000d3e:	0004      	movs	r4, r0
 8000d40:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	2214      	movs	r2, #20
 8000d44:	2100      	movs	r1, #0
 8000d46:	a802      	add	r0, sp, #8
 8000d48:	f004 f842 	bl	8004dd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d4c:	221c      	movs	r2, #28
 8000d4e:	2100      	movs	r1, #0
 8000d50:	a807      	add	r0, sp, #28
 8000d52:	f004 f83d 	bl	8004dd0 <memset>
  if(hi2c->Instance==I2C1)
 8000d56:	4b18      	ldr	r3, [pc, #96]	@ (8000db8 <HAL_I2C_MspInit+0x7c>)
 8000d58:	6822      	ldr	r2, [r4, #0]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d129      	bne.n	8000db2 <HAL_I2C_MspInit+0x76>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d5e:	2302      	movs	r3, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d60:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d62:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d64:	f001 fb46 	bl	80023f4 <HAL_RCCEx_PeriphCLKConfig>
 8000d68:	2800      	cmp	r0, #0
 8000d6a:	d001      	beq.n	8000d70 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8000d6c:	f7ff fc9e 	bl	80006ac <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d70:	2201      	movs	r2, #1
 8000d72:	4c12      	ldr	r4, [pc, #72]	@ (8000dbc <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d74:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d78:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8000d7e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	4013      	ands	r3, r2
 8000d84:	9300      	str	r3, [sp, #0]
 8000d86:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d88:	23c0      	movs	r3, #192	@ 0xc0
 8000d8a:	00db      	lsls	r3, r3, #3
 8000d8c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d8e:	2312      	movs	r3, #18
 8000d90:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000d98:	3306      	adds	r3, #6
 8000d9a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	f000 fd82 	bl	80018a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000da0:	2280      	movs	r2, #128	@ 0x80
 8000da2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000da4:	0392      	lsls	r2, r2, #14
 8000da6:	4313      	orrs	r3, r2
 8000da8:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8000daa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000dac:	4013      	ands	r3, r2
 8000dae:	9301      	str	r3, [sp, #4]
 8000db0:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000db2:	b00e      	add	sp, #56	@ 0x38
 8000db4:	bd10      	pop	{r4, pc}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	40005400 	.word	0x40005400
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dc0:	b530      	push	{r4, r5, lr}
 8000dc2:	0004      	movs	r4, r0
 8000dc4:	b091      	sub	sp, #68	@ 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc6:	2214      	movs	r2, #20
 8000dc8:	2100      	movs	r1, #0
 8000dca:	a804      	add	r0, sp, #16
 8000dcc:	f004 f800 	bl	8004dd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd0:	221c      	movs	r2, #28
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	a809      	add	r0, sp, #36	@ 0x24
 8000dd6:	f003 fffb 	bl	8004dd0 <memset>
  if(hspi->Instance==SPI1)
 8000dda:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <HAL_SPI_MspInit+0x98>)
 8000ddc:	6822      	ldr	r2, [r4, #0]
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d138      	bne.n	8000e54 <HAL_SPI_MspInit+0x94>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8000de2:	2304      	movs	r3, #4
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000de4:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8000de6:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000de8:	f001 fb04 	bl	80023f4 <HAL_RCCEx_PeriphCLKConfig>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	d001      	beq.n	8000df4 <HAL_SPI_MspInit+0x34>
    {
      Error_Handler();
 8000df0:	f7ff fc5c 	bl	80006ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000df4:	2180      	movs	r1, #128	@ 0x80
 8000df6:	4b19      	ldr	r3, [pc, #100]	@ (8000e5c <HAL_SPI_MspInit+0x9c>)
 8000df8:	0149      	lsls	r1, r1, #5
 8000dfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfc:	2502      	movs	r5, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e06:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e0a:	9201      	str	r2, [sp, #4]
 8000e0c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	430a      	orrs	r2, r1
 8000e14:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e18:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1a:	400a      	ands	r2, r1
 8000e1c:	9202      	str	r2, [sp, #8]
 8000e1e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e24:	432a      	orrs	r2, r5
 8000e26:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2c:	402b      	ands	r3, r5
 8000e2e:	9303      	str	r3, [sp, #12]
 8000e30:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e32:	23c0      	movs	r3, #192	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e38:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000e3a:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3c:	f000 fd32 	bl	80018a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e40:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	4807      	ldr	r0, [pc, #28]	@ (8000e60 <HAL_SPI_MspInit+0xa0>)
 8000e44:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e46:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4c:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000e4e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e50:	f000 fd28 	bl	80018a4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e54:	b011      	add	sp, #68	@ 0x44
 8000e56:	bd30      	pop	{r4, r5, pc}
 8000e58:	40013000 	.word	0x40013000
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	50000400 	.word	0x50000400

08000e64 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM14)
 8000e64:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <HAL_TIM_Base_MspInit+0x24>)
 8000e66:	6802      	ldr	r2, [r0, #0]
{
 8000e68:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM14)
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d109      	bne.n	8000e82 <HAL_TIM_Base_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000e6e:	2180      	movs	r1, #128	@ 0x80
 8000e70:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_TIM_Base_MspInit+0x28>)
 8000e72:	0209      	lsls	r1, r1, #8
 8000e74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e76:	430a      	orrs	r2, r1
 8000e78:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7c:	400b      	ands	r3, r1
 8000e7e:	9301      	str	r3, [sp, #4]
 8000e80:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000e82:	b002      	add	sp, #8
 8000e84:	4770      	bx	lr
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	40002000 	.word	0x40002000
 8000e8c:	40021000 	.word	0x40021000

08000e90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e90:	b510      	push	{r4, lr}
 8000e92:	0004      	movs	r4, r0
 8000e94:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e96:	2214      	movs	r2, #20
 8000e98:	2100      	movs	r1, #0
 8000e9a:	a803      	add	r0, sp, #12
 8000e9c:	f003 ff98 	bl	8004dd0 <memset>
  if(huart->Instance==USART2)
 8000ea0:	4b10      	ldr	r3, [pc, #64]	@ (8000ee4 <HAL_UART_MspInit+0x54>)
 8000ea2:	6822      	ldr	r2, [r4, #0]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d11b      	bne.n	8000ee0 <HAL_UART_MspInit+0x50>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ea8:	2180      	movs	r1, #128	@ 0x80
 8000eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee8 <HAL_UART_MspInit+0x58>)
 8000eac:	0289      	lsls	r1, r1, #10
 8000eae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb0:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000eb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eba:	400a      	ands	r2, r1
 8000ebc:	9201      	str	r2, [sp, #4]
 8000ebe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000ec4:	4311      	orrs	r1, r2
 8000ec6:	6359      	str	r1, [r3, #52]	@ 0x34
 8000ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eca:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ecc:	4013      	ands	r3, r2
 8000ece:	9302      	str	r3, [sp, #8]
 8000ed0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 8000ed2:	230c      	movs	r3, #12
 8000ed4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	3b0a      	subs	r3, #10
 8000ed8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000eda:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000edc:	f000 fce2 	bl	80018a4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ee0:	b008      	add	sp, #32
 8000ee2:	bd10      	pop	{r4, pc}
 8000ee4:	40004400 	.word	0x40004400
 8000ee8:	40021000 	.word	0x40021000

08000eec <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eec:	b510      	push	{r4, lr}
 8000eee:	b672      	cpsid	i
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4802      	ldr	r0, [pc, #8]	@ (8000efc <HardFault_Handler+0x10>)
 8000ef4:	f7ff faea 	bl	80004cc <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <HardFault_Handler+0xc>
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	08005c95 	.word	0x08005c95

08000f00 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f00:	4770      	bx	lr

08000f02 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f02:	b570      	push	{r4, r5, r6, lr}
 8000f04:	000e      	movs	r6, r1
 8000f06:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f08:	2500      	movs	r5, #0
 8000f0a:	42a5      	cmp	r5, r4
 8000f0c:	db01      	blt.n	8000f12 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000f0e:	0020      	movs	r0, r4
 8000f10:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000f12:	e000      	b.n	8000f16 <_read+0x14>
 8000f14:	bf00      	nop
 8000f16:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f18:	3501      	adds	r5, #1
 8000f1a:	e7f6      	b.n	8000f0a <_read+0x8>

08000f1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f1c:	b510      	push	{r4, lr}
 8000f1e:	1e14      	subs	r4, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f20:	dd05      	ble.n	8000f2e <_write+0x12>
  {
    //__io_putchar(*ptr++);
  // transmit via HAL UART in blocking mode
	  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000f22:	2301      	movs	r3, #1
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <_write+0x18>)
 8000f26:	b292      	uxth	r2, r2
 8000f28:	425b      	negs	r3, r3
 8000f2a:	f002 f9a0 	bl	800326e <HAL_UART_Transmit>
	  return len;

  }
  return len;
}
 8000f2e:	0020      	movs	r0, r4
 8000f30:	bd10      	pop	{r4, pc}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	2000010c 	.word	0x2000010c

08000f38 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8000f38:	2001      	movs	r0, #1
}
 8000f3a:	4240      	negs	r0, r0
 8000f3c:	4770      	bx	lr

08000f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000f3e:	2380      	movs	r3, #128	@ 0x80
 8000f40:	019b      	lsls	r3, r3, #6
  return 0;
}
 8000f42:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000f44:	604b      	str	r3, [r1, #4]
}
 8000f46:	4770      	bx	lr

08000f48 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000f48:	2001      	movs	r0, #1
 8000f4a:	4770      	bx	lr

08000f4c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	4770      	bx	lr

08000f50 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f50:	490b      	ldr	r1, [pc, #44]	@ (8000f80 <_sbrk+0x30>)
 8000f52:	4a0c      	ldr	r2, [pc, #48]	@ (8000f84 <_sbrk+0x34>)
{
 8000f54:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f56:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f58:	490b      	ldr	r1, [pc, #44]	@ (8000f88 <_sbrk+0x38>)
{
 8000f5a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000f5c:	6808      	ldr	r0, [r1, #0]
 8000f5e:	2800      	cmp	r0, #0
 8000f60:	d101      	bne.n	8000f66 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8000f62:	480a      	ldr	r0, [pc, #40]	@ (8000f8c <_sbrk+0x3c>)
 8000f64:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f66:	6808      	ldr	r0, [r1, #0]
 8000f68:	18c3      	adds	r3, r0, r3
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d906      	bls.n	8000f7c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8000f6e:	f003 ff85 	bl	8004e7c <__errno>
 8000f72:	230c      	movs	r3, #12
 8000f74:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000f76:	2001      	movs	r0, #1
 8000f78:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000f7a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000f7c:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8000f7e:	e7fc      	b.n	8000f7a <_sbrk+0x2a>
 8000f80:	00000400 	.word	0x00000400
 8000f84:	20003000 	.word	0x20003000
 8000f88:	200003d0 	.word	0x200003d0
 8000f8c:	20000818 	.word	0x20000818

08000f90 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f90:	2280      	movs	r2, #128	@ 0x80
 8000f92:	4b02      	ldr	r3, [pc, #8]	@ (8000f9c <SystemInit+0xc>)
 8000f94:	0512      	lsls	r2, r2, #20
 8000f96:	609a      	str	r2, [r3, #8]
#endif
}
 8000f98:	4770      	bx	lr
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <Delay_us>:

}
*/
static void Delay_us(uint16_t us)
{
    __HAL_TIM_SET_COUNTER(&htim14, 0);          // reset counter
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4b03      	ldr	r3, [pc, #12]	@ (8000fb0 <Delay_us+0x10>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim14) < us); // wait until counter reaches 'us'
 8000fa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000faa:	4282      	cmp	r2, r0
 8000fac:	d3fc      	bcc.n	8000fa8 <Delay_us+0x8>
}
 8000fae:	4770      	bx	lr
 8000fb0:	200001a0 	.word	0x200001a0

08000fb4 <DHT11_Read>:
{
 8000fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fb6:	b08b      	sub	sp, #44	@ 0x2c
    uint8_t bits[5] = {0};
 8000fb8:	ad03      	add	r5, sp, #12
 8000fba:	2205      	movs	r2, #5
 8000fbc:	2100      	movs	r1, #0
{
 8000fbe:	9001      	str	r0, [sp, #4]
    uint8_t bits[5] = {0};
 8000fc0:	0028      	movs	r0, r5
 8000fc2:	f003 ff05 	bl	8004dd0 <memset>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	2100      	movs	r1, #0
 8000fca:	a807      	add	r0, sp, #28
 8000fcc:	f003 ff00 	bl	8004dd0 <memset>
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000fd0:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000fd2:	2402      	movs	r4, #2
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd4:	2601      	movs	r6, #1
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000fd6:	a905      	add	r1, sp, #20
 8000fd8:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000fda:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fdc:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000fde:	f000 fc61 	bl	80018a4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000fe2:	20a0      	movs	r0, #160	@ 0xa0
 8000fe4:	0021      	movs	r1, r4
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	05c0      	lsls	r0, r0, #23
 8000fea:	f000 fd1b 	bl	8001a24 <HAL_GPIO_WritePin>
    BSP_delayMs(2);
 8000fee:	0020      	movs	r0, r4
 8000ff0:	f7ff fa88 	bl	8000504 <BSP_delayMs>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000ff4:	20a0      	movs	r0, #160	@ 0xa0
 8000ff6:	0032      	movs	r2, r6
 8000ff8:	0021      	movs	r1, r4
 8000ffa:	05c0      	lsls	r0, r0, #23
 8000ffc:	f000 fd12 	bl	8001a24 <HAL_GPIO_WritePin>
    Delay_us(30);
 8001000:	201e      	movs	r0, #30
 8001002:	f7ff ffcd 	bl	8000fa0 <Delay_us>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	2210      	movs	r2, #16
 8001008:	2100      	movs	r1, #0
 800100a:	a806      	add	r0, sp, #24
 800100c:	f003 fee0 	bl	8004dd0 <memset>
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001010:	20a0      	movs	r0, #160	@ 0xa0
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8001012:	26a0      	movs	r6, #160	@ 0xa0
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001014:	a905      	add	r1, sp, #20
 8001016:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001018:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800101a:	f000 fc43 	bl	80018a4 <HAL_GPIO_Init>
}
 800101e:	3463      	adds	r4, #99	@ 0x63
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8001020:	05f6      	lsls	r6, r6, #23
 8001022:	2102      	movs	r1, #2
 8001024:	0030      	movs	r0, r6
 8001026:	f000 fcf7 	bl	8001a18 <HAL_GPIO_ReadPin>
 800102a:	2801      	cmp	r0, #1
 800102c:	d045      	beq.n	80010ba <DHT11_Read+0x106>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 800102e:	26a0      	movs	r6, #160	@ 0xa0
 8001030:	2465      	movs	r4, #101	@ 0x65
 8001032:	05f6      	lsls	r6, r6, #23
 8001034:	2102      	movs	r1, #2
 8001036:	0030      	movs	r0, r6
 8001038:	f000 fcee 	bl	8001a18 <HAL_GPIO_ReadPin>
 800103c:	2800      	cmp	r0, #0
 800103e:	d049      	beq.n	80010d4 <DHT11_Read+0x120>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8001040:	26a0      	movs	r6, #160	@ 0xa0
 8001042:	2465      	movs	r4, #101	@ 0x65
 8001044:	05f6      	lsls	r6, r6, #23
 8001046:	2102      	movs	r1, #2
 8001048:	0030      	movs	r0, r6
 800104a:	f000 fce5 	bl	8001a18 <HAL_GPIO_ReadPin>
 800104e:	2801      	cmp	r0, #1
 8001050:	d047      	beq.n	80010e2 <DHT11_Read+0x12e>
 8001052:	002f      	movs	r7, r5
 8001054:	2405      	movs	r4, #5
        for (i = 0; i < 8; i++) {
 8001056:	2607      	movs	r6, #7
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET);
 8001058:	20a0      	movs	r0, #160	@ 0xa0
 800105a:	2102      	movs	r1, #2
 800105c:	05c0      	lsls	r0, r0, #23
 800105e:	f000 fcdb 	bl	8001a18 <HAL_GPIO_ReadPin>
 8001062:	2800      	cmp	r0, #0
 8001064:	d0f8      	beq.n	8001058 <DHT11_Read+0xa4>
            Delay_us(30);
 8001066:	201e      	movs	r0, #30
 8001068:	f7ff ff9a 	bl	8000fa0 <Delay_us>
            if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 800106c:	20a0      	movs	r0, #160	@ 0xa0
 800106e:	2102      	movs	r1, #2
 8001070:	05c0      	lsls	r0, r0, #23
 8001072:	f000 fcd1 	bl	8001a18 <HAL_GPIO_ReadPin>
 8001076:	2801      	cmp	r0, #1
 8001078:	d103      	bne.n	8001082 <DHT11_Read+0xce>
                bits[j] |= (1 << (7 - i));
 800107a:	40b0      	lsls	r0, r6
 800107c:	783b      	ldrb	r3, [r7, #0]
 800107e:	4303      	orrs	r3, r0
 8001080:	703b      	strb	r3, [r7, #0]
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET);
 8001082:	20a0      	movs	r0, #160	@ 0xa0
 8001084:	2102      	movs	r1, #2
 8001086:	05c0      	lsls	r0, r0, #23
 8001088:	f000 fcc6 	bl	8001a18 <HAL_GPIO_ReadPin>
 800108c:	2801      	cmp	r0, #1
 800108e:	d0f8      	beq.n	8001082 <DHT11_Read+0xce>
        for (i = 0; i < 8; i++) {
 8001090:	3e01      	subs	r6, #1
 8001092:	d2e1      	bcs.n	8001058 <DHT11_Read+0xa4>
    for (j = 0; j < 5; j++) {
 8001094:	3c01      	subs	r4, #1
 8001096:	b2e4      	uxtb	r4, r4
 8001098:	3701      	adds	r7, #1
 800109a:	2c00      	cmp	r4, #0
 800109c:	d1db      	bne.n	8001056 <DHT11_Read+0xa2>
    if ((uint8_t)(bits[0] + bits[1] + bits[2] + bits[3]) != bits[4])
 800109e:	7869      	ldrb	r1, [r5, #1]
 80010a0:	782b      	ldrb	r3, [r5, #0]
 80010a2:	78aa      	ldrb	r2, [r5, #2]
 80010a4:	185b      	adds	r3, r3, r1
 80010a6:	78e9      	ldrb	r1, [r5, #3]
 80010a8:	18d3      	adds	r3, r2, r3
 80010aa:	185b      	adds	r3, r3, r1
 80010ac:	7929      	ldrb	r1, [r5, #4]
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	4299      	cmp	r1, r3
 80010b2:	d11c      	bne.n	80010ee <DHT11_Read+0x13a>
    *temp_data = bits[2];
 80010b4:	9b01      	ldr	r3, [sp, #4]
 80010b6:	701a      	strb	r2, [r3, #0]
    return 0; // success
 80010b8:	e006      	b.n	80010c8 <DHT11_Read+0x114>
        if (++timeout > 100)
 80010ba:	3c01      	subs	r4, #1
 80010bc:	2c00      	cmp	r4, #0
 80010be:	d106      	bne.n	80010ce <DHT11_Read+0x11a>
        	printf("timeout\n");
 80010c0:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <DHT11_Read+0x140>)
 80010c2:	f003 fd6d 	bl	8004ba0 <puts>
        	return 1;
 80010c6:	2401      	movs	r4, #1
}
 80010c8:	0020      	movs	r0, r4
 80010ca:	b00b      	add	sp, #44	@ 0x2c
 80010cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        Delay_us(1);
 80010ce:	f7ff ff67 	bl	8000fa0 <Delay_us>
 80010d2:	e7a6      	b.n	8001022 <DHT11_Read+0x6e>
        if (++timeout > 100) return 1;
 80010d4:	3c01      	subs	r4, #1
 80010d6:	2c00      	cmp	r4, #0
 80010d8:	d0f5      	beq.n	80010c6 <DHT11_Read+0x112>
        Delay_us(1);
 80010da:	2001      	movs	r0, #1
 80010dc:	f7ff ff60 	bl	8000fa0 <Delay_us>
 80010e0:	e7a8      	b.n	8001034 <DHT11_Read+0x80>
        if (++timeout > 100) return 1;
 80010e2:	3c01      	subs	r4, #1
 80010e4:	2c00      	cmp	r4, #0
 80010e6:	d0ee      	beq.n	80010c6 <DHT11_Read+0x112>
        Delay_us(1);
 80010e8:	f7ff ff5a 	bl	8000fa0 <Delay_us>
 80010ec:	e7ab      	b.n	8001046 <DHT11_Read+0x92>
        return 2; // checksum error
 80010ee:	2402      	movs	r4, #2
 80010f0:	e7ea      	b.n	80010c8 <DHT11_Read+0x114>
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	08005d08 	.word	0x08005d08

080010f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010f8:	480d      	ldr	r0, [pc, #52]	@ (8001130 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010fc:	f7ff ff48 	bl	8000f90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001100:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001102:	e003      	b.n	800110c <LoopCopyDataInit>

08001104 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001104:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001106:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001108:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800110a:	3104      	adds	r1, #4

0800110c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800110c:	480a      	ldr	r0, [pc, #40]	@ (8001138 <LoopForever+0xa>)
  ldr r3, =_edata
 800110e:	4b0b      	ldr	r3, [pc, #44]	@ (800113c <LoopForever+0xe>)
  adds r2, r0, r1
 8001110:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001112:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001114:	d3f6      	bcc.n	8001104 <CopyDataInit>
  ldr r2, =_sbss
 8001116:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <LoopForever+0x12>)
  b LoopFillZerobss
 8001118:	e002      	b.n	8001120 <LoopFillZerobss>

0800111a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  str  r3, [r2]
 800111c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800111e:	3204      	adds	r2, #4

08001120 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001120:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <LoopForever+0x16>)
  cmp r2, r3
 8001122:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001124:	d3f9      	bcc.n	800111a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001126:	f003 feaf 	bl	8004e88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800112a:	f7ff faf5 	bl	8000718 <main>

0800112e <LoopForever>:

LoopForever:
    b LoopForever
 800112e:	e7fe      	b.n	800112e <LoopForever>
  ldr   r0, =_estack
 8001130:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8001134:	080071cc 	.word	0x080071cc
  ldr r0, =_sdata
 8001138:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800113c:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001140:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001144:	20000818 	.word	0x20000818

08001148 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC1_IRQHandler>
	...

0800114c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800114c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 800114e:	4b10      	ldr	r3, [pc, #64]	@ (8001190 <HAL_InitTick+0x44>)
{
 8001150:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 8001152:	7819      	ldrb	r1, [r3, #0]
 8001154:	2900      	cmp	r1, #0
 8001156:	d101      	bne.n	800115c <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8001158:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800115a:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800115c:	20fa      	movs	r0, #250	@ 0xfa
 800115e:	0080      	lsls	r0, r0, #2
 8001160:	f7fe ffe6 	bl	8000130 <__udivsi3>
 8001164:	4c0b      	ldr	r4, [pc, #44]	@ (8001194 <HAL_InitTick+0x48>)
 8001166:	0001      	movs	r1, r0
 8001168:	6820      	ldr	r0, [r4, #0]
 800116a:	f7fe ffe1 	bl	8000130 <__udivsi3>
 800116e:	f000 fb7f 	bl	8001870 <HAL_SYSTICK_Config>
 8001172:	1e04      	subs	r4, r0, #0
 8001174:	d1f0      	bne.n	8001158 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001176:	2d03      	cmp	r5, #3
 8001178:	d8ee      	bhi.n	8001158 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117a:	0002      	movs	r2, r0
 800117c:	2001      	movs	r0, #1
 800117e:	0029      	movs	r1, r5
 8001180:	4240      	negs	r0, r0
 8001182:	f000 fb3f 	bl	8001804 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001186:	4b04      	ldr	r3, [pc, #16]	@ (8001198 <HAL_InitTick+0x4c>)
 8001188:	0020      	movs	r0, r4
 800118a:	601d      	str	r5, [r3, #0]
  return status;
 800118c:	e7e5      	b.n	800115a <HAL_InitTick+0xe>
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	2000000c 	.word	0x2000000c
 8001194:	20000008 	.word	0x20000008
 8001198:	20000010 	.word	0x20000010

0800119c <HAL_Init>:
{
 800119c:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800119e:	2003      	movs	r0, #3
 80011a0:	f7ff ffd4 	bl	800114c <HAL_InitTick>
 80011a4:	1e04      	subs	r4, r0, #0
 80011a6:	d103      	bne.n	80011b0 <HAL_Init+0x14>
    HAL_MspInit();
 80011a8:	f7ff fd72 	bl	8000c90 <HAL_MspInit>
}
 80011ac:	0020      	movs	r0, r4
 80011ae:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80011b0:	2401      	movs	r4, #1
 80011b2:	e7fb      	b.n	80011ac <HAL_Init+0x10>

080011b4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011b4:	4b01      	ldr	r3, [pc, #4]	@ (80011bc <HAL_GetTick+0x8>)
 80011b6:	6818      	ldr	r0, [r3, #0]
}
 80011b8:	4770      	bx	lr
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	200003d4 	.word	0x200003d4

080011c0 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011c0:	6880      	ldr	r0, [r0, #8]
 80011c2:	0740      	lsls	r0, r0, #29
 80011c4:	0fc0      	lsrs	r0, r0, #31
}
 80011c6:	4770      	bx	lr

080011c8 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80011c8:	2300      	movs	r3, #0
{
 80011ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011cc:	b085      	sub	sp, #20
 80011ce:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 80011d0:	9303      	str	r3, [sp, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80011d2:	4298      	cmp	r0, r3
 80011d4:	d100      	bne.n	80011d8 <HAL_ADC_Init+0x10>
 80011d6:	e0ef      	b.n	80013b8 <HAL_ADC_Init+0x1f0>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011d8:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80011da:	429d      	cmp	r5, r3
 80011dc:	d105      	bne.n	80011ea <HAL_ADC_Init+0x22>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011de:	f7ff fd6f 	bl	8000cc0 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80011e2:	0023      	movs	r3, r4
 80011e4:	3354      	adds	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80011e6:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80011e8:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011ea:	2380      	movs	r3, #128	@ 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011ec:	6825      	ldr	r5, [r4, #0]
 80011ee:	055b      	lsls	r3, r3, #21
 80011f0:	68aa      	ldr	r2, [r5, #8]
 80011f2:	421a      	tst	r2, r3
 80011f4:	d100      	bne.n	80011f8 <HAL_ADC_Init+0x30>
 80011f6:	e0a7      	b.n	8001348 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011f8:	2200      	movs	r2, #0
 80011fa:	68ab      	ldr	r3, [r5, #8]
 80011fc:	9201      	str	r2, [sp, #4]
 80011fe:	00db      	lsls	r3, r3, #3
 8001200:	d408      	bmi.n	8001214 <HAL_ADC_Init+0x4c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001202:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001204:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001206:	6da2      	ldr	r2, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001208:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800120a:	4313      	orrs	r3, r2
 800120c:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800120e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001210:	4333      	orrs	r3, r6
 8001212:	65e3      	str	r3, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001214:	0028      	movs	r0, r5
 8001216:	f7ff ffd3 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800121a:	2210      	movs	r2, #16
 800121c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800121e:	4013      	ands	r3, r2
 8001220:	4303      	orrs	r3, r0
 8001222:	d000      	beq.n	8001226 <HAL_ADC_Init+0x5e>
 8001224:	e0cb      	b.n	80013be <HAL_ADC_Init+0x1f6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001226:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001228:	4b67      	ldr	r3, [pc, #412]	@ (80013c8 <HAL_ADC_Init+0x200>)
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800122a:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 800122c:	401a      	ands	r2, r3
 800122e:	3306      	adds	r3, #6
 8001230:	33ff      	adds	r3, #255	@ 0xff
 8001232:	4313      	orrs	r3, r2
 8001234:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001236:	68ab      	ldr	r3, [r5, #8]
 8001238:	07db      	lsls	r3, r3, #31
 800123a:	d461      	bmi.n	8001300 <HAL_ADC_Init+0x138>
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800123c:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 800123e:	68e1      	ldr	r1, [r4, #12]
 8001240:	1e7b      	subs	r3, r7, #1
 8001242:	419f      	sbcs	r7, r3
 8001244:	68a3      	ldr	r3, [r4, #8]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001246:	7ea2      	ldrb	r2, [r4, #26]
 8001248:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800124a:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800124c:	033f      	lsls	r7, r7, #12
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800124e:	0389      	lsls	r1, r1, #14
 8001250:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001252:	7e61      	ldrb	r1, [r4, #25]
 8001254:	03c9      	lsls	r1, r1, #15
 8001256:	430b      	orrs	r3, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001258:	0351      	lsls	r1, r2, #13
 800125a:	430b      	orrs	r3, r1
 800125c:	469c      	mov	ip, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800125e:	2800      	cmp	r0, #0
 8001260:	db00      	blt.n	8001264 <HAL_ADC_Init+0x9c>
 8001262:	e085      	b.n	8001370 <HAL_ADC_Init+0x1a8>
 8001264:	0041      	lsls	r1, r0, #1
 8001266:	0849      	lsrs	r1, r1, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001268:	0023      	movs	r3, r4
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800126a:	4666      	mov	r6, ip
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800126c:	332c      	adds	r3, #44	@ 0x2c
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001272:	4333      	orrs	r3, r6
 8001274:	433b      	orrs	r3, r7
 8001276:	430b      	orrs	r3, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001278:	1c61      	adds	r1, r4, #1
 800127a:	7fc9      	ldrb	r1, [r1, #31]
 800127c:	2901      	cmp	r1, #1
 800127e:	d105      	bne.n	800128c <HAL_ADC_Init+0xc4>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001280:	2a00      	cmp	r2, #0
 8001282:	d000      	beq.n	8001286 <HAL_ADC_Init+0xbe>
 8001284:	e077      	b.n	8001376 <HAL_ADC_Init+0x1ae>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001286:	2280      	movs	r2, #128	@ 0x80
 8001288:	0252      	lsls	r2, r2, #9
 800128a:	4313      	orrs	r3, r2
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800128c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800128e:	2a00      	cmp	r2, #0
 8001290:	d005      	beq.n	800129e <HAL_ADC_Init+0xd6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001292:	21e0      	movs	r1, #224	@ 0xe0
 8001294:	0049      	lsls	r1, r1, #1
 8001296:	400a      	ands	r2, r1
 8001298:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800129a:	430a      	orrs	r2, r1
 800129c:	4313      	orrs	r3, r2
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800129e:	68ea      	ldr	r2, [r5, #12]
 80012a0:	494a      	ldr	r1, [pc, #296]	@ (80013cc <HAL_ADC_Init+0x204>)
 80012a2:	400a      	ands	r2, r1
 80012a4:	4313      	orrs	r3, r2
 80012a6:	60eb      	str	r3, [r5, #12]

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80012a8:	0023      	movs	r3, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012aa:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 80012ac:	333c      	adds	r3, #60	@ 0x3c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012ae:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 80012b0:	781b      	ldrb	r3, [r3, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012b2:	0f97      	lsrs	r7, r2, #30
 80012b4:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 80012b6:	469c      	mov	ip, r3
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012b8:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d108      	bne.n	80012d0 <HAL_ADC_Init+0x108>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80012be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80012c0:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 80012c2:	4333      	orrs	r3, r6
 80012c4:	430b      	orrs	r3, r1
 80012c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80012c8:	430b      	orrs	r3, r1
 80012ca:	4661      	mov	r1, ip
 80012cc:	433b      	orrs	r3, r7
 80012ce:	4319      	orrs	r1, r3
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80012d0:	692b      	ldr	r3, [r5, #16]
 80012d2:	4f3f      	ldr	r7, [pc, #252]	@ (80013d0 <HAL_ADC_Init+0x208>)
 80012d4:	403b      	ands	r3, r7
 80012d6:	430b      	orrs	r3, r1
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80012d8:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80012da:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80012dc:	0053      	lsls	r3, r2, #1
 80012de:	085b      	lsrs	r3, r3, #1
 80012e0:	05c9      	lsls	r1, r1, #23
 80012e2:	428b      	cmp	r3, r1
 80012e4:	d00c      	beq.n	8001300 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80012e6:	2380      	movs	r3, #128	@ 0x80
 80012e8:	061b      	lsls	r3, r3, #24
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d008      	beq.n	8001300 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80012ee:	4939      	ldr	r1, [pc, #228]	@ (80013d4 <HAL_ADC_Init+0x20c>)
 80012f0:	4f39      	ldr	r7, [pc, #228]	@ (80013d8 <HAL_ADC_Init+0x210>)
 80012f2:	680b      	ldr	r3, [r1, #0]
 80012f4:	403b      	ands	r3, r7
 80012f6:	27f0      	movs	r7, #240	@ 0xf0
 80012f8:	03bf      	lsls	r7, r7, #14
 80012fa:	403a      	ands	r2, r7
 80012fc:	4313      	orrs	r3, r2
 80012fe:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 8001300:	2107      	movs	r1, #7
 8001302:	2770      	movs	r7, #112	@ 0x70
 8001304:	696b      	ldr	r3, [r5, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001306:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001308:	438b      	bics	r3, r1
 800130a:	4313      	orrs	r3, r2
 800130c:	616b      	str	r3, [r5, #20]
 800130e:	6969      	ldr	r1, [r5, #20]
 8001310:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001312:	43b9      	bics	r1, r7
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	430b      	orrs	r3, r1
 8001318:	616b      	str	r3, [r5, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800131a:	2800      	cmp	r0, #0
 800131c:	d133      	bne.n	8001386 <HAL_ADC_Init+0x1be>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800131e:	2310      	movs	r3, #16
 8001320:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8001322:	425b      	negs	r3, r3
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001324:	430b      	orrs	r3, r1
 8001326:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001328:	2107      	movs	r1, #7
 800132a:	696b      	ldr	r3, [r5, #20]
 800132c:	400b      	ands	r3, r1
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800132e:	429a      	cmp	r2, r3
 8001330:	d138      	bne.n	80013a4 <HAL_ADC_Init+0x1dc>
        == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001332:	2300      	movs	r3, #0
 8001334:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001336:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001338:	3303      	adds	r3, #3
 800133a:	439a      	bics	r2, r3
 800133c:	3b02      	subs	r3, #2
 800133e:	4313      	orrs	r3, r2
 8001340:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001342:	9801      	ldr	r0, [sp, #4]
 8001344:	b005      	add	sp, #20
 8001346:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 8001348:	68aa      	ldr	r2, [r5, #8]
 800134a:	4924      	ldr	r1, [pc, #144]	@ (80013dc <HAL_ADC_Init+0x214>)
 800134c:	400a      	ands	r2, r1
 800134e:	4313      	orrs	r3, r2
 8001350:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001352:	4b23      	ldr	r3, [pc, #140]	@ (80013e0 <HAL_ADC_Init+0x218>)
 8001354:	4923      	ldr	r1, [pc, #140]	@ (80013e4 <HAL_ADC_Init+0x21c>)
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	f7fe feea 	bl	8000130 <__udivsi3>
 800135c:	0040      	lsls	r0, r0, #1
 800135e:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8001360:	9b03      	ldr	r3, [sp, #12]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d100      	bne.n	8001368 <HAL_ADC_Init+0x1a0>
 8001366:	e747      	b.n	80011f8 <HAL_ADC_Init+0x30>
      wait_loop_index--;
 8001368:	9b03      	ldr	r3, [sp, #12]
 800136a:	3b01      	subs	r3, #1
 800136c:	9303      	str	r3, [sp, #12]
 800136e:	e7f7      	b.n	8001360 <HAL_ADC_Init+0x198>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001370:	2180      	movs	r1, #128	@ 0x80
 8001372:	0389      	lsls	r1, r1, #14
 8001374:	e778      	b.n	8001268 <HAL_ADC_Init+0xa0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001376:	2220      	movs	r2, #32
 8001378:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800137a:	433a      	orrs	r2, r7
 800137c:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800137e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001380:	4311      	orrs	r1, r2
 8001382:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8001384:	e782      	b.n	800128c <HAL_ADC_Init+0xc4>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001386:	2380      	movs	r3, #128	@ 0x80
 8001388:	039b      	lsls	r3, r3, #14
 800138a:	4298      	cmp	r0, r3
 800138c:	d1cc      	bne.n	8001328 <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 800138e:	211c      	movs	r1, #28
 8001390:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8001392:	69e3      	ldr	r3, [r4, #28]
 8001394:	3b01      	subs	r3, #1
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	400b      	ands	r3, r1
 800139a:	392c      	subs	r1, #44	@ 0x2c
 800139c:	4099      	lsls	r1, r3
 800139e:	000b      	movs	r3, r1
 80013a0:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80013a2:	e7bf      	b.n	8001324 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 80013a4:	2312      	movs	r3, #18
 80013a6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80013a8:	439a      	bics	r2, r3
 80013aa:	3b02      	subs	r3, #2
 80013ac:	4313      	orrs	r3, r2
 80013ae:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013b0:	2301      	movs	r3, #1
 80013b2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80013b4:	4313      	orrs	r3, r2
 80013b6:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	e7c1      	b.n	8001342 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80013c0:	431a      	orrs	r2, r3
 80013c2:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80013c4:	e7f8      	b.n	80013b8 <HAL_ADC_Init+0x1f0>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	fffffefd 	.word	0xfffffefd
 80013cc:	ffde0201 	.word	0xffde0201
 80013d0:	1ffffc02 	.word	0x1ffffc02
 80013d4:	40012708 	.word	0x40012708
 80013d8:	ffc3ffff 	.word	0xffc3ffff
 80013dc:	6fffffe8 	.word	0x6fffffe8
 80013e0:	20000008 	.word	0x20000008
 80013e4:	00030d40 	.word	0x00030d40

080013e8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80013e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80013ea:	6947      	ldr	r7, [r0, #20]
{
 80013ec:	0004      	movs	r4, r0
 80013ee:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80013f0:	2f08      	cmp	r7, #8
 80013f2:	d00a      	beq.n	800140a <HAL_ADC_PollForConversion+0x22>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80013f4:	6803      	ldr	r3, [r0, #0]
 80013f6:	2001      	movs	r0, #1
 80013f8:	68db      	ldr	r3, [r3, #12]

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80013fa:	2704      	movs	r7, #4
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80013fc:	4203      	tst	r3, r0
 80013fe:	d004      	beq.n	800140a <HAL_ADC_PollForConversion+0x22>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001400:	2320      	movs	r3, #32
 8001402:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001404:	4313      	orrs	r3, r2
 8001406:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
  }

  /* Return function status */
  return HAL_OK;
}
 8001408:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 800140a:	f7ff fed3 	bl	80011b4 <HAL_GetTick>
 800140e:	9001      	str	r0, [sp, #4]
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001410:	6825      	ldr	r5, [r4, #0]
 8001412:	682b      	ldr	r3, [r5, #0]
 8001414:	421f      	tst	r7, r3
 8001416:	d024      	beq.n	8001462 <HAL_ADC_PollForConversion+0x7a>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001418:	2380      	movs	r3, #128	@ 0x80
 800141a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4313      	orrs	r3, r2
 8001420:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001422:	23c0      	movs	r3, #192	@ 0xc0
 8001424:	68ea      	ldr	r2, [r5, #12]
 8001426:	011b      	lsls	r3, r3, #4
 8001428:	421a      	tst	r2, r3
 800142a:	d115      	bne.n	8001458 <HAL_ADC_PollForConversion+0x70>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800142c:	7ea3      	ldrb	r3, [r4, #26]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d112      	bne.n	8001458 <HAL_ADC_PollForConversion+0x70>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001432:	682b      	ldr	r3, [r5, #0]
 8001434:	071b      	lsls	r3, r3, #28
 8001436:	d50f      	bpl.n	8001458 <HAL_ADC_PollForConversion+0x70>
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001438:	0028      	movs	r0, r5
 800143a:	f7ff fec1 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>
 800143e:	2800      	cmp	r0, #0
 8001440:	d123      	bne.n	800148a <HAL_ADC_PollForConversion+0xa2>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001442:	220c      	movs	r2, #12
 8001444:	686b      	ldr	r3, [r5, #4]
 8001446:	4393      	bics	r3, r2
 8001448:	606b      	str	r3, [r5, #4]
        ADC_STATE_CLR_SET(hadc->State,
 800144a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <HAL_ADC_PollForConversion+0xbc>)
 800144e:	401a      	ands	r2, r3
 8001450:	3304      	adds	r3, #4
 8001452:	33ff      	adds	r3, #255	@ 0xff
 8001454:	4313      	orrs	r3, r2
 8001456:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001458:	7e23      	ldrb	r3, [r4, #24]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d01e      	beq.n	800149c <HAL_ADC_PollForConversion+0xb4>
  return HAL_OK;
 800145e:	2000      	movs	r0, #0
 8001460:	e7d2      	b.n	8001408 <HAL_ADC_PollForConversion+0x20>
    if (Timeout != HAL_MAX_DELAY)
 8001462:	1c73      	adds	r3, r6, #1
 8001464:	d0d5      	beq.n	8001412 <HAL_ADC_PollForConversion+0x2a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001466:	f7ff fea5 	bl	80011b4 <HAL_GetTick>
 800146a:	9b01      	ldr	r3, [sp, #4]
 800146c:	1ac0      	subs	r0, r0, r3
 800146e:	42b0      	cmp	r0, r6
 8001470:	d908      	bls.n	8001484 <HAL_ADC_PollForConversion+0x9c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001472:	2304      	movs	r3, #4
 8001474:	6da2      	ldr	r2, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 8001476:	3454      	adds	r4, #84	@ 0x54
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001478:	4313      	orrs	r3, r2
 800147a:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 800147c:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800147e:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 8001480:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8001482:	e7c1      	b.n	8001408 <HAL_ADC_PollForConversion+0x20>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001484:	2e00      	cmp	r6, #0
 8001486:	d1c3      	bne.n	8001410 <HAL_ADC_PollForConversion+0x28>
 8001488:	e7f3      	b.n	8001472 <HAL_ADC_PollForConversion+0x8a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800148a:	2320      	movs	r3, #32
 800148c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800148e:	4313      	orrs	r3, r2
 8001490:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001492:	2301      	movs	r3, #1
 8001494:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001496:	4313      	orrs	r3, r2
 8001498:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800149a:	e7dd      	b.n	8001458 <HAL_ADC_PollForConversion+0x70>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800149c:	230c      	movs	r3, #12
 800149e:	602b      	str	r3, [r5, #0]
 80014a0:	e7dd      	b.n	800145e <HAL_ADC_PollForConversion+0x76>
 80014a2:	46c0      	nop			@ (mov r8, r8)
 80014a4:	fffffefe 	.word	0xfffffefe

080014a8 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80014a8:	6803      	ldr	r3, [r0, #0]
 80014aa:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 80014ac:	4770      	bx	lr
	...

080014b0 <HAL_ADC_ConfigChannel>:
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80014b0:	2300      	movs	r3, #0
{
 80014b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014b4:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 80014b6:	9303      	str	r3, [sp, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80014b8:	0003      	movs	r3, r0
{
 80014ba:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 80014bc:	3354      	adds	r3, #84	@ 0x54
 80014be:	781a      	ldrb	r2, [r3, #0]
{
 80014c0:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80014c2:	2002      	movs	r0, #2
 80014c4:	2a01      	cmp	r2, #1
 80014c6:	d04d      	beq.n	8001564 <HAL_ADC_ConfigChannel+0xb4>
 80014c8:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80014ca:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 80014cc:	701a      	strb	r2, [r3, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014ce:	6825      	ldr	r5, [r4, #0]
 80014d0:	0028      	movs	r0, r5
 80014d2:	f7ff fe75 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>
 80014d6:	2800      	cmp	r0, #0
 80014d8:	d000      	beq.n	80014dc <HAL_ADC_ConfigChannel+0x2c>
 80014da:	e0f9      	b.n	80016d0 <HAL_ADC_ConfigChannel+0x220>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80014dc:	9b00      	ldr	r3, [sp, #0]
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80014de:	2204      	movs	r2, #4
    if (sConfig->Rank != ADC_RANK_NONE)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	2180      	movs	r1, #128	@ 0x80
 80014e4:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80014e6:	4397      	bics	r7, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 80014e8:	4662      	mov	r2, ip
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80014ea:	9b00      	ldr	r3, [sp, #0]
 80014ec:	0609      	lsls	r1, r1, #24
 80014ee:	681b      	ldr	r3, [r3, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80014f0:	2a02      	cmp	r2, #2
 80014f2:	d100      	bne.n	80014f6 <HAL_ADC_ConfigChannel+0x46>
 80014f4:	e0c7      	b.n	8001686 <HAL_ADC_ConfigChannel+0x1d6>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80014f6:	025a      	lsls	r2, r3, #9
 80014f8:	0a52      	lsrs	r2, r2, #9
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80014fa:	428f      	cmp	r7, r1
 80014fc:	d134      	bne.n	8001568 <HAL_ADC_ConfigChannel+0xb8>
 80014fe:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 8001500:	430a      	orrs	r2, r1
 8001502:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 8001504:	9a00      	ldr	r2, [sp, #0]
 8001506:	6968      	ldr	r0, [r5, #20]
 8001508:	6892      	ldr	r2, [r2, #8]
 800150a:	0219      	lsls	r1, r3, #8
 800150c:	4e73      	ldr	r6, [pc, #460]	@ (80016dc <HAL_ADC_ConfigChannel+0x22c>)
 800150e:	400a      	ands	r2, r1
 8001510:	4032      	ands	r2, r6
 8001512:	4388      	bics	r0, r1
 8001514:	4302      	orrs	r2, r0
 8001516:	616a      	str	r2, [r5, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001518:	2b00      	cmp	r3, #0
 800151a:	da1f      	bge.n	800155c <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 800151c:	20c0      	movs	r0, #192	@ 0xc0
 800151e:	4a70      	ldr	r2, [pc, #448]	@ (80016e0 <HAL_ADC_ConfigChannel+0x230>)
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001520:	4970      	ldr	r1, [pc, #448]	@ (80016e4 <HAL_ADC_ConfigChannel+0x234>)
 8001522:	6815      	ldr	r5, [r2, #0]
 8001524:	0400      	lsls	r0, r0, #16
 8001526:	4028      	ands	r0, r5
 8001528:	428b      	cmp	r3, r1
 800152a:	d000      	beq.n	800152e <HAL_ADC_ConfigChannel+0x7e>
 800152c:	e09b      	b.n	8001666 <HAL_ADC_ConfigChannel+0x1b6>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800152e:	2180      	movs	r1, #128	@ 0x80
 8001530:	0409      	lsls	r1, r1, #16
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001532:	420d      	tst	r5, r1
 8001534:	d112      	bne.n	800155c <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001536:	6813      	ldr	r3, [r2, #0]
 8001538:	4d6b      	ldr	r5, [pc, #428]	@ (80016e8 <HAL_ADC_ConfigChannel+0x238>)
 800153a:	402b      	ands	r3, r5
 800153c:	4303      	orrs	r3, r0
 800153e:	4319      	orrs	r1, r3
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001540:	4b6a      	ldr	r3, [pc, #424]	@ (80016ec <HAL_ADC_ConfigChannel+0x23c>)
 8001542:	6011      	str	r1, [r2, #0]
 8001544:	6818      	ldr	r0, [r3, #0]
 8001546:	496a      	ldr	r1, [pc, #424]	@ (80016f0 <HAL_ADC_ConfigChannel+0x240>)
 8001548:	f7fe fdf2 	bl	8000130 <__udivsi3>
 800154c:	230c      	movs	r3, #12
 800154e:	4343      	muls	r3, r0
 8001550:	3301      	adds	r3, #1
          while (wait_loop_index != 0UL)
          {
            wait_loop_index--;
 8001552:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8001554:	9b03      	ldr	r3, [sp, #12]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d000      	beq.n	800155c <HAL_ADC_ConfigChannel+0xac>
 800155a:	e081      	b.n	8001660 <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800155c:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800155e:	2300      	movs	r3, #0
 8001560:	3454      	adds	r4, #84	@ 0x54
 8001562:	7023      	strb	r3, [r4, #0]

  /* Return function status */
  return tmp_hal_status;
}
 8001564:	b005      	add	sp, #20
 8001566:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001568:	211f      	movs	r1, #31
 800156a:	4667      	mov	r7, ip
 800156c:	400f      	ands	r7, r1
 800156e:	3910      	subs	r1, #16
 8001570:	40b9      	lsls	r1, r7
 8001572:	43ce      	mvns	r6, r1
 8001574:	9601      	str	r6, [sp, #4]
 8001576:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 8001578:	438e      	bics	r6, r1
 800157a:	0031      	movs	r1, r6
 800157c:	2a00      	cmp	r2, #0
 800157e:	d112      	bne.n	80015a6 <HAL_ADC_ConfigChannel+0xf6>
 8001580:	0e98      	lsrs	r0, r3, #26
 8001582:	321f      	adds	r2, #31
 8001584:	4010      	ands	r0, r2
 8001586:	40b8      	lsls	r0, r7
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001588:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800158a:	4308      	orrs	r0, r1
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800158c:	0892      	lsrs	r2, r2, #2
 800158e:	69e1      	ldr	r1, [r4, #28]
 8001590:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001592:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001594:	428a      	cmp	r2, r1
 8001596:	d8b5      	bhi.n	8001504 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 8001598:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800159a:	9801      	ldr	r0, [sp, #4]
 800159c:	009a      	lsls	r2, r3, #2
 800159e:	0f12      	lsrs	r2, r2, #28
 80015a0:	40ba      	lsls	r2, r7
 80015a2:	4001      	ands	r1, r0
 80015a4:	e7ac      	b.n	8001500 <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80015a6:	2201      	movs	r2, #1
 80015a8:	4213      	tst	r3, r2
 80015aa:	d1ec      	bne.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 80015ac:	1892      	adds	r2, r2, r2
 80015ae:	4213      	tst	r3, r2
 80015b0:	d12c      	bne.n	800160c <HAL_ADC_ConfigChannel+0x15c>
 80015b2:	2604      	movs	r6, #4
 80015b4:	4233      	tst	r3, r6
 80015b6:	d12b      	bne.n	8001610 <HAL_ADC_ConfigChannel+0x160>
 80015b8:	071a      	lsls	r2, r3, #28
 80015ba:	d42b      	bmi.n	8001614 <HAL_ADC_ConfigChannel+0x164>
 80015bc:	06da      	lsls	r2, r3, #27
 80015be:	d42b      	bmi.n	8001618 <HAL_ADC_ConfigChannel+0x168>
 80015c0:	069a      	lsls	r2, r3, #26
 80015c2:	d42b      	bmi.n	800161c <HAL_ADC_ConfigChannel+0x16c>
 80015c4:	065a      	lsls	r2, r3, #25
 80015c6:	d42b      	bmi.n	8001620 <HAL_ADC_ConfigChannel+0x170>
 80015c8:	061a      	lsls	r2, r3, #24
 80015ca:	d42b      	bmi.n	8001624 <HAL_ADC_ConfigChannel+0x174>
 80015cc:	05da      	lsls	r2, r3, #23
 80015ce:	d42b      	bmi.n	8001628 <HAL_ADC_ConfigChannel+0x178>
 80015d0:	059a      	lsls	r2, r3, #22
 80015d2:	d42b      	bmi.n	800162c <HAL_ADC_ConfigChannel+0x17c>
 80015d4:	055a      	lsls	r2, r3, #21
 80015d6:	d42b      	bmi.n	8001630 <HAL_ADC_ConfigChannel+0x180>
 80015d8:	051a      	lsls	r2, r3, #20
 80015da:	d42b      	bmi.n	8001634 <HAL_ADC_ConfigChannel+0x184>
 80015dc:	04da      	lsls	r2, r3, #19
 80015de:	d42b      	bmi.n	8001638 <HAL_ADC_ConfigChannel+0x188>
 80015e0:	049a      	lsls	r2, r3, #18
 80015e2:	d42b      	bmi.n	800163c <HAL_ADC_ConfigChannel+0x18c>
 80015e4:	045a      	lsls	r2, r3, #17
 80015e6:	d42b      	bmi.n	8001640 <HAL_ADC_ConfigChannel+0x190>
 80015e8:	041a      	lsls	r2, r3, #16
 80015ea:	d42b      	bmi.n	8001644 <HAL_ADC_ConfigChannel+0x194>
 80015ec:	03da      	lsls	r2, r3, #15
 80015ee:	d42b      	bmi.n	8001648 <HAL_ADC_ConfigChannel+0x198>
 80015f0:	039a      	lsls	r2, r3, #14
 80015f2:	d42b      	bmi.n	800164c <HAL_ADC_ConfigChannel+0x19c>
 80015f4:	035a      	lsls	r2, r3, #13
 80015f6:	d42b      	bmi.n	8001650 <HAL_ADC_ConfigChannel+0x1a0>
 80015f8:	031a      	lsls	r2, r3, #12
 80015fa:	d42b      	bmi.n	8001654 <HAL_ADC_ConfigChannel+0x1a4>
 80015fc:	02da      	lsls	r2, r3, #11
 80015fe:	d42b      	bmi.n	8001658 <HAL_ADC_ConfigChannel+0x1a8>
 8001600:	029a      	lsls	r2, r3, #10
 8001602:	d42b      	bmi.n	800165c <HAL_ADC_ConfigChannel+0x1ac>
 8001604:	025a      	lsls	r2, r3, #9
 8001606:	d5be      	bpl.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001608:	2016      	movs	r0, #22
 800160a:	e7bc      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 800160c:	2001      	movs	r0, #1
 800160e:	e7ba      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001610:	0010      	movs	r0, r2
 8001612:	e7b8      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001614:	2003      	movs	r0, #3
 8001616:	e7b6      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001618:	2004      	movs	r0, #4
 800161a:	e7b4      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 800161c:	2005      	movs	r0, #5
 800161e:	e7b2      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001620:	2006      	movs	r0, #6
 8001622:	e7b0      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001624:	2007      	movs	r0, #7
 8001626:	e7ae      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001628:	2008      	movs	r0, #8
 800162a:	e7ac      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 800162c:	2009      	movs	r0, #9
 800162e:	e7aa      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001630:	200a      	movs	r0, #10
 8001632:	e7a8      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001634:	200b      	movs	r0, #11
 8001636:	e7a6      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001638:	200c      	movs	r0, #12
 800163a:	e7a4      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 800163c:	200d      	movs	r0, #13
 800163e:	e7a2      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001640:	200e      	movs	r0, #14
 8001642:	e7a0      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001644:	200f      	movs	r0, #15
 8001646:	e79e      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001648:	2010      	movs	r0, #16
 800164a:	e79c      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 800164c:	2011      	movs	r0, #17
 800164e:	e79a      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001650:	2012      	movs	r0, #18
 8001652:	e798      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001654:	2013      	movs	r0, #19
 8001656:	e796      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 8001658:	2014      	movs	r0, #20
 800165a:	e794      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
 800165c:	2015      	movs	r0, #21
 800165e:	e792      	b.n	8001586 <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 8001660:	9b03      	ldr	r3, [sp, #12]
 8001662:	3b01      	subs	r3, #1
 8001664:	e775      	b.n	8001552 <HAL_ADC_ConfigChannel+0xa2>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001666:	4923      	ldr	r1, [pc, #140]	@ (80016f4 <HAL_ADC_ConfigChannel+0x244>)
 8001668:	428b      	cmp	r3, r1
 800166a:	d000      	beq.n	800166e <HAL_ADC_ConfigChannel+0x1be>
 800166c:	e776      	b.n	800155c <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800166e:	2180      	movs	r1, #128	@ 0x80
 8001670:	03c9      	lsls	r1, r1, #15
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001672:	420d      	tst	r5, r1
 8001674:	d000      	beq.n	8001678 <HAL_ADC_ConfigChannel+0x1c8>
 8001676:	e771      	b.n	800155c <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001678:	6813      	ldr	r3, [r2, #0]
 800167a:	4d1b      	ldr	r5, [pc, #108]	@ (80016e8 <HAL_ADC_ConfigChannel+0x238>)
 800167c:	402b      	ands	r3, r5
 800167e:	4303      	orrs	r3, r0
 8001680:	4319      	orrs	r1, r3
 8001682:	6011      	str	r1, [r2, #0]
}
 8001684:	e76a      	b.n	800155c <HAL_ADC_ConfigChannel+0xac>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001686:	428f      	cmp	r7, r1
 8001688:	d104      	bne.n	8001694 <HAL_ADC_ConfigChannel+0x1e4>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800168a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800168c:	0259      	lsls	r1, r3, #9
 800168e:	0a49      	lsrs	r1, r1, #9
 8001690:	438a      	bics	r2, r1
 8001692:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001694:	2b00      	cmp	r3, #0
 8001696:	db00      	blt.n	800169a <HAL_ADC_ConfigChannel+0x1ea>
 8001698:	e760      	b.n	800155c <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 800169a:	4911      	ldr	r1, [pc, #68]	@ (80016e0 <HAL_ADC_ConfigChannel+0x230>)
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800169c:	4811      	ldr	r0, [pc, #68]	@ (80016e4 <HAL_ADC_ConfigChannel+0x234>)
 800169e:	680a      	ldr	r2, [r1, #0]
 80016a0:	4283      	cmp	r3, r0
 80016a2:	d108      	bne.n	80016b6 <HAL_ADC_ConfigChannel+0x206>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80016a4:	2380      	movs	r3, #128	@ 0x80
 80016a6:	03db      	lsls	r3, r3, #15
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80016a8:	6808      	ldr	r0, [r1, #0]
 80016aa:	4013      	ands	r3, r2
 80016ac:	4a0e      	ldr	r2, [pc, #56]	@ (80016e8 <HAL_ADC_ConfigChannel+0x238>)
 80016ae:	4002      	ands	r2, r0
 80016b0:	4313      	orrs	r3, r2
 80016b2:	600b      	str	r3, [r1, #0]
}
 80016b4:	e752      	b.n	800155c <HAL_ADC_ConfigChannel+0xac>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80016b6:	480f      	ldr	r0, [pc, #60]	@ (80016f4 <HAL_ADC_ConfigChannel+0x244>)
 80016b8:	4283      	cmp	r3, r0
 80016ba:	d000      	beq.n	80016be <HAL_ADC_ConfigChannel+0x20e>
 80016bc:	e74e      	b.n	800155c <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80016be:	2080      	movs	r0, #128	@ 0x80
 80016c0:	0400      	lsls	r0, r0, #16
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80016c2:	680b      	ldr	r3, [r1, #0]
 80016c4:	4002      	ands	r2, r0
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <HAL_ADC_ConfigChannel+0x238>)
 80016c8:	4003      	ands	r3, r0
 80016ca:	431a      	orrs	r2, r3
 80016cc:	600a      	str	r2, [r1, #0]
}
 80016ce:	e745      	b.n	800155c <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016d0:	2320      	movs	r3, #32
 80016d2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80016d4:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016d6:	4313      	orrs	r3, r2
 80016d8:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80016da:	e740      	b.n	800155e <HAL_ADC_ConfigChannel+0xae>
 80016dc:	7fffff00 	.word	0x7fffff00
 80016e0:	40012708 	.word	0x40012708
 80016e4:	a4000200 	.word	0xa4000200
 80016e8:	ff3fffff 	.word	0xff3fffff
 80016ec:	20000008 	.word	0x20000008
 80016f0:	00030d40 	.word	0x00030d40
 80016f4:	a8000400 	.word	0xa8000400

080016f8 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80016f8:	2300      	movs	r3, #0
{
 80016fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016fc:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 80016fe:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001700:	6891      	ldr	r1, [r2, #8]
 8001702:	3301      	adds	r3, #1
{
 8001704:	0004      	movs	r4, r0
 8001706:	4219      	tst	r1, r3
 8001708:	d001      	beq.n	800170e <ADC_Enable+0x16>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800170a:	2000      	movs	r0, #0
}
 800170c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800170e:	6890      	ldr	r0, [r2, #8]
 8001710:	4920      	ldr	r1, [pc, #128]	@ (8001794 <ADC_Enable+0x9c>)
 8001712:	4208      	tst	r0, r1
 8001714:	d008      	beq.n	8001728 <ADC_Enable+0x30>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001716:	2210      	movs	r2, #16
 8001718:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800171a:	430a      	orrs	r2, r1
 800171c:	65a2      	str	r2, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800171e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001720:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8001722:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001724:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8001726:	e7f1      	b.n	800170c <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8001728:	6891      	ldr	r1, [r2, #8]
 800172a:	4f1b      	ldr	r7, [pc, #108]	@ (8001798 <ADC_Enable+0xa0>)
 800172c:	4039      	ands	r1, r7
 800172e:	430b      	orrs	r3, r1
 8001730:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001732:	4b1a      	ldr	r3, [pc, #104]	@ (800179c <ADC_Enable+0xa4>)
 8001734:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001736:	021b      	lsls	r3, r3, #8
 8001738:	d41d      	bmi.n	8001776 <ADC_Enable+0x7e>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800173a:	7e63      	ldrb	r3, [r4, #25]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d0e4      	beq.n	800170a <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 8001740:	f7ff fd38 	bl	80011b4 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001744:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 8001746:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001748:	6822      	ldr	r2, [r4, #0]
 800174a:	6813      	ldr	r3, [r2, #0]
 800174c:	422b      	tst	r3, r5
 800174e:	d1dc      	bne.n	800170a <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001750:	6893      	ldr	r3, [r2, #8]
 8001752:	422b      	tst	r3, r5
 8001754:	d103      	bne.n	800175e <ADC_Enable+0x66>
  MODIFY_REG(ADCx->CR,
 8001756:	6893      	ldr	r3, [r2, #8]
 8001758:	403b      	ands	r3, r7
 800175a:	432b      	orrs	r3, r5
 800175c:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800175e:	f7ff fd29 	bl	80011b4 <HAL_GetTick>
 8001762:	1b80      	subs	r0, r0, r6
 8001764:	2802      	cmp	r0, #2
 8001766:	d9ef      	bls.n	8001748 <ADC_Enable+0x50>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001768:	2310      	movs	r3, #16
 800176a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800176c:	4313      	orrs	r3, r2
 800176e:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001770:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001772:	2301      	movs	r3, #1
 8001774:	e7d4      	b.n	8001720 <ADC_Enable+0x28>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001776:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <ADC_Enable+0xa8>)
 8001778:	490a      	ldr	r1, [pc, #40]	@ (80017a4 <ADC_Enable+0xac>)
 800177a:	6818      	ldr	r0, [r3, #0]
 800177c:	f7fe fcd8 	bl	8000130 <__udivsi3>
 8001780:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001782:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8001784:	9b01      	ldr	r3, [sp, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d0d7      	beq.n	800173a <ADC_Enable+0x42>
        wait_loop_index--;
 800178a:	9b01      	ldr	r3, [sp, #4]
 800178c:	3b01      	subs	r3, #1
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	e7f8      	b.n	8001784 <ADC_Enable+0x8c>
 8001792:	46c0      	nop			@ (mov r8, r8)
 8001794:	80000017 	.word	0x80000017
 8001798:	7fffffe8 	.word	0x7fffffe8
 800179c:	40012708 	.word	0x40012708
 80017a0:	20000008 	.word	0x20000008
 80017a4:	00030d40 	.word	0x00030d40

080017a8 <HAL_ADC_Start>:
{
 80017a8:	b570      	push	{r4, r5, r6, lr}
 80017aa:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017ac:	6800      	ldr	r0, [r0, #0]
 80017ae:	f7ff fd07 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>
 80017b2:	0006      	movs	r6, r0
    __HAL_LOCK(hadc);
 80017b4:	2002      	movs	r0, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017b6:	2e00      	cmp	r6, #0
 80017b8:	d11d      	bne.n	80017f6 <HAL_ADC_Start+0x4e>
    __HAL_LOCK(hadc);
 80017ba:	0025      	movs	r5, r4
 80017bc:	3554      	adds	r5, #84	@ 0x54
 80017be:	782b      	ldrb	r3, [r5, #0]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d018      	beq.n	80017f6 <HAL_ADC_Start+0x4e>
 80017c4:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80017c6:	0020      	movs	r0, r4
    __HAL_LOCK(hadc);
 80017c8:	702b      	strb	r3, [r5, #0]
    tmp_hal_status = ADC_Enable(hadc);
 80017ca:	f7ff ff95 	bl	80016f8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80017ce:	2800      	cmp	r0, #0
 80017d0:	d112      	bne.n	80017f8 <HAL_ADC_Start+0x50>
      ADC_STATE_CLR_SET(hadc->State,
 80017d2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80017d4:	4b09      	ldr	r3, [pc, #36]	@ (80017fc <HAL_ADC_Start+0x54>)
 80017d6:	401a      	ands	r2, r3
 80017d8:	2380      	movs	r3, #128	@ 0x80
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017de:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 80017e0:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017e2:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 80017e4:	65e0      	str	r0, [r4, #92]	@ 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017e6:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80017e8:	7028      	strb	r0, [r5, #0]
  MODIFY_REG(ADCx->CR,
 80017ea:	6899      	ldr	r1, [r3, #8]
 80017ec:	4a04      	ldr	r2, [pc, #16]	@ (8001800 <HAL_ADC_Start+0x58>)
 80017ee:	4011      	ands	r1, r2
 80017f0:	2204      	movs	r2, #4
 80017f2:	430a      	orrs	r2, r1
 80017f4:	609a      	str	r2, [r3, #8]
}
 80017f6:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80017f8:	702e      	strb	r6, [r5, #0]
 80017fa:	e7fc      	b.n	80017f6 <HAL_ADC_Start+0x4e>
 80017fc:	fffff0fe 	.word	0xfffff0fe
 8001800:	7fffffe8 	.word	0x7fffffe8

08001804 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001804:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001806:	24ff      	movs	r4, #255	@ 0xff
 8001808:	2203      	movs	r2, #3
 800180a:	000b      	movs	r3, r1
 800180c:	0021      	movs	r1, r4
 800180e:	4002      	ands	r2, r0
 8001810:	00d2      	lsls	r2, r2, #3
 8001812:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001814:	019b      	lsls	r3, r3, #6
 8001816:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001818:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800181a:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 800181c:	2800      	cmp	r0, #0
 800181e:	db0a      	blt.n	8001836 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001820:	24c0      	movs	r4, #192	@ 0xc0
 8001822:	4a0b      	ldr	r2, [pc, #44]	@ (8001850 <HAL_NVIC_SetPriority+0x4c>)
 8001824:	0880      	lsrs	r0, r0, #2
 8001826:	0080      	lsls	r0, r0, #2
 8001828:	1880      	adds	r0, r0, r2
 800182a:	00a4      	lsls	r4, r4, #2
 800182c:	5902      	ldr	r2, [r0, r4]
 800182e:	400a      	ands	r2, r1
 8001830:	4313      	orrs	r3, r2
 8001832:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001834:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001836:	220f      	movs	r2, #15
 8001838:	4010      	ands	r0, r2
 800183a:	3808      	subs	r0, #8
 800183c:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <HAL_NVIC_SetPriority+0x50>)
 800183e:	0880      	lsrs	r0, r0, #2
 8001840:	0080      	lsls	r0, r0, #2
 8001842:	1880      	adds	r0, r0, r2
 8001844:	69c2      	ldr	r2, [r0, #28]
 8001846:	4011      	ands	r1, r2
 8001848:	4319      	orrs	r1, r3
 800184a:	61c1      	str	r1, [r0, #28]
 800184c:	e7f2      	b.n	8001834 <HAL_NVIC_SetPriority+0x30>
 800184e:	46c0      	nop			@ (mov r8, r8)
 8001850:	e000e100 	.word	0xe000e100
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001858:	2800      	cmp	r0, #0
 800185a:	db05      	blt.n	8001868 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800185c:	231f      	movs	r3, #31
 800185e:	4018      	ands	r0, r3
 8001860:	3b1e      	subs	r3, #30
 8001862:	4083      	lsls	r3, r0
 8001864:	4a01      	ldr	r2, [pc, #4]	@ (800186c <HAL_NVIC_EnableIRQ+0x14>)
 8001866:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001868:	4770      	bx	lr
 800186a:	46c0      	nop			@ (mov r8, r8)
 800186c:	e000e100 	.word	0xe000e100

08001870 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001870:	2280      	movs	r2, #128	@ 0x80
 8001872:	1e43      	subs	r3, r0, #1
 8001874:	0452      	lsls	r2, r2, #17
    return (1UL);                                                   /* Reload value impossible */
 8001876:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001878:	4293      	cmp	r3, r2
 800187a:	d20d      	bcs.n	8001898 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800187c:	21c0      	movs	r1, #192	@ 0xc0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800187e:	4a07      	ldr	r2, [pc, #28]	@ (800189c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001880:	4807      	ldr	r0, [pc, #28]	@ (80018a0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001882:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001884:	6a03      	ldr	r3, [r0, #32]
 8001886:	0609      	lsls	r1, r1, #24
 8001888:	021b      	lsls	r3, r3, #8
 800188a:	0a1b      	lsrs	r3, r3, #8
 800188c:	430b      	orrs	r3, r1
 800188e:	6203      	str	r3, [r0, #32]
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001890:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001892:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001894:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001896:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001898:	4770      	bx	lr
 800189a:	46c0      	nop			@ (mov r8, r8)
 800189c:	e000e010 	.word	0xe000e010
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	469c      	mov	ip, r3
{
 80018a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018aa:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80018ac:	680b      	ldr	r3, [r1, #0]
 80018ae:	4664      	mov	r4, ip
 80018b0:	001a      	movs	r2, r3
 80018b2:	40e2      	lsrs	r2, r4
 80018b4:	d101      	bne.n	80018ba <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 80018b6:	b005      	add	sp, #20
 80018b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80018ba:	4662      	mov	r2, ip
 80018bc:	2601      	movs	r6, #1
 80018be:	4096      	lsls	r6, r2
 80018c0:	001a      	movs	r2, r3
 80018c2:	4032      	ands	r2, r6
 80018c4:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 80018c6:	4233      	tst	r3, r6
 80018c8:	d100      	bne.n	80018cc <HAL_GPIO_Init+0x28>
 80018ca:	e084      	b.n	80019d6 <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018cc:	684f      	ldr	r7, [r1, #4]
 80018ce:	2310      	movs	r3, #16
 80018d0:	003d      	movs	r5, r7
 80018d2:	439d      	bics	r5, r3
 80018d4:	9503      	str	r5, [sp, #12]
 80018d6:	2d02      	cmp	r5, #2
 80018d8:	d114      	bne.n	8001904 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 80018da:	4663      	mov	r3, ip
 80018dc:	08da      	lsrs	r2, r3, #3
 80018de:	0092      	lsls	r2, r2, #2
 80018e0:	1882      	adds	r2, r0, r2
 80018e2:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80018e4:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 80018e6:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80018e8:	4663      	mov	r3, ip
 80018ea:	401c      	ands	r4, r3
 80018ec:	230f      	movs	r3, #15
 80018ee:	00a4      	lsls	r4, r4, #2
 80018f0:	40a3      	lsls	r3, r4
 80018f2:	439d      	bics	r5, r3
 80018f4:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80018f6:	250f      	movs	r5, #15
 80018f8:	690b      	ldr	r3, [r1, #16]
 80018fa:	402b      	ands	r3, r5
 80018fc:	40a3      	lsls	r3, r4
 80018fe:	9c02      	ldr	r4, [sp, #8]
 8001900:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 8001902:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 8001904:	4663      	mov	r3, ip
 8001906:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001908:	2303      	movs	r3, #3
 800190a:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 800190c:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800190e:	43dd      	mvns	r5, r3
 8001910:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001912:	2303      	movs	r3, #3
 8001914:	403b      	ands	r3, r7
 8001916:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001918:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800191a:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800191c:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800191e:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 8001920:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001922:	2d01      	cmp	r5, #1
 8001924:	d95a      	bls.n	80019dc <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001926:	2f03      	cmp	r7, #3
 8001928:	d055      	beq.n	80019d6 <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 800192a:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800192c:	9b02      	ldr	r3, [sp, #8]
 800192e:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001930:	688b      	ldr	r3, [r1, #8]
 8001932:	4093      	lsls	r3, r2
 8001934:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8001936:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001938:	2380      	movs	r3, #128	@ 0x80
 800193a:	055b      	lsls	r3, r3, #21
 800193c:	421f      	tst	r7, r3
 800193e:	d04a      	beq.n	80019d6 <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 8001940:	4663      	mov	r3, ip
 8001942:	089a      	lsrs	r2, r3, #2
 8001944:	4b2d      	ldr	r3, [pc, #180]	@ (80019fc <HAL_GPIO_Init+0x158>)
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800194a:	2403      	movs	r4, #3
 800194c:	4663      	mov	r3, ip
 800194e:	401c      	ands	r4, r3
 8001950:	230f      	movs	r3, #15
 8001952:	00e4      	lsls	r4, r4, #3
 8001954:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001956:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8001958:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800195a:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800195c:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800195e:	2300      	movs	r3, #0
 8001960:	42b0      	cmp	r0, r6
 8001962:	d010      	beq.n	8001986 <HAL_GPIO_Init+0xe2>
 8001964:	4e26      	ldr	r6, [pc, #152]	@ (8001a00 <HAL_GPIO_Init+0x15c>)
 8001966:	3301      	adds	r3, #1
 8001968:	42b0      	cmp	r0, r6
 800196a:	d00c      	beq.n	8001986 <HAL_GPIO_Init+0xe2>
 800196c:	4e25      	ldr	r6, [pc, #148]	@ (8001a04 <HAL_GPIO_Init+0x160>)
 800196e:	3301      	adds	r3, #1
 8001970:	42b0      	cmp	r0, r6
 8001972:	d008      	beq.n	8001986 <HAL_GPIO_Init+0xe2>
 8001974:	4e24      	ldr	r6, [pc, #144]	@ (8001a08 <HAL_GPIO_Init+0x164>)
 8001976:	3301      	adds	r3, #1
 8001978:	42b0      	cmp	r0, r6
 800197a:	d004      	beq.n	8001986 <HAL_GPIO_Init+0xe2>
 800197c:	4b23      	ldr	r3, [pc, #140]	@ (8001a0c <HAL_GPIO_Init+0x168>)
 800197e:	18c3      	adds	r3, r0, r3
 8001980:	1e5e      	subs	r6, r3, #1
 8001982:	41b3      	sbcs	r3, r6
 8001984:	3305      	adds	r3, #5
 8001986:	40a3      	lsls	r3, r4
 8001988:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 800198a:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 800198c:	4b20      	ldr	r3, [pc, #128]	@ (8001a10 <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 800198e:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 8001990:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 8001992:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001994:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8001996:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001998:	03fe      	lsls	r6, r7, #15
 800199a:	d401      	bmi.n	80019a0 <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 800199c:	002c      	movs	r4, r5
 800199e:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 80019a0:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 80019a2:	4c1c      	ldr	r4, [pc, #112]	@ (8001a14 <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 80019a4:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 80019a6:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 80019a8:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019aa:	03be      	lsls	r6, r7, #14
 80019ac:	d401      	bmi.n	80019b2 <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 80019ae:	4013      	ands	r3, r2
 80019b0:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 80019b2:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_GPIO_Init+0x158>)
 80019b4:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 80019b6:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 80019b8:	9c01      	ldr	r4, [sp, #4]
 80019ba:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019bc:	02fe      	lsls	r6, r7, #11
 80019be:	d401      	bmi.n	80019c4 <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 80019c0:	002c      	movs	r4, r5
 80019c2:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 80019c4:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 80019c6:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 80019c8:	9d01      	ldr	r5, [sp, #4]
 80019ca:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019cc:	02bf      	lsls	r7, r7, #10
 80019ce:	d401      	bmi.n	80019d4 <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 80019d0:	4014      	ands	r4, r2
 80019d2:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 80019d4:	605d      	str	r5, [r3, #4]
    position++;
 80019d6:	2301      	movs	r3, #1
 80019d8:	449c      	add	ip, r3
 80019da:	e767      	b.n	80018ac <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 80019dc:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019de:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019e0:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019e2:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019e4:	68cb      	ldr	r3, [r1, #12]
 80019e6:	4093      	lsls	r3, r2
 80019e8:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 80019ea:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019ec:	093b      	lsrs	r3, r7, #4
 80019ee:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 80019f0:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019f2:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019f4:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 80019f6:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80019f8:	e797      	b.n	800192a <HAL_GPIO_Init+0x86>
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	40021800 	.word	0x40021800
 8001a00:	50000400 	.word	0x50000400
 8001a04:	50000800 	.word	0x50000800
 8001a08:	50000c00 	.word	0x50000c00
 8001a0c:	afffec00 	.word	0xafffec00
 8001a10:	40021804 	.word	0x40021804
 8001a14:	40021808 	.word	0x40021808

08001a18 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001a18:	6900      	ldr	r0, [r0, #16]
 8001a1a:	4008      	ands	r0, r1
 8001a1c:	1e43      	subs	r3, r0, #1
 8001a1e:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001a20:	b2c0      	uxtb	r0, r0
}
 8001a22:	4770      	bx	lr

08001a24 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a24:	2a00      	cmp	r2, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a28:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a2a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a2c:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001a2e:	e7fc      	b.n	8001a2a <HAL_GPIO_WritePin+0x6>

08001a30 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	699a      	ldr	r2, [r3, #24]
 8001a34:	0792      	lsls	r2, r2, #30
 8001a36:	d501      	bpl.n	8001a3c <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001a38:	2200      	movs	r2, #0
 8001a3a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	6999      	ldr	r1, [r3, #24]
 8001a40:	4211      	tst	r1, r2
 8001a42:	d102      	bne.n	8001a4a <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001a44:	6999      	ldr	r1, [r3, #24]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	619a      	str	r2, [r3, #24]
  }
}
 8001a4a:	4770      	bx	lr

08001a4c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001a4c:	b530      	push	{r4, r5, lr}
 8001a4e:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001a50:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001a52:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001a54:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001a56:	0589      	lsls	r1, r1, #22
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <I2C_TransferConfig+0x28>)
 8001a5e:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001a60:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001a62:	0d64      	lsrs	r4, r4, #21
 8001a64:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001a66:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001a68:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001a6a:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001a6c:	432a      	orrs	r2, r5
 8001a6e:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001a70:	bd30      	pop	{r4, r5, pc}
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	03ff63ff 	.word	0x03ff63ff

08001a78 <I2C_IsErrorOccurred>:
{
 8001a78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001a7a:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8001a7c:	6802      	ldr	r2, [r0, #0]
{
 8001a7e:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8001a80:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001a82:	2310      	movs	r3, #16
 8001a84:	000f      	movs	r7, r1
{
 8001a86:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001a88:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8001a8a:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001a8c:	4219      	tst	r1, r3
 8001a8e:	d00d      	beq.n	8001aac <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8001a90:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a92:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8001a94:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001a96:	6823      	ldr	r3, [r4, #0]
 8001a98:	2120      	movs	r1, #32
 8001a9a:	699a      	ldr	r2, [r3, #24]
 8001a9c:	420a      	tst	r2, r1
 8001a9e:	d15f      	bne.n	8001b60 <I2C_IsErrorOccurred+0xe8>
 8001aa0:	2f00      	cmp	r7, #0
 8001aa2:	d031      	beq.n	8001b08 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8001aa4:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8001aa6:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8001aa8:	9b01      	ldr	r3, [sp, #4]
 8001aaa:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001aac:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8001aae:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001ab0:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8001ab2:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001ab4:	4213      	tst	r3, r2
 8001ab6:	d002      	beq.n	8001abe <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8001ab8:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001aba:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001abc:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001abe:	2280      	movs	r2, #128	@ 0x80
 8001ac0:	00d2      	lsls	r2, r2, #3
 8001ac2:	4213      	tst	r3, r2
 8001ac4:	d003      	beq.n	8001ace <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8001ac6:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8001ac8:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8001aca:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001acc:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001ace:	2280      	movs	r2, #128	@ 0x80
 8001ad0:	0092      	lsls	r2, r2, #2
 8001ad2:	4213      	tst	r3, r2
 8001ad4:	d049      	beq.n	8001b6a <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ad6:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ad8:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ada:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8001adc:	0020      	movs	r0, r4
 8001ade:	f7ff ffa7 	bl	8001a30 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001ae2:	686b      	ldr	r3, [r5, #4]
 8001ae4:	4a22      	ldr	r2, [pc, #136]	@ (8001b70 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8001ae6:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001ae8:	4013      	ands	r3, r2
 8001aea:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8001aec:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001aee:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8001af0:	433b      	orrs	r3, r7
 8001af2:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001af4:	0023      	movs	r3, r4
 8001af6:	3341      	adds	r3, #65	@ 0x41
 8001af8:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001afa:	0022      	movs	r2, r4
 8001afc:	2300      	movs	r3, #0
 8001afe:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8001b00:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b02:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001b04:	7023      	strb	r3, [r4, #0]
 8001b06:	e032      	b.n	8001b6e <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8001b08:	1c72      	adds	r2, r6, #1
 8001b0a:	d0c5      	beq.n	8001a98 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001b0c:	f7ff fb52 	bl	80011b4 <HAL_GetTick>
 8001b10:	1b40      	subs	r0, r0, r5
 8001b12:	42b0      	cmp	r0, r6
 8001b14:	d801      	bhi.n	8001b1a <I2C_IsErrorOccurred+0xa2>
 8001b16:	2e00      	cmp	r6, #0
 8001b18:	d1bd      	bne.n	8001a96 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8001b1a:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001b1c:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8001b1e:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001b20:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8001b22:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001b24:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8001b26:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001b28:	0412      	lsls	r2, r2, #16
 8001b2a:	d50b      	bpl.n	8001b44 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001b2c:	2280      	movs	r2, #128	@ 0x80
 8001b2e:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001b30:	4210      	tst	r0, r2
 8001b32:	d107      	bne.n	8001b44 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8001b34:	2920      	cmp	r1, #32
 8001b36:	d005      	beq.n	8001b44 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001b38:	6859      	ldr	r1, [r3, #4]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8001b3e:	f7ff fb39 	bl	80011b4 <HAL_GetTick>
 8001b42:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b44:	2220      	movs	r2, #32
 8001b46:	6823      	ldr	r3, [r4, #0]
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	4213      	tst	r3, r2
 8001b4c:	d1a3      	bne.n	8001a96 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001b4e:	f7ff fb31 	bl	80011b4 <HAL_GetTick>
 8001b52:	1b40      	subs	r0, r0, r5
 8001b54:	2819      	cmp	r0, #25
 8001b56:	d9f5      	bls.n	8001b44 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001b58:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8001b5a:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001b5c:	9301      	str	r3, [sp, #4]
 8001b5e:	e79a      	b.n	8001a96 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8001b60:	2f00      	cmp	r7, #0
 8001b62:	d19f      	bne.n	8001aa4 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b64:	2220      	movs	r2, #32
 8001b66:	61da      	str	r2, [r3, #28]
 8001b68:	e79c      	b.n	8001aa4 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8001b6a:	2800      	cmp	r0, #0
 8001b6c:	d1b6      	bne.n	8001adc <I2C_IsErrorOccurred+0x64>
}
 8001b6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001b70:	fe00e800 	.word	0xfe00e800

08001b74 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b76:	0004      	movs	r4, r0
 8001b78:	000d      	movs	r5, r1
 8001b7a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b7c:	2702      	movs	r7, #2
 8001b7e:	6823      	ldr	r3, [r4, #0]
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	423b      	tst	r3, r7
 8001b84:	d001      	beq.n	8001b8a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8001b86:	2000      	movs	r0, #0
 8001b88:	e021      	b.n	8001bce <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b8a:	0032      	movs	r2, r6
 8001b8c:	0029      	movs	r1, r5
 8001b8e:	0020      	movs	r0, r4
 8001b90:	f7ff ff72 	bl	8001a78 <I2C_IsErrorOccurred>
 8001b94:	2800      	cmp	r0, #0
 8001b96:	d119      	bne.n	8001bcc <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8001b98:	1c6b      	adds	r3, r5, #1
 8001b9a:	d0f0      	beq.n	8001b7e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b9c:	f7ff fb0a 	bl	80011b4 <HAL_GetTick>
 8001ba0:	1b80      	subs	r0, r0, r6
 8001ba2:	42a8      	cmp	r0, r5
 8001ba4:	d801      	bhi.n	8001baa <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8001ba6:	2d00      	cmp	r5, #0
 8001ba8:	d1e9      	bne.n	8001b7e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001baa:	6823      	ldr	r3, [r4, #0]
 8001bac:	6999      	ldr	r1, [r3, #24]
 8001bae:	2302      	movs	r3, #2
 8001bb0:	000a      	movs	r2, r1
 8001bb2:	401a      	ands	r2, r3
 8001bb4:	4219      	tst	r1, r3
 8001bb6:	d1e2      	bne.n	8001b7e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bb8:	2120      	movs	r1, #32
 8001bba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001bbc:	430b      	orrs	r3, r1
 8001bbe:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001bc0:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8001bc2:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8001bc4:	3341      	adds	r3, #65	@ 0x41
 8001bc6:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bc8:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8001bca:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001bcc:	2001      	movs	r0, #1
}
 8001bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001bd0 <I2C_WaitOnFlagUntilTimeout>:
{
 8001bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bd2:	0004      	movs	r4, r0
 8001bd4:	000d      	movs	r5, r1
 8001bd6:	0017      	movs	r7, r2
 8001bd8:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	402b      	ands	r3, r5
 8001be0:	1b5b      	subs	r3, r3, r5
 8001be2:	425a      	negs	r2, r3
 8001be4:	4153      	adcs	r3, r2
 8001be6:	42bb      	cmp	r3, r7
 8001be8:	d001      	beq.n	8001bee <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001bea:	2000      	movs	r0, #0
 8001bec:	e026      	b.n	8001c3c <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bee:	0031      	movs	r1, r6
 8001bf0:	0020      	movs	r0, r4
 8001bf2:	9a06      	ldr	r2, [sp, #24]
 8001bf4:	f7ff ff40 	bl	8001a78 <I2C_IsErrorOccurred>
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	d11e      	bne.n	8001c3a <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8001bfc:	1c73      	adds	r3, r6, #1
 8001bfe:	d0ec      	beq.n	8001bda <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c00:	f7ff fad8 	bl	80011b4 <HAL_GetTick>
 8001c04:	9b06      	ldr	r3, [sp, #24]
 8001c06:	1ac0      	subs	r0, r0, r3
 8001c08:	42b0      	cmp	r0, r6
 8001c0a:	d801      	bhi.n	8001c10 <I2C_WaitOnFlagUntilTimeout+0x40>
 8001c0c:	2e00      	cmp	r6, #0
 8001c0e:	d1e4      	bne.n	8001bda <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c10:	6823      	ldr	r3, [r4, #0]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	402b      	ands	r3, r5
 8001c16:	1b5b      	subs	r3, r3, r5
 8001c18:	425a      	negs	r2, r3
 8001c1a:	4153      	adcs	r3, r2
 8001c1c:	42bb      	cmp	r3, r7
 8001c1e:	d1dc      	bne.n	8001bda <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c20:	2220      	movs	r2, #32
 8001c22:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001c24:	4313      	orrs	r3, r2
 8001c26:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c28:	0023      	movs	r3, r4
 8001c2a:	3341      	adds	r3, #65	@ 0x41
 8001c2c:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c2e:	0022      	movs	r2, r4
 8001c30:	2300      	movs	r3, #0
 8001c32:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8001c34:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c36:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8001c38:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001c3a:	2001      	movs	r0, #1
}
 8001c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001c3e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c40:	0004      	movs	r4, r0
 8001c42:	000e      	movs	r6, r1
 8001c44:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c46:	2520      	movs	r5, #32
 8001c48:	6823      	ldr	r3, [r4, #0]
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	422b      	tst	r3, r5
 8001c4e:	d001      	beq.n	8001c54 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8001c50:	2000      	movs	r0, #0
 8001c52:	e01d      	b.n	8001c90 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c54:	003a      	movs	r2, r7
 8001c56:	0031      	movs	r1, r6
 8001c58:	0020      	movs	r0, r4
 8001c5a:	f7ff ff0d 	bl	8001a78 <I2C_IsErrorOccurred>
 8001c5e:	2800      	cmp	r0, #0
 8001c60:	d115      	bne.n	8001c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c62:	f7ff faa7 	bl	80011b4 <HAL_GetTick>
 8001c66:	1bc0      	subs	r0, r0, r7
 8001c68:	42b0      	cmp	r0, r6
 8001c6a:	d801      	bhi.n	8001c70 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8001c6c:	2e00      	cmp	r6, #0
 8001c6e:	d1eb      	bne.n	8001c48 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c70:	6823      	ldr	r3, [r4, #0]
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	001a      	movs	r2, r3
 8001c76:	402a      	ands	r2, r5
 8001c78:	422b      	tst	r3, r5
 8001c7a:	d1e5      	bne.n	8001c48 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c7c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001c7e:	432b      	orrs	r3, r5
 8001c80:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c82:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8001c84:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8001c86:	3341      	adds	r3, #65	@ 0x41
 8001c88:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c8a:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8001c8c:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001c8e:	2001      	movs	r0, #1
}
 8001c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c94 <HAL_I2C_Init>:
{
 8001c94:	b570      	push	{r4, r5, r6, lr}
 8001c96:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001c98:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001c9a:	2c00      	cmp	r4, #0
 8001c9c:	d04e      	beq.n	8001d3c <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c9e:	0025      	movs	r5, r4
 8001ca0:	3541      	adds	r5, #65	@ 0x41
 8001ca2:	782b      	ldrb	r3, [r5, #0]
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d105      	bne.n	8001cb6 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8001caa:	0023      	movs	r3, r4
 8001cac:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8001cae:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001cb0:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8001cb2:	f7ff f843 	bl	8000d3c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cb6:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001cb8:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cba:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001cbc:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cbe:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001cc0:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cc2:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8001cc4:	438a      	bics	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cc8:	491d      	ldr	r1, [pc, #116]	@ (8001d40 <HAL_I2C_Init+0xac>)
 8001cca:	6862      	ldr	r2, [r4, #4]
 8001ccc:	400a      	ands	r2, r1
 8001cce:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	491c      	ldr	r1, [pc, #112]	@ (8001d44 <HAL_I2C_Init+0xb0>)
 8001cd4:	400a      	ands	r2, r1
 8001cd6:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cd8:	2801      	cmp	r0, #1
 8001cda:	d107      	bne.n	8001cec <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cdc:	2280      	movs	r2, #128	@ 0x80
 8001cde:	0212      	lsls	r2, r2, #8
 8001ce0:	4332      	orrs	r2, r6
 8001ce2:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ce4:	685a      	ldr	r2, [r3, #4]
 8001ce6:	4818      	ldr	r0, [pc, #96]	@ (8001d48 <HAL_I2C_Init+0xb4>)
 8001ce8:	4002      	ands	r2, r0
 8001cea:	e009      	b.n	8001d00 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cec:	2284      	movs	r2, #132	@ 0x84
 8001cee:	0212      	lsls	r2, r2, #8
 8001cf0:	4332      	orrs	r2, r6
 8001cf2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cf4:	2802      	cmp	r0, #2
 8001cf6:	d1f5      	bne.n	8001ce4 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cf8:	2280      	movs	r2, #128	@ 0x80
 8001cfa:	6858      	ldr	r0, [r3, #4]
 8001cfc:	0112      	lsls	r2, r2, #4
 8001cfe:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d00:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d02:	6858      	ldr	r0, [r3, #4]
 8001d04:	4a11      	ldr	r2, [pc, #68]	@ (8001d4c <HAL_I2C_Init+0xb8>)
 8001d06:	4302      	orrs	r2, r0
 8001d08:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d0a:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d0c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d0e:	400a      	ands	r2, r1
 8001d10:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d12:	6961      	ldr	r1, [r4, #20]
 8001d14:	6922      	ldr	r2, [r4, #16]
 8001d16:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d18:	69a1      	ldr	r1, [r4, #24]
 8001d1a:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d20:	6a21      	ldr	r1, [r4, #32]
 8001d22:	69e2      	ldr	r2, [r4, #28]
 8001d24:	430a      	orrs	r2, r1
 8001d26:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001d28:	2201      	movs	r2, #1
 8001d2a:	6819      	ldr	r1, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001d30:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d32:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d34:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d36:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d38:	3442      	adds	r4, #66	@ 0x42
 8001d3a:	7020      	strb	r0, [r4, #0]
}
 8001d3c:	bd70      	pop	{r4, r5, r6, pc}
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	f0ffffff 	.word	0xf0ffffff
 8001d44:	ffff7fff 	.word	0xffff7fff
 8001d48:	fffff7ff 	.word	0xfffff7ff
 8001d4c:	02008000 	.word	0x02008000

08001d50 <HAL_I2C_Mem_Write>:
{
 8001d50:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d52:	0007      	movs	r7, r0
{
 8001d54:	b087      	sub	sp, #28
 8001d56:	9303      	str	r3, [sp, #12]
 8001d58:	ab0c      	add	r3, sp, #48	@ 0x30
 8001d5a:	9202      	str	r2, [sp, #8]
 8001d5c:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d5e:	3741      	adds	r7, #65	@ 0x41
{
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	9204      	str	r2, [sp, #16]
 8001d64:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d66:	783b      	ldrb	r3, [r7, #0]
{
 8001d68:	0004      	movs	r4, r0
 8001d6a:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8001d6c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d6e:	2b20      	cmp	r3, #32
 8001d70:	d108      	bne.n	8001d84 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8001d72:	2a00      	cmp	r2, #0
 8001d74:	d002      	beq.n	8001d7c <HAL_I2C_Mem_Write+0x2c>
 8001d76:	9b05      	ldr	r3, [sp, #20]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d105      	bne.n	8001d88 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d7c:	2380      	movs	r3, #128	@ 0x80
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8001d82:	2001      	movs	r0, #1
}
 8001d84:	b007      	add	sp, #28
 8001d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8001d88:	0023      	movs	r3, r4
 8001d8a:	3340      	adds	r3, #64	@ 0x40
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	2002      	movs	r0, #2
 8001d90:	2a01      	cmp	r2, #1
 8001d92:	d0f7      	beq.n	8001d84 <HAL_I2C_Mem_Write+0x34>
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001d98:	f7ff fa0c 	bl	80011b4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d9c:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8001d9e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001da0:	9000      	str	r0, [sp, #0]
 8001da2:	2319      	movs	r3, #25
 8001da4:	2201      	movs	r2, #1
 8001da6:	0020      	movs	r0, r4
 8001da8:	0209      	lsls	r1, r1, #8
 8001daa:	f7ff ff11 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d1e7      	bne.n	8001d82 <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001db2:	2321      	movs	r3, #33	@ 0x21
 8001db4:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001db6:	0027      	movs	r7, r4
 8001db8:	331f      	adds	r3, #31
 8001dba:	3742      	adds	r7, #66	@ 0x42
 8001dbc:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8001dbe:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dc0:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8001dc2:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001dc4:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8001dc6:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8001dc8:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001dca:	466b      	mov	r3, sp
 8001dcc:	7b1a      	ldrb	r2, [r3, #12]
 8001dce:	4b4b      	ldr	r3, [pc, #300]	@ (8001efc <HAL_I2C_Mem_Write+0x1ac>)
 8001dd0:	0031      	movs	r1, r6
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	2380      	movs	r3, #128	@ 0x80
 8001dd6:	0020      	movs	r0, r4
 8001dd8:	045b      	lsls	r3, r3, #17
 8001dda:	f7ff fe37 	bl	8001a4c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dde:	002a      	movs	r2, r5
 8001de0:	0020      	movs	r0, r4
 8001de2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001de4:	f7ff fec6 	bl	8001b74 <I2C_WaitOnTXISFlagUntilTimeout>
 8001de8:	2800      	cmp	r0, #0
 8001dea:	d129      	bne.n	8001e40 <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001dec:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001dee:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001df0:	2a01      	cmp	r2, #1
 8001df2:	d116      	bne.n	8001e22 <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001df4:	466a      	mov	r2, sp
 8001df6:	7a12      	ldrb	r2, [r2, #8]
 8001df8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2180      	movs	r1, #128	@ 0x80
 8001dfe:	0020      	movs	r0, r4
 8001e00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001e02:	9500      	str	r5, [sp, #0]
 8001e04:	f7ff fee4 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 8001e08:	2800      	cmp	r0, #0
 8001e0a:	d119      	bne.n	8001e40 <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e0c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001e0e:	2bff      	cmp	r3, #255	@ 0xff
 8001e10:	d81a      	bhi.n	8001e48 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e12:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8001e14:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e16:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8001e18:	b292      	uxth	r2, r2
 8001e1a:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e1c:	b2d2      	uxtb	r2, r2
 8001e1e:	9000      	str	r0, [sp, #0]
 8001e20:	e017      	b.n	8001e52 <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001e22:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e24:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001e26:	0a12      	lsrs	r2, r2, #8
 8001e28:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e2a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001e2c:	002a      	movs	r2, r5
 8001e2e:	f7ff fea1 	bl	8001b74 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e32:	2800      	cmp	r0, #0
 8001e34:	d104      	bne.n	8001e40 <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e36:	466b      	mov	r3, sp
 8001e38:	6822      	ldr	r2, [r4, #0]
 8001e3a:	7a1b      	ldrb	r3, [r3, #8]
 8001e3c:	6293      	str	r3, [r2, #40]	@ 0x28
 8001e3e:	e7dc      	b.n	8001dfa <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 8001e40:	2300      	movs	r3, #0
 8001e42:	3440      	adds	r4, #64	@ 0x40
 8001e44:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001e46:	e79c      	b.n	8001d82 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e48:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e4a:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e4c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e4e:	045b      	lsls	r3, r3, #17
 8001e50:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e52:	0031      	movs	r1, r6
 8001e54:	0020      	movs	r0, r4
 8001e56:	f7ff fdf9 	bl	8001a4c <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e5a:	002a      	movs	r2, r5
 8001e5c:	0020      	movs	r0, r4
 8001e5e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001e60:	f7ff fe88 	bl	8001b74 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e64:	2800      	cmp	r0, #0
 8001e66:	d000      	beq.n	8001e6a <HAL_I2C_Mem_Write+0x11a>
 8001e68:	e78b      	b.n	8001d82 <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e6a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001e6c:	6822      	ldr	r2, [r4, #0]
 8001e6e:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8001e70:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e72:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8001e74:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8001e76:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e78:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e80:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e82:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e84:	b292      	uxth	r2, r2
 8001e86:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d016      	beq.n	8001eba <HAL_I2C_Mem_Write+0x16a>
 8001e8c:	2a00      	cmp	r2, #0
 8001e8e:	d114      	bne.n	8001eba <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e90:	2180      	movs	r1, #128	@ 0x80
 8001e92:	0020      	movs	r0, r4
 8001e94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001e96:	9500      	str	r5, [sp, #0]
 8001e98:	f7ff fe9a 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 8001e9c:	2800      	cmp	r0, #0
 8001e9e:	d000      	beq.n	8001ea2 <HAL_I2C_Mem_Write+0x152>
 8001ea0:	e76f      	b.n	8001d82 <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ea2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001ea4:	2bff      	cmp	r3, #255	@ 0xff
 8001ea6:	d921      	bls.n	8001eec <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ea8:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001eaa:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001eac:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001eae:	045b      	lsls	r3, r3, #17
 8001eb0:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001eb2:	0031      	movs	r1, r6
 8001eb4:	0020      	movs	r0, r4
 8001eb6:	f7ff fdc9 	bl	8001a4c <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8001eba:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1cc      	bne.n	8001e5a <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ec0:	002a      	movs	r2, r5
 8001ec2:	0020      	movs	r0, r4
 8001ec4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001ec6:	f7ff feba 	bl	8001c3e <I2C_WaitOnSTOPFlagUntilTimeout>
 8001eca:	2800      	cmp	r0, #0
 8001ecc:	d000      	beq.n	8001ed0 <HAL_I2C_Mem_Write+0x180>
 8001ece:	e758      	b.n	8001d82 <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ed0:	2120      	movs	r1, #32
 8001ed2:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8001ed4:	4d0a      	ldr	r5, [pc, #40]	@ (8001f00 <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ed6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	402a      	ands	r2, r5
 8001edc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ede:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8001ee0:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001ee2:	3341      	adds	r3, #65	@ 0x41
 8001ee4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ee6:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8001ee8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001eea:	e74b      	b.n	8001d84 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001eec:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8001eee:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ef0:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8001ef2:	b292      	uxth	r2, r2
 8001ef4:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ef6:	b2d2      	uxtb	r2, r2
 8001ef8:	9000      	str	r0, [sp, #0]
 8001efa:	e7da      	b.n	8001eb2 <HAL_I2C_Mem_Write+0x162>
 8001efc:	80002000 	.word	0x80002000
 8001f00:	fe00e800 	.word	0xfe00e800

08001f04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f04:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f06:	0004      	movs	r4, r0
 8001f08:	3441      	adds	r4, #65	@ 0x41
 8001f0a:	7822      	ldrb	r2, [r4, #0]
{
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f10:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f12:	b2d6      	uxtb	r6, r2
 8001f14:	2a20      	cmp	r2, #32
 8001f16:	d118      	bne.n	8001f4a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8001f18:	001d      	movs	r5, r3
 8001f1a:	3540      	adds	r5, #64	@ 0x40
 8001f1c:	782a      	ldrb	r2, [r5, #0]
 8001f1e:	2a01      	cmp	r2, #1
 8001f20:	d013      	beq.n	8001f4a <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f22:	2224      	movs	r2, #36	@ 0x24
 8001f24:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	3a23      	subs	r2, #35	@ 0x23
 8001f2a:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f2c:	4807      	ldr	r0, [pc, #28]	@ (8001f4c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8001f2e:	4391      	bics	r1, r2
 8001f30:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f32:	6819      	ldr	r1, [r3, #0]
 8001f34:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f36:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f38:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f3a:	6819      	ldr	r1, [r3, #0]
 8001f3c:	4339      	orrs	r1, r7
 8001f3e:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001f40:	6819      	ldr	r1, [r3, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f46:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8001f48:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f4c:	ffffefff 	.word	0xffffefff

08001f50 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f50:	0002      	movs	r2, r0
{
 8001f52:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f54:	3241      	adds	r2, #65	@ 0x41
 8001f56:	7814      	ldrb	r4, [r2, #0]
{
 8001f58:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f5a:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f5c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f5e:	2c20      	cmp	r4, #32
 8001f60:	d117      	bne.n	8001f92 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8001f62:	001c      	movs	r4, r3
 8001f64:	3440      	adds	r4, #64	@ 0x40
 8001f66:	7826      	ldrb	r6, [r4, #0]
 8001f68:	2e01      	cmp	r6, #1
 8001f6a:	d012      	beq.n	8001f92 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f6c:	3022      	adds	r0, #34	@ 0x22
 8001f6e:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	3823      	subs	r0, #35	@ 0x23
 8001f74:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f76:	4f07      	ldr	r7, [pc, #28]	@ (8001f94 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8001f78:	4386      	bics	r6, r0
 8001f7a:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8001f7c:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f7e:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8001f80:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8001f82:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f84:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f86:	6819      	ldr	r1, [r3, #0]
 8001f88:	4308      	orrs	r0, r1
 8001f8a:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f8c:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001f8e:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001f90:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f94:	fffff0ff 	.word	0xfffff0ff

08001f98 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f9a:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f9c:	d101      	bne.n	8001fa2 <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 8001f9e:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8001fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fa2:	6803      	ldr	r3, [r0, #0]
 8001fa4:	07db      	lsls	r3, r3, #31
 8001fa6:	d40d      	bmi.n	8001fc4 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fa8:	682b      	ldr	r3, [r5, #0]
 8001faa:	079b      	lsls	r3, r3, #30
 8001fac:	d44f      	bmi.n	800204e <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fae:	682b      	ldr	r3, [r5, #0]
 8001fb0:	071b      	lsls	r3, r3, #28
 8001fb2:	d500      	bpl.n	8001fb6 <HAL_RCC_OscConfig+0x1e>
 8001fb4:	e0a4      	b.n	8002100 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fb6:	2204      	movs	r2, #4
 8001fb8:	682b      	ldr	r3, [r5, #0]
 8001fba:	4213      	tst	r3, r2
 8001fbc:	d000      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x28>
 8001fbe:	e0cf      	b.n	8002160 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8001fc0:	2000      	movs	r0, #0
 8001fc2:	e7ed      	b.n	8001fa0 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fc4:	2138      	movs	r1, #56	@ 0x38
 8001fc6:	4c85      	ldr	r4, [pc, #532]	@ (80021dc <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001fc8:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fca:	68a2      	ldr	r2, [r4, #8]
 8001fcc:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001fce:	2a08      	cmp	r2, #8
 8001fd0:	d102      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1e8      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x10>
 8001fd6:	e7e2      	b.n	8001f9e <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fd8:	2280      	movs	r2, #128	@ 0x80
 8001fda:	0252      	lsls	r2, r2, #9
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d111      	bne.n	8002004 <HAL_RCC_OscConfig+0x6c>
 8001fe0:	6822      	ldr	r2, [r4, #0]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fe6:	f7ff f8e5 	bl	80011b4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fea:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001fec:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fee:	02bf      	lsls	r7, r7, #10
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	423b      	tst	r3, r7
 8001ff4:	d1d8      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001ff6:	f7ff f8dd 	bl	80011b4 <HAL_GetTick>
 8001ffa:	1b80      	subs	r0, r0, r6
 8001ffc:	2864      	cmp	r0, #100	@ 0x64
 8001ffe:	d9f7      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8002000:	2003      	movs	r0, #3
 8002002:	e7cd      	b.n	8001fa0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002004:	21a0      	movs	r1, #160	@ 0xa0
 8002006:	02c9      	lsls	r1, r1, #11
 8002008:	428b      	cmp	r3, r1
 800200a:	d108      	bne.n	800201e <HAL_RCC_OscConfig+0x86>
 800200c:	2380      	movs	r3, #128	@ 0x80
 800200e:	6821      	ldr	r1, [r4, #0]
 8002010:	02db      	lsls	r3, r3, #11
 8002012:	430b      	orrs	r3, r1
 8002014:	6023      	str	r3, [r4, #0]
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	431a      	orrs	r2, r3
 800201a:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800201c:	e7e3      	b.n	8001fe6 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800201e:	6822      	ldr	r2, [r4, #0]
 8002020:	496f      	ldr	r1, [pc, #444]	@ (80021e0 <HAL_RCC_OscConfig+0x248>)
 8002022:	400a      	ands	r2, r1
 8002024:	6022      	str	r2, [r4, #0]
 8002026:	6822      	ldr	r2, [r4, #0]
 8002028:	496e      	ldr	r1, [pc, #440]	@ (80021e4 <HAL_RCC_OscConfig+0x24c>)
 800202a:	400a      	ands	r2, r1
 800202c:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1d9      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 8002032:	f7ff f8bf 	bl	80011b4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002036:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002038:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800203a:	02bf      	lsls	r7, r7, #10
 800203c:	6823      	ldr	r3, [r4, #0]
 800203e:	423b      	tst	r3, r7
 8002040:	d0b2      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002042:	f7ff f8b7 	bl	80011b4 <HAL_GetTick>
 8002046:	1b80      	subs	r0, r0, r6
 8002048:	2864      	cmp	r0, #100	@ 0x64
 800204a:	d9f7      	bls.n	800203c <HAL_RCC_OscConfig+0xa4>
 800204c:	e7d8      	b.n	8002000 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800204e:	2238      	movs	r2, #56	@ 0x38
 8002050:	4c62      	ldr	r4, [pc, #392]	@ (80021dc <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002052:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002054:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002056:	4211      	tst	r1, r2
 8002058:	d11c      	bne.n	8002094 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800205a:	2b00      	cmp	r3, #0
 800205c:	d09f      	beq.n	8001f9e <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205e:	6862      	ldr	r2, [r4, #4]
 8002060:	696b      	ldr	r3, [r5, #20]
 8002062:	4961      	ldr	r1, [pc, #388]	@ (80021e8 <HAL_RCC_OscConfig+0x250>)
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	400a      	ands	r2, r1
 8002068:	4313      	orrs	r3, r2
 800206a:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800206c:	6823      	ldr	r3, [r4, #0]
 800206e:	4a5f      	ldr	r2, [pc, #380]	@ (80021ec <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002070:	495f      	ldr	r1, [pc, #380]	@ (80021f0 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002072:	4013      	ands	r3, r2
 8002074:	692a      	ldr	r2, [r5, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800207a:	6823      	ldr	r3, [r4, #0]
 800207c:	4a5d      	ldr	r2, [pc, #372]	@ (80021f4 <HAL_RCC_OscConfig+0x25c>)
 800207e:	049b      	lsls	r3, r3, #18
 8002080:	0f5b      	lsrs	r3, r3, #29
 8002082:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002084:	4b5c      	ldr	r3, [pc, #368]	@ (80021f8 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002086:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002088:	6818      	ldr	r0, [r3, #0]
 800208a:	f7ff f85f 	bl	800114c <HAL_InitTick>
 800208e:	2800      	cmp	r0, #0
 8002090:	d08d      	beq.n	8001fae <HAL_RCC_OscConfig+0x16>
 8002092:	e784      	b.n	8001f9e <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002094:	2b00      	cmp	r3, #0
 8002096:	d020      	beq.n	80020da <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002098:	6823      	ldr	r3, [r4, #0]
 800209a:	4a54      	ldr	r2, [pc, #336]	@ (80021ec <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800209c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800209e:	4013      	ands	r3, r2
 80020a0:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020a2:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020a4:	4313      	orrs	r3, r2
 80020a6:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 80020a8:	2380      	movs	r3, #128	@ 0x80
 80020aa:	6822      	ldr	r2, [r4, #0]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4313      	orrs	r3, r2
 80020b0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020b2:	f7ff f87f 	bl	80011b4 <HAL_GetTick>
 80020b6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020b8:	6823      	ldr	r3, [r4, #0]
 80020ba:	423b      	tst	r3, r7
 80020bc:	d007      	beq.n	80020ce <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020be:	6862      	ldr	r2, [r4, #4]
 80020c0:	696b      	ldr	r3, [r5, #20]
 80020c2:	4949      	ldr	r1, [pc, #292]	@ (80021e8 <HAL_RCC_OscConfig+0x250>)
 80020c4:	021b      	lsls	r3, r3, #8
 80020c6:	400a      	ands	r2, r1
 80020c8:	4313      	orrs	r3, r2
 80020ca:	6063      	str	r3, [r4, #4]
 80020cc:	e76f      	b.n	8001fae <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80020ce:	f7ff f871 	bl	80011b4 <HAL_GetTick>
 80020d2:	1b80      	subs	r0, r0, r6
 80020d4:	2802      	cmp	r0, #2
 80020d6:	d9ef      	bls.n	80020b8 <HAL_RCC_OscConfig+0x120>
 80020d8:	e792      	b.n	8002000 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 80020da:	6823      	ldr	r3, [r4, #0]
 80020dc:	4a47      	ldr	r2, [pc, #284]	@ (80021fc <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020de:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 80020e0:	4013      	ands	r3, r2
 80020e2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020e4:	f7ff f866 	bl	80011b4 <HAL_GetTick>
 80020e8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020ea:	00ff      	lsls	r7, r7, #3
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	423b      	tst	r3, r7
 80020f0:	d100      	bne.n	80020f4 <HAL_RCC_OscConfig+0x15c>
 80020f2:	e75c      	b.n	8001fae <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80020f4:	f7ff f85e 	bl	80011b4 <HAL_GetTick>
 80020f8:	1b80      	subs	r0, r0, r6
 80020fa:	2802      	cmp	r0, #2
 80020fc:	d9f6      	bls.n	80020ec <HAL_RCC_OscConfig+0x154>
 80020fe:	e77f      	b.n	8002000 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002100:	2138      	movs	r1, #56	@ 0x38
 8002102:	4c36      	ldr	r4, [pc, #216]	@ (80021dc <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002104:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002106:	68a3      	ldr	r3, [r4, #8]
 8002108:	400b      	ands	r3, r1
 800210a:	2b18      	cmp	r3, #24
 800210c:	d103      	bne.n	8002116 <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800210e:	2a00      	cmp	r2, #0
 8002110:	d000      	beq.n	8002114 <HAL_RCC_OscConfig+0x17c>
 8002112:	e750      	b.n	8001fb6 <HAL_RCC_OscConfig+0x1e>
 8002114:	e743      	b.n	8001f9e <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002116:	2301      	movs	r3, #1
 8002118:	2a00      	cmp	r2, #0
 800211a:	d010      	beq.n	800213e <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 800211c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800211e:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8002120:	4313      	orrs	r3, r2
 8002122:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002124:	f7ff f846 	bl	80011b4 <HAL_GetTick>
 8002128:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800212a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800212c:	423b      	tst	r3, r7
 800212e:	d000      	beq.n	8002132 <HAL_RCC_OscConfig+0x19a>
 8002130:	e741      	b.n	8001fb6 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002132:	f7ff f83f 	bl	80011b4 <HAL_GetTick>
 8002136:	1b80      	subs	r0, r0, r6
 8002138:	2802      	cmp	r0, #2
 800213a:	d9f6      	bls.n	800212a <HAL_RCC_OscConfig+0x192>
 800213c:	e760      	b.n	8002000 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 800213e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002140:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8002142:	439a      	bics	r2, r3
 8002144:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002146:	f7ff f835 	bl	80011b4 <HAL_GetTick>
 800214a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800214c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800214e:	423b      	tst	r3, r7
 8002150:	d100      	bne.n	8002154 <HAL_RCC_OscConfig+0x1bc>
 8002152:	e730      	b.n	8001fb6 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002154:	f7ff f82e 	bl	80011b4 <HAL_GetTick>
 8002158:	1b80      	subs	r0, r0, r6
 800215a:	2802      	cmp	r0, #2
 800215c:	d9f6      	bls.n	800214c <HAL_RCC_OscConfig+0x1b4>
 800215e:	e74f      	b.n	8002000 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002160:	2138      	movs	r1, #56	@ 0x38
 8002162:	4c1e      	ldr	r4, [pc, #120]	@ (80021dc <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002164:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002166:	68a3      	ldr	r3, [r4, #8]
 8002168:	400b      	ands	r3, r1
 800216a:	2b20      	cmp	r3, #32
 800216c:	d103      	bne.n	8002176 <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800216e:	4243      	negs	r3, r0
 8002170:	4158      	adcs	r0, r3
 8002172:	b2c0      	uxtb	r0, r0
 8002174:	e714      	b.n	8001fa0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002176:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002178:	2801      	cmp	r0, #1
 800217a:	d110      	bne.n	800219e <HAL_RCC_OscConfig+0x206>
 800217c:	4303      	orrs	r3, r0
 800217e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8002180:	f7ff f818 	bl	80011b4 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002184:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8002186:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002188:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800218a:	4233      	tst	r3, r6
 800218c:	d000      	beq.n	8002190 <HAL_RCC_OscConfig+0x1f8>
 800218e:	e717      	b.n	8001fc0 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002190:	f7ff f810 	bl	80011b4 <HAL_GetTick>
 8002194:	4b1a      	ldr	r3, [pc, #104]	@ (8002200 <HAL_RCC_OscConfig+0x268>)
 8002196:	1b40      	subs	r0, r0, r5
 8002198:	4298      	cmp	r0, r3
 800219a:	d9f5      	bls.n	8002188 <HAL_RCC_OscConfig+0x1f0>
 800219c:	e730      	b.n	8002000 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800219e:	2805      	cmp	r0, #5
 80021a0:	d105      	bne.n	80021ae <HAL_RCC_OscConfig+0x216>
 80021a2:	4313      	orrs	r3, r2
 80021a4:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80021a6:	2301      	movs	r3, #1
 80021a8:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80021aa:	4313      	orrs	r3, r2
 80021ac:	e7e7      	b.n	800217e <HAL_RCC_OscConfig+0x1e6>
 80021ae:	2101      	movs	r1, #1
 80021b0:	438b      	bics	r3, r1
 80021b2:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80021b4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80021b6:	4393      	bics	r3, r2
 80021b8:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021ba:	2800      	cmp	r0, #0
 80021bc:	d1e0      	bne.n	8002180 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 80021be:	f7fe fff9 	bl	80011b4 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80021c2:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 80021c4:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80021c6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80021c8:	4233      	tst	r3, r6
 80021ca:	d100      	bne.n	80021ce <HAL_RCC_OscConfig+0x236>
 80021cc:	e6f8      	b.n	8001fc0 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ce:	f7fe fff1 	bl	80011b4 <HAL_GetTick>
 80021d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <HAL_RCC_OscConfig+0x268>)
 80021d4:	1b40      	subs	r0, r0, r5
 80021d6:	4298      	cmp	r0, r3
 80021d8:	d9f5      	bls.n	80021c6 <HAL_RCC_OscConfig+0x22e>
 80021da:	e711      	b.n	8002000 <HAL_RCC_OscConfig+0x68>
 80021dc:	40021000 	.word	0x40021000
 80021e0:	fffeffff 	.word	0xfffeffff
 80021e4:	fffbffff 	.word	0xfffbffff
 80021e8:	ffff80ff 	.word	0xffff80ff
 80021ec:	ffffc7ff 	.word	0xffffc7ff
 80021f0:	20000008 	.word	0x20000008
 80021f4:	02dc6c00 	.word	0x02dc6c00
 80021f8:	20000010 	.word	0x20000010
 80021fc:	fffffeff 	.word	0xfffffeff
 8002200:	00001388 	.word	0x00001388

08002204 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002204:	2238      	movs	r2, #56	@ 0x38
 8002206:	4b0f      	ldr	r3, [pc, #60]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x40>)
 8002208:	6899      	ldr	r1, [r3, #8]
 800220a:	4211      	tst	r1, r2
 800220c:	d105      	bne.n	800221a <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800220e:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002210:	480d      	ldr	r0, [pc, #52]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002212:	049b      	lsls	r3, r3, #18
 8002214:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002216:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8002218:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800221a:	6899      	ldr	r1, [r3, #8]
 800221c:	4011      	ands	r1, r2
 800221e:	2908      	cmp	r1, #8
 8002220:	d00b      	beq.n	800223a <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002222:	6899      	ldr	r1, [r3, #8]
 8002224:	4011      	ands	r1, r2
 8002226:	2920      	cmp	r1, #32
 8002228:	d009      	beq.n	800223e <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800222a:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 800222c:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800222e:	4013      	ands	r3, r2
 8002230:	2b18      	cmp	r3, #24
 8002232:	d1f1      	bne.n	8002218 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 8002234:	20fa      	movs	r0, #250	@ 0xfa
 8002236:	01c0      	lsls	r0, r0, #7
 8002238:	e7ee      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 800223a:	4803      	ldr	r0, [pc, #12]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x44>)
 800223c:	e7ec      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 800223e:	2080      	movs	r0, #128	@ 0x80
 8002240:	0200      	lsls	r0, r0, #8
 8002242:	e7e9      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x14>
 8002244:	40021000 	.word	0x40021000
 8002248:	02dc6c00 	.word	0x02dc6c00

0800224c <HAL_RCC_ClockConfig>:
{
 800224c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800224e:	0004      	movs	r4, r0
 8002250:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002252:	2800      	cmp	r0, #0
 8002254:	d101      	bne.n	800225a <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8002256:	2001      	movs	r0, #1
}
 8002258:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800225a:	2707      	movs	r7, #7
 800225c:	4e48      	ldr	r6, [pc, #288]	@ (8002380 <HAL_RCC_ClockConfig+0x134>)
 800225e:	6833      	ldr	r3, [r6, #0]
 8002260:	403b      	ands	r3, r7
 8002262:	428b      	cmp	r3, r1
 8002264:	d32a      	bcc.n	80022bc <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002266:	6822      	ldr	r2, [r4, #0]
 8002268:	0793      	lsls	r3, r2, #30
 800226a:	d43b      	bmi.n	80022e4 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800226c:	07d2      	lsls	r2, r2, #31
 800226e:	d44a      	bmi.n	8002306 <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002270:	2707      	movs	r7, #7
 8002272:	6833      	ldr	r3, [r6, #0]
 8002274:	403b      	ands	r3, r7
 8002276:	42ab      	cmp	r3, r5
 8002278:	d90a      	bls.n	8002290 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227a:	6833      	ldr	r3, [r6, #0]
 800227c:	43bb      	bics	r3, r7
 800227e:	432b      	orrs	r3, r5
 8002280:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002282:	f7fe ff97 	bl	80011b4 <HAL_GetTick>
 8002286:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002288:	6833      	ldr	r3, [r6, #0]
 800228a:	403b      	ands	r3, r7
 800228c:	42ab      	cmp	r3, r5
 800228e:	d167      	bne.n	8002360 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002290:	6823      	ldr	r3, [r4, #0]
 8002292:	4d3c      	ldr	r5, [pc, #240]	@ (8002384 <HAL_RCC_ClockConfig+0x138>)
 8002294:	075b      	lsls	r3, r3, #29
 8002296:	d46b      	bmi.n	8002370 <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002298:	f7ff ffb4 	bl	8002204 <HAL_RCC_GetSysClockFreq>
 800229c:	68ab      	ldr	r3, [r5, #8]
 800229e:	493a      	ldr	r1, [pc, #232]	@ (8002388 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80022a0:	051b      	lsls	r3, r3, #20
 80022a2:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80022a4:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80022a6:	585b      	ldr	r3, [r3, r1]
 80022a8:	211f      	movs	r1, #31
 80022aa:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80022ac:	40d8      	lsrs	r0, r3
 80022ae:	4a37      	ldr	r2, [pc, #220]	@ (800238c <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80022b0:	4b37      	ldr	r3, [pc, #220]	@ (8002390 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80022b2:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80022b4:	6818      	ldr	r0, [r3, #0]
 80022b6:	f7fe ff49 	bl	800114c <HAL_InitTick>
 80022ba:	e7cd      	b.n	8002258 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022bc:	6833      	ldr	r3, [r6, #0]
 80022be:	43bb      	bics	r3, r7
 80022c0:	430b      	orrs	r3, r1
 80022c2:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80022c4:	f7fe ff76 	bl	80011b4 <HAL_GetTick>
 80022c8:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022ca:	6833      	ldr	r3, [r6, #0]
 80022cc:	403b      	ands	r3, r7
 80022ce:	42ab      	cmp	r3, r5
 80022d0:	d0c9      	beq.n	8002266 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80022d2:	f7fe ff6f 	bl	80011b4 <HAL_GetTick>
 80022d6:	9b01      	ldr	r3, [sp, #4]
 80022d8:	1ac0      	subs	r0, r0, r3
 80022da:	4b2e      	ldr	r3, [pc, #184]	@ (8002394 <HAL_RCC_ClockConfig+0x148>)
 80022dc:	4298      	cmp	r0, r3
 80022de:	d9f4      	bls.n	80022ca <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80022e0:	2003      	movs	r0, #3
 80022e2:	e7b9      	b.n	8002258 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e4:	4927      	ldr	r1, [pc, #156]	@ (8002384 <HAL_RCC_ClockConfig+0x138>)
 80022e6:	0753      	lsls	r3, r2, #29
 80022e8:	d506      	bpl.n	80022f8 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80022ea:	6888      	ldr	r0, [r1, #8]
 80022ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002398 <HAL_RCC_ClockConfig+0x14c>)
 80022ee:	4018      	ands	r0, r3
 80022f0:	23b0      	movs	r3, #176	@ 0xb0
 80022f2:	011b      	lsls	r3, r3, #4
 80022f4:	4303      	orrs	r3, r0
 80022f6:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022f8:	688b      	ldr	r3, [r1, #8]
 80022fa:	4828      	ldr	r0, [pc, #160]	@ (800239c <HAL_RCC_ClockConfig+0x150>)
 80022fc:	4003      	ands	r3, r0
 80022fe:	68e0      	ldr	r0, [r4, #12]
 8002300:	4303      	orrs	r3, r0
 8002302:	608b      	str	r3, [r1, #8]
 8002304:	e7b2      	b.n	800226c <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002306:	6862      	ldr	r2, [r4, #4]
 8002308:	4f1e      	ldr	r7, [pc, #120]	@ (8002384 <HAL_RCC_ClockConfig+0x138>)
 800230a:	2a01      	cmp	r2, #1
 800230c:	d119      	bne.n	8002342 <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	039b      	lsls	r3, r3, #14
 8002312:	d5a0      	bpl.n	8002256 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002314:	2107      	movs	r1, #7
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	438b      	bics	r3, r1
 800231a:	4313      	orrs	r3, r2
 800231c:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800231e:	f7fe ff49 	bl	80011b4 <HAL_GetTick>
 8002322:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002324:	2338      	movs	r3, #56	@ 0x38
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	401a      	ands	r2, r3
 800232a:	6863      	ldr	r3, [r4, #4]
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	429a      	cmp	r2, r3
 8002330:	d09e      	beq.n	8002270 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002332:	f7fe ff3f 	bl	80011b4 <HAL_GetTick>
 8002336:	9b01      	ldr	r3, [sp, #4]
 8002338:	1ac0      	subs	r0, r0, r3
 800233a:	4b16      	ldr	r3, [pc, #88]	@ (8002394 <HAL_RCC_ClockConfig+0x148>)
 800233c:	4298      	cmp	r0, r3
 800233e:	d9f1      	bls.n	8002324 <HAL_RCC_ClockConfig+0xd8>
 8002340:	e7ce      	b.n	80022e0 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002342:	2a00      	cmp	r2, #0
 8002344:	d103      	bne.n	800234e <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	055b      	lsls	r3, r3, #21
 800234a:	d4e3      	bmi.n	8002314 <HAL_RCC_ClockConfig+0xc8>
 800234c:	e783      	b.n	8002256 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800234e:	2302      	movs	r3, #2
 8002350:	2a03      	cmp	r2, #3
 8002352:	d103      	bne.n	800235c <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002354:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002356:	4219      	tst	r1, r3
 8002358:	d1dc      	bne.n	8002314 <HAL_RCC_ClockConfig+0xc8>
 800235a:	e77c      	b.n	8002256 <HAL_RCC_ClockConfig+0xa>
 800235c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800235e:	e7fa      	b.n	8002356 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002360:	f7fe ff28 	bl	80011b4 <HAL_GetTick>
 8002364:	9b01      	ldr	r3, [sp, #4]
 8002366:	1ac0      	subs	r0, r0, r3
 8002368:	4b0a      	ldr	r3, [pc, #40]	@ (8002394 <HAL_RCC_ClockConfig+0x148>)
 800236a:	4298      	cmp	r0, r3
 800236c:	d98c      	bls.n	8002288 <HAL_RCC_ClockConfig+0x3c>
 800236e:	e7b7      	b.n	80022e0 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002370:	68ab      	ldr	r3, [r5, #8]
 8002372:	4a0b      	ldr	r2, [pc, #44]	@ (80023a0 <HAL_RCC_ClockConfig+0x154>)
 8002374:	4013      	ands	r3, r2
 8002376:	6922      	ldr	r2, [r4, #16]
 8002378:	4313      	orrs	r3, r2
 800237a:	60ab      	str	r3, [r5, #8]
 800237c:	e78c      	b.n	8002298 <HAL_RCC_ClockConfig+0x4c>
 800237e:	46c0      	nop			@ (mov r8, r8)
 8002380:	40022000 	.word	0x40022000
 8002384:	40021000 	.word	0x40021000
 8002388:	08005d84 	.word	0x08005d84
 800238c:	20000008 	.word	0x20000008
 8002390:	20000010 	.word	0x20000010
 8002394:	00001388 	.word	0x00001388
 8002398:	ffff84ff 	.word	0xffff84ff
 800239c:	fffff0ff 	.word	0xfffff0ff
 80023a0:	ffff8fff 	.word	0xffff8fff

080023a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023a4:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80023a6:	f7ff ff2d 	bl	8002204 <HAL_RCC_GetSysClockFreq>
 80023aa:	4b06      	ldr	r3, [pc, #24]	@ (80023c4 <HAL_RCC_GetHCLKFreq+0x20>)
 80023ac:	4a06      	ldr	r2, [pc, #24]	@ (80023c8 <HAL_RCC_GetHCLKFreq+0x24>)
 80023ae:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80023b0:	051b      	lsls	r3, r3, #20
 80023b2:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80023b4:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80023b6:	589b      	ldr	r3, [r3, r2]
 80023b8:	221f      	movs	r2, #31
 80023ba:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80023bc:	40d8      	lsrs	r0, r3
 80023be:	4b03      	ldr	r3, [pc, #12]	@ (80023cc <HAL_RCC_GetHCLKFreq+0x28>)
 80023c0:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 80023c2:	bd10      	pop	{r4, pc}
 80023c4:	40021000 	.word	0x40021000
 80023c8:	08005d84 	.word	0x08005d84
 80023cc:	20000008 	.word	0x20000008

080023d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023d0:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80023d2:	f7ff ffe7 	bl	80023a4 <HAL_RCC_GetHCLKFreq>
 80023d6:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <HAL_RCC_GetPCLK1Freq+0x1c>)
 80023d8:	4a05      	ldr	r2, [pc, #20]	@ (80023f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	045b      	lsls	r3, r3, #17
 80023de:	0f5b      	lsrs	r3, r3, #29
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	589b      	ldr	r3, [r3, r2]
 80023e4:	221f      	movs	r2, #31
 80023e6:	4013      	ands	r3, r2
 80023e8:	40d8      	lsrs	r0, r3
}
 80023ea:	bd10      	pop	{r4, pc}
 80023ec:	40021000 	.word	0x40021000
 80023f0:	08005d64 	.word	0x08005d64

080023f4 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023f4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023f6:	6803      	ldr	r3, [r0, #0]
{
 80023f8:	0005      	movs	r5, r0
 80023fa:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023fc:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023fe:	065b      	lsls	r3, r3, #25
 8002400:	d523      	bpl.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002402:	2280      	movs	r2, #128	@ 0x80
 8002404:	4c39      	ldr	r4, [pc, #228]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002406:	0552      	lsls	r2, r2, #21
 8002408:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 800240a:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800240c:	4213      	tst	r3, r2
 800240e:	d107      	bne.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002410:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 8002412:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002414:	4313      	orrs	r3, r2
 8002416:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002418:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800241a:	4013      	ands	r3, r2
 800241c:	9303      	str	r3, [sp, #12]
 800241e:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002420:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002422:	23c0      	movs	r3, #192	@ 0xc0
 8002424:	0011      	movs	r1, r2
 8002426:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002428:	69a8      	ldr	r0, [r5, #24]
 800242a:	4f31      	ldr	r7, [pc, #196]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800242c:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800242e:	421a      	tst	r2, r3
 8002430:	d13b      	bne.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002432:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002434:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002436:	69aa      	ldr	r2, [r5, #24]
 8002438:	403b      	ands	r3, r7
 800243a:	4313      	orrs	r3, r2
 800243c:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800243e:	2e01      	cmp	r6, #1
 8002440:	d103      	bne.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002442:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002444:	4a2b      	ldr	r2, [pc, #172]	@ (80024f4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8002446:	4013      	ands	r3, r2
 8002448:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800244a:	682a      	ldr	r2, [r5, #0]
 800244c:	07d3      	lsls	r3, r2, #31
 800244e:	d506      	bpl.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002450:	2403      	movs	r4, #3
 8002452:	4926      	ldr	r1, [pc, #152]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002454:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8002456:	43a3      	bics	r3, r4
 8002458:	68ac      	ldr	r4, [r5, #8]
 800245a:	4323      	orrs	r3, r4
 800245c:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800245e:	0793      	lsls	r3, r2, #30
 8002460:	d506      	bpl.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002462:	4922      	ldr	r1, [pc, #136]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002464:	4c24      	ldr	r4, [pc, #144]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002466:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8002468:	4023      	ands	r3, r4
 800246a:	68ec      	ldr	r4, [r5, #12]
 800246c:	4323      	orrs	r3, r4
 800246e:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002470:	0693      	lsls	r3, r2, #26
 8002472:	d506      	bpl.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002474:	491d      	ldr	r1, [pc, #116]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002476:	696c      	ldr	r4, [r5, #20]
 8002478:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	4323      	orrs	r3, r4
 8002480:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002482:	0753      	lsls	r3, r2, #29
 8002484:	d506      	bpl.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002486:	4919      	ldr	r1, [pc, #100]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002488:	4c1c      	ldr	r4, [pc, #112]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800248a:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800248c:	4023      	ands	r3, r4
 800248e:	692c      	ldr	r4, [r5, #16]
 8002490:	4323      	orrs	r3, r4
 8002492:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002494:	0612      	lsls	r2, r2, #24
 8002496:	d506      	bpl.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002498:	21e0      	movs	r1, #224	@ 0xe0
 800249a:	4a14      	ldr	r2, [pc, #80]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800249c:	6813      	ldr	r3, [r2, #0]
 800249e:	438b      	bics	r3, r1
 80024a0:	6869      	ldr	r1, [r5, #4]
 80024a2:	430b      	orrs	r3, r1
 80024a4:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 80024a6:	b005      	add	sp, #20
 80024a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024aa:	4288      	cmp	r0, r1
 80024ac:	d0c1      	beq.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 80024ae:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80024b0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 80024b2:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80024b4:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80024b6:	0252      	lsls	r2, r2, #9
 80024b8:	4302      	orrs	r2, r0
 80024ba:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024bc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80024be:	4810      	ldr	r0, [pc, #64]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80024c0:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024c2:	4002      	ands	r2, r0
 80024c4:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 80024c6:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80024c8:	07db      	lsls	r3, r3, #31
 80024ca:	d5b2      	bpl.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 80024cc:	f7fe fe72 	bl	80011b4 <HAL_GetTick>
 80024d0:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80024d2:	2202      	movs	r2, #2
 80024d4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80024d6:	4213      	tst	r3, r2
 80024d8:	d1ab      	bne.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024da:	f7fe fe6b 	bl	80011b4 <HAL_GetTick>
 80024de:	9b01      	ldr	r3, [sp, #4]
 80024e0:	1ac0      	subs	r0, r0, r3
 80024e2:	4b08      	ldr	r3, [pc, #32]	@ (8002504 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80024e4:	4298      	cmp	r0, r3
 80024e6:	d9f4      	bls.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 80024e8:	2003      	movs	r0, #3
 80024ea:	e7a8      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80024ec:	40021000 	.word	0x40021000
 80024f0:	fffffcff 	.word	0xfffffcff
 80024f4:	efffffff 	.word	0xefffffff
 80024f8:	ffffcfff 	.word	0xffffcfff
 80024fc:	ffff3fff 	.word	0xffff3fff
 8002500:	fffeffff 	.word	0xfffeffff
 8002504:	00001388 	.word	0x00001388

08002508 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800250a:	000e      	movs	r6, r1
 800250c:	b085      	sub	sp, #20
 800250e:	0015      	movs	r5, r2
 8002510:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002512:	f7fe fe4f 	bl	80011b4 <HAL_GetTick>
 8002516:	19ad      	adds	r5, r5, r6
 8002518:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 800251a:	f7fe fe4b 	bl	80011b4 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800251e:	2780      	movs	r7, #128	@ 0x80
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002520:	4b25      	ldr	r3, [pc, #148]	@ (80025b8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 8002522:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	015b      	lsls	r3, r3, #5
 8002528:	0d1b      	lsrs	r3, r3, #20
 800252a:	436b      	muls	r3, r5
 800252c:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800252e:	6822      	ldr	r2, [r4, #0]
 8002530:	6893      	ldr	r3, [r2, #8]
 8002532:	0018      	movs	r0, r3
 8002534:	4038      	ands	r0, r7
 8002536:	423b      	tst	r3, r7
 8002538:	d032      	beq.n	80025a0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
  {
    if (Timeout != HAL_MAX_DELAY)
 800253a:	1c73      	adds	r3, r6, #1
 800253c:	d0f8      	beq.n	8002530 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800253e:	f7fe fe39 	bl	80011b4 <HAL_GetTick>
 8002542:	9b01      	ldr	r3, [sp, #4]
 8002544:	1ac0      	subs	r0, r0, r3
 8002546:	42a8      	cmp	r0, r5
 8002548:	d32c      	bcc.n	80025a4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800254a:	21e0      	movs	r1, #224	@ 0xe0
 800254c:	6823      	ldr	r3, [r4, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	438a      	bics	r2, r1
 8002552:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002554:	2282      	movs	r2, #130	@ 0x82
 8002556:	6861      	ldr	r1, [r4, #4]
 8002558:	0052      	lsls	r2, r2, #1
 800255a:	4291      	cmp	r1, r2
 800255c:	d10c      	bne.n	8002578 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
 800255e:	2180      	movs	r1, #128	@ 0x80
 8002560:	68a2      	ldr	r2, [r4, #8]
 8002562:	0209      	lsls	r1, r1, #8
 8002564:	428a      	cmp	r2, r1
 8002566:	d003      	beq.n	8002570 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002568:	2180      	movs	r1, #128	@ 0x80
 800256a:	00c9      	lsls	r1, r1, #3
 800256c:	428a      	cmp	r2, r1
 800256e:	d103      	bne.n	8002578 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002570:	2140      	movs	r1, #64	@ 0x40
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	438a      	bics	r2, r1
 8002576:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002578:	2180      	movs	r1, #128	@ 0x80
 800257a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800257c:	0189      	lsls	r1, r1, #6
 800257e:	428a      	cmp	r2, r1
 8002580:	d106      	bne.n	8002590 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
        {
          SPI_RESET_CRC(hspi);
 8002582:	6819      	ldr	r1, [r3, #0]
 8002584:	480d      	ldr	r0, [pc, #52]	@ (80025bc <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 8002586:	4001      	ands	r1, r0
 8002588:	6019      	str	r1, [r3, #0]
 800258a:	6819      	ldr	r1, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002590:	0023      	movs	r3, r4
 8002592:	2201      	movs	r2, #1
 8002594:	335d      	adds	r3, #93	@ 0x5d
 8002596:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002598:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 800259a:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 800259c:	345c      	adds	r4, #92	@ 0x5c
 800259e:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 80025a0:	b005      	add	sp, #20
 80025a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 80025a4:	9b03      	ldr	r3, [sp, #12]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d000      	beq.n	80025ac <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
 80025aa:	002b      	movs	r3, r5
      count--;
 80025ac:	9a03      	ldr	r2, [sp, #12]
 80025ae:	001d      	movs	r5, r3
 80025b0:	3a01      	subs	r2, #1
 80025b2:	9203      	str	r2, [sp, #12]
 80025b4:	e7bb      	b.n	800252e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	20000008 	.word	0x20000008
 80025bc:	ffffdfff 	.word	0xffffdfff

080025c0 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80025c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025c2:	0017      	movs	r7, r2
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80025c4:	2200      	movs	r2, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80025c6:	b085      	sub	sp, #20
 80025c8:	001d      	movs	r5, r3
  __IO uint8_t  tmpreg8 = 0;
 80025ca:	ab02      	add	r3, sp, #8
 80025cc:	70da      	strb	r2, [r3, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80025ce:	0004      	movs	r4, r0
 80025d0:	000e      	movs	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80025d2:	f7fe fdef 	bl	80011b4 <HAL_GetTick>
 80025d6:	19ed      	adds	r5, r5, r7
 80025d8:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 80025da:	f7fe fdeb 	bl	80011b4 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80025de:	2223      	movs	r2, #35	@ 0x23
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80025e0:	6823      	ldr	r3, [r4, #0]
  tmp_tickstart = HAL_GetTick();
 80025e2:	9000      	str	r0, [sp, #0]
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80025e4:	9301      	str	r3, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80025e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002690 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4353      	muls	r3, r2
 80025ec:	0d1b      	lsrs	r3, r3, #20
 80025ee:	436b      	muls	r3, r5
 80025f0:	9303      	str	r3, [sp, #12]
  while ((hspi->Instance->SR & Fifo) != State)
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80025f2:	ab02      	add	r3, sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 80025f4:	6821      	ldr	r1, [r4, #0]
      tmpreg8 = *ptmpreg8;
 80025f6:	1cda      	adds	r2, r3, #3
  while ((hspi->Instance->SR & Fifo) != State)
 80025f8:	688b      	ldr	r3, [r1, #8]
 80025fa:	0018      	movs	r0, r3
 80025fc:	4030      	ands	r0, r6
 80025fe:	4233      	tst	r3, r6
 8002600:	d03b      	beq.n	800267a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xba>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002602:	23c0      	movs	r3, #192	@ 0xc0
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	429e      	cmp	r6, r3
 8002608:	d104      	bne.n	8002614 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
 800260a:	9b01      	ldr	r3, [sp, #4]
 800260c:	7b1b      	ldrb	r3, [r3, #12]
 800260e:	b2db      	uxtb	r3, r3
 8002610:	7013      	strb	r3, [r2, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002612:	7813      	ldrb	r3, [r2, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002614:	1c7b      	adds	r3, r7, #1
 8002616:	d0ef      	beq.n	80025f8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002618:	f7fe fdcc 	bl	80011b4 <HAL_GetTick>
 800261c:	9b00      	ldr	r3, [sp, #0]
 800261e:	1ac0      	subs	r0, r0, r3
 8002620:	42a8      	cmp	r0, r5
 8002622:	d32c      	bcc.n	800267e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002624:	21e0      	movs	r1, #224	@ 0xe0
 8002626:	6823      	ldr	r3, [r4, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	438a      	bics	r2, r1
 800262c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800262e:	2282      	movs	r2, #130	@ 0x82
 8002630:	6861      	ldr	r1, [r4, #4]
 8002632:	0052      	lsls	r2, r2, #1
 8002634:	4291      	cmp	r1, r2
 8002636:	d10c      	bne.n	8002652 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
 8002638:	2180      	movs	r1, #128	@ 0x80
 800263a:	68a2      	ldr	r2, [r4, #8]
 800263c:	0209      	lsls	r1, r1, #8
 800263e:	428a      	cmp	r2, r1
 8002640:	d003      	beq.n	800264a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002642:	2180      	movs	r1, #128	@ 0x80
 8002644:	00c9      	lsls	r1, r1, #3
 8002646:	428a      	cmp	r2, r1
 8002648:	d103      	bne.n	8002652 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800264a:	2140      	movs	r1, #64	@ 0x40
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	438a      	bics	r2, r1
 8002650:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002652:	2180      	movs	r1, #128	@ 0x80
 8002654:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002656:	0189      	lsls	r1, r1, #6
 8002658:	428a      	cmp	r2, r1
 800265a:	d106      	bne.n	800266a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
        {
          SPI_RESET_CRC(hspi);
 800265c:	6819      	ldr	r1, [r3, #0]
 800265e:	480d      	ldr	r0, [pc, #52]	@ (8002694 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd4>)
 8002660:	4001      	ands	r1, r0
 8002662:	6019      	str	r1, [r3, #0]
 8002664:	6819      	ldr	r1, [r3, #0]
 8002666:	430a      	orrs	r2, r1
 8002668:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800266a:	0023      	movs	r3, r4
 800266c:	2201      	movs	r2, #1
 800266e:	335d      	adds	r3, #93	@ 0x5d
 8002670:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002672:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 8002674:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002676:	345c      	adds	r4, #92	@ 0x5c
 8002678:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 800267a:	b005      	add	sp, #20
 800267c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 800267e:	9b03      	ldr	r3, [sp, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d000      	beq.n	8002686 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc6>
 8002684:	002b      	movs	r3, r5
      count--;
 8002686:	9a03      	ldr	r2, [sp, #12]
 8002688:	001d      	movs	r5, r3
 800268a:	3a01      	subs	r2, #1
 800268c:	9203      	str	r2, [sp, #12]
 800268e:	e7b0      	b.n	80025f2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8002690:	20000008 	.word	0x20000008
 8002694:	ffffdfff 	.word	0xffffdfff

08002698 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800269a:	2382      	movs	r3, #130	@ 0x82
{
 800269c:	0017      	movs	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800269e:	6842      	ldr	r2, [r0, #4]
{
 80026a0:	0004      	movs	r4, r0
 80026a2:	000e      	movs	r6, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d10d      	bne.n	80026c6 <SPI_EndRxTransaction+0x2e>
 80026aa:	2280      	movs	r2, #128	@ 0x80
 80026ac:	6883      	ldr	r3, [r0, #8]
 80026ae:	0212      	lsls	r2, r2, #8
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d003      	beq.n	80026bc <SPI_EndRxTransaction+0x24>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026b4:	2280      	movs	r2, #128	@ 0x80
 80026b6:	00d2      	lsls	r2, r2, #3
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d104      	bne.n	80026c6 <SPI_EndRxTransaction+0x2e>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80026bc:	2140      	movs	r1, #64	@ 0x40
 80026be:	6822      	ldr	r2, [r4, #0]
 80026c0:	6813      	ldr	r3, [r2, #0]
 80026c2:	438b      	bics	r3, r1
 80026c4:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80026c6:	003a      	movs	r2, r7
 80026c8:	0031      	movs	r1, r6
 80026ca:	0020      	movs	r0, r4
 80026cc:	f7ff ff1c 	bl	8002508 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80026d0:	1e05      	subs	r5, r0, #0
 80026d2:	d005      	beq.n	80026e0 <SPI_EndRxTransaction+0x48>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026d4:	2320      	movs	r3, #32
 80026d6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80026d8:	2503      	movs	r5, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026da:	4313      	orrs	r3, r2
 80026dc:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 80026de:	e016      	b.n	800270e <SPI_EndRxTransaction+0x76>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e0:	2382      	movs	r3, #130	@ 0x82
 80026e2:	6862      	ldr	r2, [r4, #4]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d111      	bne.n	800270e <SPI_EndRxTransaction+0x76>
 80026ea:	2280      	movs	r2, #128	@ 0x80
 80026ec:	68a3      	ldr	r3, [r4, #8]
 80026ee:	0212      	lsls	r2, r2, #8
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d003      	beq.n	80026fc <SPI_EndRxTransaction+0x64>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026f4:	2280      	movs	r2, #128	@ 0x80
 80026f6:	00d2      	lsls	r2, r2, #3
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d108      	bne.n	800270e <SPI_EndRxTransaction+0x76>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80026fc:	21c0      	movs	r1, #192	@ 0xc0
 80026fe:	003b      	movs	r3, r7
 8002700:	0032      	movs	r2, r6
 8002702:	0020      	movs	r0, r4
 8002704:	00c9      	lsls	r1, r1, #3
 8002706:	f7ff ff5b 	bl	80025c0 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800270a:	2800      	cmp	r0, #0
 800270c:	d1e2      	bne.n	80026d4 <SPI_EndRxTransaction+0x3c>
    }
  }
  return HAL_OK;
}
 800270e:	0028      	movs	r0, r5
 8002710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002712 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002712:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002714:	0013      	movs	r3, r2
{
 8002716:	000d      	movs	r5, r1
 8002718:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800271a:	000a      	movs	r2, r1
 800271c:	21c0      	movs	r1, #192	@ 0xc0
 800271e:	0149      	lsls	r1, r1, #5
{
 8002720:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002722:	f7ff ff4d 	bl	80025c0 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002726:	2800      	cmp	r0, #0
 8002728:	d005      	beq.n	8002736 <SPI_EndRxTxTransaction+0x24>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800272a:	2320      	movs	r3, #32
    return HAL_TIMEOUT;
 800272c:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800272e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002730:	4313      	orrs	r3, r2
 8002732:	6623      	str	r3, [r4, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8002734:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002736:	0032      	movs	r2, r6
 8002738:	0029      	movs	r1, r5
 800273a:	0020      	movs	r0, r4
 800273c:	f7ff fee4 	bl	8002508 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002740:	2800      	cmp	r0, #0
 8002742:	d1f2      	bne.n	800272a <SPI_EndRxTxTransaction+0x18>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002744:	21c0      	movs	r1, #192	@ 0xc0
 8002746:	0033      	movs	r3, r6
 8002748:	002a      	movs	r2, r5
 800274a:	0020      	movs	r0, r4
 800274c:	00c9      	lsls	r1, r1, #3
 800274e:	f7ff ff37 	bl	80025c0 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002752:	2800      	cmp	r0, #0
 8002754:	d0ee      	beq.n	8002734 <SPI_EndRxTxTransaction+0x22>
 8002756:	e7e8      	b.n	800272a <SPI_EndRxTxTransaction+0x18>

08002758 <HAL_SPI_Init>:
{
 8002758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800275a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800275c:	2001      	movs	r0, #1
  if (hspi == NULL)
 800275e:	2c00      	cmp	r4, #0
 8002760:	d067      	beq.n	8002832 <HAL_SPI_Init+0xda>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002762:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002764:	2b00      	cmp	r3, #0
 8002766:	d165      	bne.n	8002834 <HAL_SPI_Init+0xdc>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002768:	2282      	movs	r2, #130	@ 0x82
 800276a:	6861      	ldr	r1, [r4, #4]
 800276c:	0052      	lsls	r2, r2, #1
 800276e:	4291      	cmp	r1, r2
 8002770:	d000      	beq.n	8002774 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002772:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002774:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002776:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002778:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800277a:	355d      	adds	r5, #93	@ 0x5d
 800277c:	782b      	ldrb	r3, [r5, #0]
 800277e:	b2da      	uxtb	r2, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	d105      	bne.n	8002790 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 8002784:	0023      	movs	r3, r4
 8002786:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8002788:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800278a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 800278c:	f7fe fb18 	bl	8000dc0 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002790:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002792:	2240      	movs	r2, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8002794:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8002796:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002798:	68e6      	ldr	r6, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 800279a:	680b      	ldr	r3, [r1, #0]
 800279c:	4393      	bics	r3, r2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800279e:	22e0      	movs	r2, #224	@ 0xe0
  __HAL_SPI_DISABLE(hspi);
 80027a0:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027a2:	00d2      	lsls	r2, r2, #3
 80027a4:	2300      	movs	r3, #0
 80027a6:	4296      	cmp	r6, r2
 80027a8:	d948      	bls.n	800283c <HAL_SPI_Init+0xe4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80027aa:	22f0      	movs	r2, #240	@ 0xf0
 80027ac:	0018      	movs	r0, r3
 80027ae:	0112      	lsls	r2, r2, #4
 80027b0:	4296      	cmp	r6, r2
 80027b2:	d000      	beq.n	80027b6 <HAL_SPI_Init+0x5e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027b4:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027b6:	2282      	movs	r2, #130	@ 0x82
 80027b8:	2784      	movs	r7, #132	@ 0x84
 80027ba:	6863      	ldr	r3, [r4, #4]
 80027bc:	0052      	lsls	r2, r2, #1
 80027be:	4013      	ands	r3, r2
 80027c0:	68a2      	ldr	r2, [r4, #8]
 80027c2:	023f      	lsls	r7, r7, #8
 80027c4:	403a      	ands	r2, r7
 80027c6:	2702      	movs	r7, #2
 80027c8:	4313      	orrs	r3, r2
 80027ca:	6922      	ldr	r2, [r4, #16]
 80027cc:	69a5      	ldr	r5, [r4, #24]
 80027ce:	403a      	ands	r2, r7
 80027d0:	4313      	orrs	r3, r2
 80027d2:	2201      	movs	r2, #1
 80027d4:	6967      	ldr	r7, [r4, #20]
 80027d6:	4017      	ands	r7, r2
 80027d8:	433b      	orrs	r3, r7
 80027da:	2780      	movs	r7, #128	@ 0x80
 80027dc:	00bf      	lsls	r7, r7, #2
 80027de:	402f      	ands	r7, r5
 80027e0:	433b      	orrs	r3, r7
 80027e2:	69e7      	ldr	r7, [r4, #28]
 80027e4:	3237      	adds	r2, #55	@ 0x37
 80027e6:	4017      	ands	r7, r2
 80027e8:	433b      	orrs	r3, r7
 80027ea:	6a27      	ldr	r7, [r4, #32]
 80027ec:	3248      	adds	r2, #72	@ 0x48
 80027ee:	4017      	ands	r7, r2
 80027f0:	2280      	movs	r2, #128	@ 0x80
 80027f2:	433b      	orrs	r3, r7
 80027f4:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 80027f6:	0192      	lsls	r2, r2, #6
 80027f8:	4017      	ands	r7, r2
 80027fa:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80027fc:	2710      	movs	r7, #16
 80027fe:	2208      	movs	r2, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002800:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002802:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002804:	0c2d      	lsrs	r5, r5, #16
 8002806:	403b      	ands	r3, r7
 8002808:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 800280a:	4017      	ands	r7, r2
 800280c:	433b      	orrs	r3, r7
 800280e:	27f0      	movs	r7, #240	@ 0xf0
 8002810:	013f      	lsls	r7, r7, #4
 8002812:	403e      	ands	r6, r7
 8002814:	4333      	orrs	r3, r6
 8002816:	2604      	movs	r6, #4
 8002818:	4035      	ands	r5, r6
 800281a:	432b      	orrs	r3, r5
 800281c:	4303      	orrs	r3, r0
 800281e:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002820:	69cb      	ldr	r3, [r1, #28]
 8002822:	4808      	ldr	r0, [pc, #32]	@ (8002844 <HAL_SPI_Init+0xec>)
 8002824:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002826:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002828:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 800282a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800282c:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800282e:	345d      	adds	r4, #93	@ 0x5d
 8002830:	7023      	strb	r3, [r4, #0]
}
 8002832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002834:	2300      	movs	r3, #0
 8002836:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002838:	6163      	str	r3, [r4, #20]
 800283a:	e79b      	b.n	8002774 <HAL_SPI_Init+0x1c>
 800283c:	2080      	movs	r0, #128	@ 0x80
 800283e:	0140      	lsls	r0, r0, #5
 8002840:	e7b6      	b.n	80027b0 <HAL_SPI_Init+0x58>
 8002842:	46c0      	nop			@ (mov r8, r8)
 8002844:	fffff7ff 	.word	0xfffff7ff

08002848 <HAL_SPI_Transmit>:
{
 8002848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800284a:	0004      	movs	r4, r0
 800284c:	b085      	sub	sp, #20
 800284e:	001e      	movs	r6, r3
 8002850:	000d      	movs	r5, r1
 8002852:	0017      	movs	r7, r2
  tickstart = HAL_GetTick();
 8002854:	f7fe fcae 	bl	80011b4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002858:	0023      	movs	r3, r4
 800285a:	335d      	adds	r3, #93	@ 0x5d
  tickstart = HAL_GetTick();
 800285c:	9000      	str	r0, [sp, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 800285e:	9301      	str	r3, [sp, #4]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	b2d8      	uxtb	r0, r3
 8002864:	2b01      	cmp	r3, #1
 8002866:	d000      	beq.n	800286a <HAL_SPI_Transmit+0x22>
 8002868:	e0c6      	b.n	80029f8 <HAL_SPI_Transmit+0x1b0>
  if ((pData == NULL) || (Size == 0U))
 800286a:	2d00      	cmp	r5, #0
 800286c:	d100      	bne.n	8002870 <HAL_SPI_Transmit+0x28>
 800286e:	e080      	b.n	8002972 <HAL_SPI_Transmit+0x12a>
 8002870:	2f00      	cmp	r7, #0
 8002872:	d100      	bne.n	8002876 <HAL_SPI_Transmit+0x2e>
 8002874:	e07d      	b.n	8002972 <HAL_SPI_Transmit+0x12a>
  __HAL_LOCK(hspi);
 8002876:	0023      	movs	r3, r4
 8002878:	335c      	adds	r3, #92	@ 0x5c
 800287a:	781a      	ldrb	r2, [r3, #0]
 800287c:	2a01      	cmp	r2, #1
 800287e:	d100      	bne.n	8002882 <HAL_SPI_Transmit+0x3a>
 8002880:	e0ba      	b.n	80029f8 <HAL_SPI_Transmit+0x1b0>
 8002882:	7018      	strb	r0, [r3, #0]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002884:	2303      	movs	r3, #3
 8002886:	9a01      	ldr	r2, [sp, #4]
 8002888:	7013      	strb	r3, [r2, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800288a:	2300      	movs	r3, #0
  hspi->RxXferSize  = 0U;
 800288c:	1da2      	adds	r2, r4, #6
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800288e:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002890:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002892:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002894:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002896:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferCount = 0U;
 8002898:	3202      	adds	r2, #2
  hspi->RxXferSize  = 0U;
 800289a:	8793      	strh	r3, [r2, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800289c:	87d3      	strh	r3, [r2, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800289e:	2280      	movs	r2, #128	@ 0x80
 80028a0:	68a1      	ldr	r1, [r4, #8]
  hspi->TxISR       = NULL;
 80028a2:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80028a4:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028a6:	0212      	lsls	r2, r2, #8
    __HAL_SPI_DISABLE(hspi);
 80028a8:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028aa:	4291      	cmp	r1, r2
 80028ac:	d108      	bne.n	80028c0 <HAL_SPI_Transmit+0x78>
    __HAL_SPI_DISABLE(hspi);
 80028ae:	2140      	movs	r1, #64	@ 0x40
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	438a      	bics	r2, r1
 80028b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80028b6:	2280      	movs	r2, #128	@ 0x80
 80028b8:	6819      	ldr	r1, [r3, #0]
 80028ba:	01d2      	lsls	r2, r2, #7
 80028bc:	430a      	orrs	r2, r1
 80028be:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028c0:	2240      	movs	r2, #64	@ 0x40
 80028c2:	6819      	ldr	r1, [r3, #0]
 80028c4:	4211      	tst	r1, r2
 80028c6:	d102      	bne.n	80028ce <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 80028c8:	6819      	ldr	r1, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028ce:	21e0      	movs	r1, #224	@ 0xe0
 80028d0:	68e0      	ldr	r0, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028d2:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028d4:	00c9      	lsls	r1, r1, #3
 80028d6:	4288      	cmp	r0, r1
 80028d8:	d94d      	bls.n	8002976 <HAL_SPI_Transmit+0x12e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028da:	2a00      	cmp	r2, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_SPI_Transmit+0x9a>
 80028de:	2f01      	cmp	r7, #1
 80028e0:	d107      	bne.n	80028f2 <HAL_SPI_Transmit+0xaa>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80028e2:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028e4:	3502      	adds	r5, #2
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80028e6:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80028e8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028ea:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028f2:	2502      	movs	r5, #2
 80028f4:	e00c      	b.n	8002910 <HAL_SPI_Transmit+0xc8>
 80028f6:	6822      	ldr	r2, [r4, #0]
 80028f8:	6893      	ldr	r3, [r2, #8]
 80028fa:	422b      	tst	r3, r5
 80028fc:	d029      	beq.n	8002952 <HAL_SPI_Transmit+0x10a>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80028fe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002900:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002902:	3302      	adds	r3, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002904:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002906:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002908:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800290a:	3b01      	subs	r3, #1
 800290c:	b29b      	uxth	r3, r3
 800290e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8002910:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1ef      	bne.n	80028f6 <HAL_SPI_Transmit+0xae>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002916:	0031      	movs	r1, r6
 8002918:	0020      	movs	r0, r4
 800291a:	9a00      	ldr	r2, [sp, #0]
 800291c:	f7ff fef9 	bl	8002712 <SPI_EndRxTxTransaction>
 8002920:	2800      	cmp	r0, #0
 8002922:	d000      	beq.n	8002926 <HAL_SPI_Transmit+0xde>
 8002924:	e065      	b.n	80029f2 <HAL_SPI_Transmit+0x1aa>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002926:	68a3      	ldr	r3, [r4, #8]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d106      	bne.n	800293a <HAL_SPI_Transmit+0xf2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800292c:	9303      	str	r3, [sp, #12]
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	9203      	str	r2, [sp, #12]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	9303      	str	r3, [sp, #12]
 8002938:	9b03      	ldr	r3, [sp, #12]
  hspi->State = HAL_SPI_STATE_READY;
 800293a:	2301      	movs	r3, #1
 800293c:	9a01      	ldr	r2, [sp, #4]
 800293e:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 8002940:	0023      	movs	r3, r4
 8002942:	2200      	movs	r2, #0
 8002944:	335c      	adds	r3, #92	@ 0x5c
 8002946:	701a      	strb	r2, [r3, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002948:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800294a:	1e43      	subs	r3, r0, #1
 800294c:	4198      	sbcs	r0, r3
 800294e:	b2c0      	uxtb	r0, r0
 8002950:	e00f      	b.n	8002972 <HAL_SPI_Transmit+0x12a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002952:	f7fe fc2f 	bl	80011b4 <HAL_GetTick>
 8002956:	9b00      	ldr	r3, [sp, #0]
 8002958:	1ac0      	subs	r0, r0, r3
 800295a:	42b0      	cmp	r0, r6
 800295c:	d3d8      	bcc.n	8002910 <HAL_SPI_Transmit+0xc8>
 800295e:	1c73      	adds	r3, r6, #1
 8002960:	d0d6      	beq.n	8002910 <HAL_SPI_Transmit+0xc8>
          hspi->State = HAL_SPI_STATE_READY;
 8002962:	0023      	movs	r3, r4
 8002964:	2201      	movs	r2, #1
 8002966:	335d      	adds	r3, #93	@ 0x5d
 8002968:	701a      	strb	r2, [r3, #0]
          __HAL_UNLOCK(hspi);
 800296a:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 800296c:	2003      	movs	r0, #3
          __HAL_UNLOCK(hspi);
 800296e:	345c      	adds	r4, #92	@ 0x5c
 8002970:	7023      	strb	r3, [r4, #0]
}
 8002972:	b005      	add	sp, #20
 8002974:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002976:	2a00      	cmp	r2, #0
 8002978:	d001      	beq.n	800297e <HAL_SPI_Transmit+0x136>
 800297a:	2f01      	cmp	r7, #1
 800297c:	d10a      	bne.n	8002994 <HAL_SPI_Transmit+0x14c>
      if (hspi->TxXferCount > 1U)
 800297e:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8002980:	2a01      	cmp	r2, #1
 8002982:	d909      	bls.n	8002998 <HAL_SPI_Transmit+0x150>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002984:	882a      	ldrh	r2, [r5, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002986:	3502      	adds	r5, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002988:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 800298a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800298c:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800298e:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8002990:	b29b      	uxth	r3, r3
 8002992:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002994:	2502      	movs	r5, #2
 8002996:	e017      	b.n	80029c8 <HAL_SPI_Transmit+0x180>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002998:	782a      	ldrb	r2, [r5, #0]
 800299a:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 800299c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800299e:	3301      	adds	r3, #1
 80029a0:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80029a2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029a4:	3b01      	subs	r3, #1
 80029a6:	e7f3      	b.n	8002990 <HAL_SPI_Transmit+0x148>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029a8:	6822      	ldr	r2, [r4, #0]
 80029aa:	6893      	ldr	r3, [r2, #8]
 80029ac:	422b      	tst	r3, r5
 80029ae:	d017      	beq.n	80029e0 <HAL_SPI_Transmit+0x198>
        if (hspi->TxXferCount > 1U)
 80029b0:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 80029b4:	2901      	cmp	r1, #1
 80029b6:	d90b      	bls.n	80029d0 <HAL_SPI_Transmit+0x188>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b8:	8819      	ldrh	r1, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ba:	3302      	adds	r3, #2
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029bc:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80029be:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80029c0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029c2:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 80029c8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1ec      	bne.n	80029a8 <HAL_SPI_Transmit+0x160>
 80029ce:	e7a2      	b.n	8002916 <HAL_SPI_Transmit+0xce>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80029d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80029d6:	3301      	adds	r3, #1
 80029d8:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 80029da:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029dc:	3b01      	subs	r3, #1
 80029de:	e7f1      	b.n	80029c4 <HAL_SPI_Transmit+0x17c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029e0:	f7fe fbe8 	bl	80011b4 <HAL_GetTick>
 80029e4:	9b00      	ldr	r3, [sp, #0]
 80029e6:	1ac0      	subs	r0, r0, r3
 80029e8:	42b0      	cmp	r0, r6
 80029ea:	d3ed      	bcc.n	80029c8 <HAL_SPI_Transmit+0x180>
 80029ec:	1c73      	adds	r3, r6, #1
 80029ee:	d0eb      	beq.n	80029c8 <HAL_SPI_Transmit+0x180>
 80029f0:	e7b7      	b.n	8002962 <HAL_SPI_Transmit+0x11a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80029f2:	2320      	movs	r3, #32
 80029f4:	6623      	str	r3, [r4, #96]	@ 0x60
 80029f6:	e796      	b.n	8002926 <HAL_SPI_Transmit+0xde>
    return HAL_BUSY;
 80029f8:	2002      	movs	r0, #2
 80029fa:	e7ba      	b.n	8002972 <HAL_SPI_Transmit+0x12a>

080029fc <HAL_SPI_TransmitReceive>:
{
 80029fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80029fe:	0004      	movs	r4, r0
 8002a00:	000d      	movs	r5, r1
 8002a02:	0017      	movs	r7, r2
 8002a04:	001e      	movs	r6, r3
  tickstart = HAL_GetTick();
 8002a06:	f7fe fbd5 	bl	80011b4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002a0a:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8002a0c:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8002a0e:	335d      	adds	r3, #93	@ 0x5d
 8002a10:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002a12:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8002a14:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d00c      	beq.n	8002a34 <HAL_SPI_TransmitReceive+0x38>
 8002a1a:	2382      	movs	r3, #130	@ 0x82
    return HAL_BUSY;
 8002a1c:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4299      	cmp	r1, r3
 8002a22:	d000      	beq.n	8002a26 <HAL_SPI_TransmitReceive+0x2a>
 8002a24:	e0a4      	b.n	8002b70 <HAL_SPI_TransmitReceive+0x174>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002a26:	68a3      	ldr	r3, [r4, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d000      	beq.n	8002a2e <HAL_SPI_TransmitReceive+0x32>
 8002a2c:	e0a0      	b.n	8002b70 <HAL_SPI_TransmitReceive+0x174>
 8002a2e:	2a04      	cmp	r2, #4
 8002a30:	d000      	beq.n	8002a34 <HAL_SPI_TransmitReceive+0x38>
 8002a32:	e09d      	b.n	8002b70 <HAL_SPI_TransmitReceive+0x174>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a34:	2d00      	cmp	r5, #0
 8002a36:	d05c      	beq.n	8002af2 <HAL_SPI_TransmitReceive+0xf6>
 8002a38:	2f00      	cmp	r7, #0
 8002a3a:	d05a      	beq.n	8002af2 <HAL_SPI_TransmitReceive+0xf6>
 8002a3c:	2e00      	cmp	r6, #0
 8002a3e:	d058      	beq.n	8002af2 <HAL_SPI_TransmitReceive+0xf6>
  __HAL_LOCK(hspi);
 8002a40:	0023      	movs	r3, r4
 8002a42:	335c      	adds	r3, #92	@ 0x5c
 8002a44:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002a46:	2002      	movs	r0, #2
  __HAL_LOCK(hspi);
 8002a48:	2a01      	cmp	r2, #1
 8002a4a:	d100      	bne.n	8002a4e <HAL_SPI_TransmitReceive+0x52>
 8002a4c:	e090      	b.n	8002b70 <HAL_SPI_TransmitReceive+0x174>
 8002a4e:	2201      	movs	r2, #1
 8002a50:	701a      	strb	r2, [r3, #0]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002a52:	785a      	ldrb	r2, [r3, #1]
 8002a54:	3301      	adds	r3, #1
 8002a56:	2a04      	cmp	r2, #4
 8002a58:	d001      	beq.n	8002a5e <HAL_SPI_TransmitReceive+0x62>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002a5a:	2205      	movs	r2, #5
 8002a5c:	701a      	strb	r2, [r3, #0]
  hspi->RxXferCount = Size;
 8002a5e:	0022      	movs	r2, r4
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a60:	2300      	movs	r3, #0
  hspi->RxXferCount = Size;
 8002a62:	3208      	adds	r2, #8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a64:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002a66:	6427      	str	r7, [r4, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002a68:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002a6a:	1da2      	adds	r2, r4, #6
 8002a6c:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002a6e:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002a70:	6523      	str	r3, [r4, #80]	@ 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002a72:	23e0      	movs	r3, #224	@ 0xe0
 8002a74:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002a76:	6822      	ldr	r2, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002a78:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002a7a:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002a7c:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	4298      	cmp	r0, r3
 8002a82:	d801      	bhi.n	8002a88 <HAL_SPI_TransmitReceive+0x8c>
 8002a84:	2e01      	cmp	r6, #1
 8002a86:	d036      	beq.n	8002af6 <HAL_SPI_TransmitReceive+0xfa>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002a88:	6853      	ldr	r3, [r2, #4]
 8002a8a:	4f7a      	ldr	r7, [pc, #488]	@ (8002c74 <HAL_SPI_TransmitReceive+0x278>)
 8002a8c:	403b      	ands	r3, r7
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002a8e:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a90:	2340      	movs	r3, #64	@ 0x40
 8002a92:	6817      	ldr	r7, [r2, #0]
 8002a94:	421f      	tst	r7, r3
 8002a96:	d102      	bne.n	8002a9e <HAL_SPI_TransmitReceive+0xa2>
    __HAL_SPI_ENABLE(hspi);
 8002a98:	6817      	ldr	r7, [r2, #0]
 8002a9a:	433b      	orrs	r3, r7
 8002a9c:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a9e:	23e0      	movs	r3, #224	@ 0xe0
 8002aa0:	00db      	lsls	r3, r3, #3
 8002aa2:	4298      	cmp	r0, r3
 8002aa4:	d800      	bhi.n	8002aa8 <HAL_SPI_TransmitReceive+0xac>
 8002aa6:	e064      	b.n	8002b72 <HAL_SPI_TransmitReceive+0x176>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aa8:	2900      	cmp	r1, #0
 8002aaa:	d001      	beq.n	8002ab0 <HAL_SPI_TransmitReceive+0xb4>
 8002aac:	2e01      	cmp	r6, #1
 8002aae:	d107      	bne.n	8002ac0 <HAL_SPI_TransmitReceive+0xc4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ab0:	882b      	ldrh	r3, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ab2:	3502      	adds	r5, #2
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ab4:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8002ab6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ab8:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8002aba:	3b01      	subs	r3, #1
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002ac0:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ac2:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ac4:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ac6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d119      	bne.n	8002b00 <HAL_SPI_TransmitReceive+0x104>
 8002acc:	0023      	movs	r3, r4
 8002ace:	3308      	adds	r3, #8
 8002ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d114      	bne.n	8002b00 <HAL_SPI_TransmitReceive+0x104>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ad6:	0020      	movs	r0, r4
 8002ad8:	9a01      	ldr	r2, [sp, #4]
 8002ada:	9908      	ldr	r1, [sp, #32]
 8002adc:	f7ff fe19 	bl	8002712 <SPI_EndRxTxTransaction>
 8002ae0:	0023      	movs	r3, r4
 8002ae2:	335c      	adds	r3, #92	@ 0x5c
 8002ae4:	2800      	cmp	r0, #0
 8002ae6:	d100      	bne.n	8002aea <HAL_SPI_TransmitReceive+0xee>
 8002ae8:	e0b9      	b.n	8002c5e <HAL_SPI_TransmitReceive+0x262>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002aea:	2220      	movs	r2, #32
 8002aec:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8002aee:	2200      	movs	r2, #0
 8002af0:	701a      	strb	r2, [r3, #0]
    return HAL_ERROR;
 8002af2:	2001      	movs	r0, #1
 8002af4:	e03c      	b.n	8002b70 <HAL_SPI_TransmitReceive+0x174>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002af6:	2380      	movs	r3, #128	@ 0x80
 8002af8:	6857      	ldr	r7, [r2, #4]
 8002afa:	015b      	lsls	r3, r3, #5
 8002afc:	433b      	orrs	r3, r7
 8002afe:	e7c6      	b.n	8002a8e <HAL_SPI_TransmitReceive+0x92>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b00:	6820      	ldr	r0, [r4, #0]
 8002b02:	6883      	ldr	r3, [r0, #8]
 8002b04:	423b      	tst	r3, r7
 8002b06:	d00e      	beq.n	8002b26 <HAL_SPI_TransmitReceive+0x12a>
 8002b08:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00b      	beq.n	8002b26 <HAL_SPI_TransmitReceive+0x12a>
 8002b0e:	2d01      	cmp	r5, #1
 8002b10:	d108      	bne.n	8002b24 <HAL_SPI_TransmitReceive+0x128>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b12:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b14:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b16:	3302      	adds	r3, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b18:	60c2      	str	r2, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b1a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002b1c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	87e3      	strh	r3, [r4, #62]	@ 0x3e
{
 8002b24:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b26:	6883      	ldr	r3, [r0, #8]
 8002b28:	0019      	movs	r1, r3
 8002b2a:	4031      	ands	r1, r6
 8002b2c:	4233      	tst	r3, r6
 8002b2e:	d00e      	beq.n	8002b4e <HAL_SPI_TransmitReceive+0x152>
 8002b30:	0022      	movs	r2, r4
 8002b32:	3208      	adds	r2, #8
 8002b34:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d009      	beq.n	8002b4e <HAL_SPI_TransmitReceive+0x152>
        txallowed = 1U;
 8002b3a:	000d      	movs	r5, r1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b3c:	68c0      	ldr	r0, [r0, #12]
 8002b3e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002b40:	8018      	strh	r0, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b42:	3302      	adds	r3, #2
 8002b44:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002b46:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002b4e:	f7fe fb31 	bl	80011b4 <HAL_GetTick>
 8002b52:	9b01      	ldr	r3, [sp, #4]
 8002b54:	1ac0      	subs	r0, r0, r3
 8002b56:	9b08      	ldr	r3, [sp, #32]
 8002b58:	4298      	cmp	r0, r3
 8002b5a:	d3b4      	bcc.n	8002ac6 <HAL_SPI_TransmitReceive+0xca>
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	d0b2      	beq.n	8002ac6 <HAL_SPI_TransmitReceive+0xca>
        hspi->State = HAL_SPI_STATE_READY;
 8002b60:	0023      	movs	r3, r4
 8002b62:	2201      	movs	r2, #1
 8002b64:	335d      	adds	r3, #93	@ 0x5d
 8002b66:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8002b68:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8002b6a:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002b6c:	345c      	adds	r4, #92	@ 0x5c
 8002b6e:	7023      	strb	r3, [r4, #0]
}
 8002b70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b72:	2900      	cmp	r1, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_SPI_TransmitReceive+0x17e>
 8002b76:	2e01      	cmp	r6, #1
 8002b78:	d10a      	bne.n	8002b90 <HAL_SPI_TransmitReceive+0x194>
      if (hspi->TxXferCount > 1U)
 8002b7a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d90b      	bls.n	8002b98 <HAL_SPI_TransmitReceive+0x19c>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b80:	882b      	ldrh	r3, [r5, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b82:	3502      	adds	r5, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b84:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8002b86:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b88:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002b8a:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002b90:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b92:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b94:	002e      	movs	r6, r5
 8002b96:	e047      	b.n	8002c28 <HAL_SPI_TransmitReceive+0x22c>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b98:	782b      	ldrb	r3, [r5, #0]
 8002b9a:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002b9c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002ba2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	e7f1      	b.n	8002b8c <HAL_SPI_TransmitReceive+0x190>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ba8:	6822      	ldr	r2, [r4, #0]
 8002baa:	6893      	ldr	r3, [r2, #8]
 8002bac:	423b      	tst	r3, r7
 8002bae:	d011      	beq.n	8002bd4 <HAL_SPI_TransmitReceive+0x1d8>
 8002bb0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00e      	beq.n	8002bd4 <HAL_SPI_TransmitReceive+0x1d8>
 8002bb6:	2d01      	cmp	r5, #1
 8002bb8:	d10b      	bne.n	8002bd2 <HAL_SPI_TransmitReceive+0x1d6>
        if (hspi->TxXferCount > 1U)
 8002bba:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bbc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8002bbe:	2901      	cmp	r1, #1
 8002bc0:	d93b      	bls.n	8002c3a <HAL_SPI_TransmitReceive+0x23e>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bc2:	8819      	ldrh	r1, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bc4:	3302      	adds	r3, #2
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bc6:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bc8:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002bca:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002bcc:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002bd2:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bd4:	6822      	ldr	r2, [r4, #0]
 8002bd6:	6893      	ldr	r3, [r2, #8]
 8002bd8:	0019      	movs	r1, r3
 8002bda:	4031      	ands	r1, r6
 8002bdc:	4233      	tst	r3, r6
 8002bde:	d019      	beq.n	8002c14 <HAL_SPI_TransmitReceive+0x218>
 8002be0:	0023      	movs	r3, r4
 8002be2:	3308      	adds	r3, #8
 8002be4:	8fd8      	ldrh	r0, [r3, #62]	@ 0x3e
 8002be6:	2800      	cmp	r0, #0
 8002be8:	d014      	beq.n	8002c14 <HAL_SPI_TransmitReceive+0x218>
        if (hspi->RxXferCount > 1U)
 8002bea:	8fdd      	ldrh	r5, [r3, #62]	@ 0x3e
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bec:	6c20      	ldr	r0, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8002bee:	2d01      	cmp	r5, #1
 8002bf0:	d92b      	bls.n	8002c4a <HAL_SPI_TransmitReceive+0x24e>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bf2:	68d5      	ldr	r5, [r2, #12]
 8002bf4:	8005      	strh	r5, [r0, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002bf6:	3002      	adds	r0, #2
 8002bf8:	6420      	str	r0, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8002bfa:	8fd8      	ldrh	r0, [r3, #62]	@ 0x3e
 8002bfc:	3802      	subs	r0, #2
 8002bfe:	b280      	uxth	r0, r0
 8002c00:	87d8      	strh	r0, [r3, #62]	@ 0x3e
          if (hspi->RxXferCount <= 1U)
 8002c02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d804      	bhi.n	8002c12 <HAL_SPI_TransmitReceive+0x216>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c08:	2380      	movs	r3, #128	@ 0x80
 8002c0a:	6850      	ldr	r0, [r2, #4]
 8002c0c:	015b      	lsls	r3, r3, #5
 8002c0e:	4303      	orrs	r3, r0
 8002c10:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8002c12:	000d      	movs	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002c14:	f7fe face 	bl	80011b4 <HAL_GetTick>
 8002c18:	9b01      	ldr	r3, [sp, #4]
 8002c1a:	1ac0      	subs	r0, r0, r3
 8002c1c:	9b08      	ldr	r3, [sp, #32]
 8002c1e:	4298      	cmp	r0, r3
 8002c20:	d302      	bcc.n	8002c28 <HAL_SPI_TransmitReceive+0x22c>
 8002c22:	3301      	adds	r3, #1
 8002c24:	d000      	beq.n	8002c28 <HAL_SPI_TransmitReceive+0x22c>
 8002c26:	e79b      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x164>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c28:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1bc      	bne.n	8002ba8 <HAL_SPI_TransmitReceive+0x1ac>
 8002c2e:	0023      	movs	r3, r4
 8002c30:	3308      	adds	r3, #8
 8002c32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1b7      	bne.n	8002ba8 <HAL_SPI_TransmitReceive+0x1ac>
 8002c38:	e74d      	b.n	8002ad6 <HAL_SPI_TransmitReceive+0xda>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8002c3e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002c40:	3301      	adds	r3, #1
 8002c42:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8002c44:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c46:	3b01      	subs	r3, #1
 8002c48:	e7c1      	b.n	8002bce <HAL_SPI_TransmitReceive+0x1d2>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002c4a:	7b12      	ldrb	r2, [r2, #12]
 8002c4c:	7002      	strb	r2, [r0, #0]
          hspi->pRxBuffPtr++;
 8002c4e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002c50:	3201      	adds	r2, #1
 8002c52:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8002c54:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002c56:	3a01      	subs	r2, #1
 8002c58:	b292      	uxth	r2, r2
 8002c5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c5c:	e7d9      	b.n	8002c12 <HAL_SPI_TransmitReceive+0x216>
  hspi->State = HAL_SPI_STATE_READY;
 8002c5e:	0022      	movs	r2, r4
 8002c60:	2101      	movs	r1, #1
 8002c62:	325d      	adds	r2, #93	@ 0x5d
 8002c64:	7011      	strb	r1, [r2, #0]
  __HAL_UNLOCK(hspi);
 8002c66:	7018      	strb	r0, [r3, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c68:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002c6a:	1e43      	subs	r3, r0, #1
 8002c6c:	4198      	sbcs	r0, r3
 8002c6e:	b2c0      	uxtb	r0, r0
 8002c70:	e77e      	b.n	8002b70 <HAL_SPI_TransmitReceive+0x174>
 8002c72:	46c0      	nop			@ (mov r8, r8)
 8002c74:	ffffefff 	.word	0xffffefff

08002c78 <HAL_SPI_Receive>:
{
 8002c78:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8002c7a:	0007      	movs	r7, r0
{
 8002c7c:	b087      	sub	sp, #28
 8002c7e:	9102      	str	r1, [sp, #8]
 8002c80:	9203      	str	r2, [sp, #12]
  if (hspi->State != HAL_SPI_STATE_READY)
 8002c82:	375d      	adds	r7, #93	@ 0x5d
{
 8002c84:	001e      	movs	r6, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8002c86:	783b      	ldrb	r3, [r7, #0]
{
 8002c88:	0004      	movs	r4, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002c8a:	b2dd      	uxtb	r5, r3
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d003      	beq.n	8002c98 <HAL_SPI_Receive+0x20>
    return HAL_BUSY;
 8002c90:	2502      	movs	r5, #2
}
 8002c92:	0028      	movs	r0, r5
 8002c94:	b007      	add	sp, #28
 8002c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002c98:	2382      	movs	r3, #130	@ 0x82
 8002c9a:	6842      	ldr	r2, [r0, #4]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d10c      	bne.n	8002cbc <HAL_SPI_Receive+0x44>
 8002ca2:	6883      	ldr	r3, [r0, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d109      	bne.n	8002cbc <HAL_SPI_Receive+0x44>
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ca8:	9a02      	ldr	r2, [sp, #8]
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002caa:	3304      	adds	r3, #4
 8002cac:	703b      	strb	r3, [r7, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002cae:	0011      	movs	r1, r2
 8002cb0:	9b03      	ldr	r3, [sp, #12]
 8002cb2:	9600      	str	r6, [sp, #0]
 8002cb4:	f7ff fea2 	bl	80029fc <HAL_SPI_TransmitReceive>
 8002cb8:	0005      	movs	r5, r0
 8002cba:	e7ea      	b.n	8002c92 <HAL_SPI_Receive+0x1a>
  tickstart = HAL_GetTick();
 8002cbc:	f7fe fa7a 	bl	80011b4 <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 8002cc0:	9b02      	ldr	r3, [sp, #8]
  tickstart = HAL_GetTick();
 8002cc2:	9005      	str	r0, [sp, #20]
  if ((pData == NULL) || (Size == 0U))
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0e4      	beq.n	8002c92 <HAL_SPI_Receive+0x1a>
 8002cc8:	9b03      	ldr	r3, [sp, #12]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0e1      	beq.n	8002c92 <HAL_SPI_Receive+0x1a>
  __HAL_LOCK(hspi);
 8002cce:	0023      	movs	r3, r4
 8002cd0:	335c      	adds	r3, #92	@ 0x5c
 8002cd2:	9304      	str	r3, [sp, #16]
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d0da      	beq.n	8002c90 <HAL_SPI_Receive+0x18>
 8002cda:	2301      	movs	r3, #1
 8002cdc:	9a04      	ldr	r2, [sp, #16]
  hspi->RxXferSize  = Size;
 8002cde:	9903      	ldr	r1, [sp, #12]
  __HAL_LOCK(hspi);
 8002ce0:	7013      	strb	r3, [r2, #0]
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002ce2:	3303      	adds	r3, #3
 8002ce4:	703b      	strb	r3, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ce6:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002ce8:	9a02      	ldr	r2, [sp, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cea:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002cec:	6422      	str	r2, [r4, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002cee:	1da2      	adds	r2, r4, #6
 8002cf0:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  hspi->RxXferCount = Size;
 8002cf2:	3202      	adds	r2, #2
 8002cf4:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cf6:	22e0      	movs	r2, #224	@ 0xe0
 8002cf8:	68e1      	ldr	r1, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002cfa:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002cfc:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002cfe:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002d00:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002d02:	6523      	str	r3, [r4, #80]	@ 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d04:	00d2      	lsls	r2, r2, #3
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d06:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d08:	4291      	cmp	r1, r2
 8002d0a:	d92f      	bls.n	8002d6c <HAL_SPI_Receive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	4839      	ldr	r0, [pc, #228]	@ (8002df4 <HAL_SPI_Receive+0x17c>)
 8002d10:	4002      	ands	r2, r0
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d12:	605a      	str	r2, [r3, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d14:	2280      	movs	r2, #128	@ 0x80
 8002d16:	68a0      	ldr	r0, [r4, #8]
 8002d18:	0212      	lsls	r2, r2, #8
 8002d1a:	4290      	cmp	r0, r2
 8002d1c:	d107      	bne.n	8002d2e <HAL_SPI_Receive+0xb6>
    __HAL_SPI_DISABLE(hspi);
 8002d1e:	2040      	movs	r0, #64	@ 0x40
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	4382      	bics	r2, r0
 8002d24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	4833      	ldr	r0, [pc, #204]	@ (8002df8 <HAL_SPI_Receive+0x180>)
 8002d2a:	4002      	ands	r2, r0
 8002d2c:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d2e:	2240      	movs	r2, #64	@ 0x40
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	4210      	tst	r0, r2
 8002d34:	d102      	bne.n	8002d3c <HAL_SPI_Receive+0xc4>
    __HAL_SPI_ENABLE(hspi);
 8002d36:	6818      	ldr	r0, [r3, #0]
 8002d38:	4302      	orrs	r2, r0
 8002d3a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002d3c:	23e0      	movs	r3, #224	@ 0xe0
 8002d3e:	0025      	movs	r5, r4
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	3508      	adds	r5, #8
 8002d44:	4299      	cmp	r1, r3
 8002d46:	d925      	bls.n	8002d94 <HAL_SPI_Receive+0x11c>
    while (hspi->RxXferCount > 0U)
 8002d48:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d025      	beq.n	8002d9a <HAL_SPI_Receive+0x122>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d4e:	2101      	movs	r1, #1
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	420a      	tst	r2, r1
 8002d56:	d040      	beq.n	8002dda <HAL_SPI_Receive+0x162>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d5e:	3302      	adds	r3, #2
 8002d60:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002d62:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	87eb      	strh	r3, [r5, #62]	@ 0x3e
 8002d6a:	e7ed      	b.n	8002d48 <HAL_SPI_Receive+0xd0>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d6c:	2280      	movs	r2, #128	@ 0x80
 8002d6e:	6858      	ldr	r0, [r3, #4]
 8002d70:	0152      	lsls	r2, r2, #5
 8002d72:	4302      	orrs	r2, r0
 8002d74:	e7cd      	b.n	8002d12 <HAL_SPI_Receive+0x9a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d76:	2101      	movs	r1, #1
 8002d78:	6823      	ldr	r3, [r4, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	420a      	tst	r2, r1
 8002d7e:	d01d      	beq.n	8002dbc <HAL_SPI_Receive+0x144>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002d80:	7b1b      	ldrb	r3, [r3, #12]
 8002d82:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002d84:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002d86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d88:	185b      	adds	r3, r3, r1
 8002d8a:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002d8c:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	87eb      	strh	r3, [r5, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8002d94:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1ed      	bne.n	8002d76 <HAL_SPI_Receive+0xfe>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d9a:	0031      	movs	r1, r6
 8002d9c:	0020      	movs	r0, r4
 8002d9e:	9a05      	ldr	r2, [sp, #20]
 8002da0:	f7ff fc7a 	bl	8002698 <SPI_EndRxTransaction>
 8002da4:	2800      	cmp	r0, #0
 8002da6:	d121      	bne.n	8002dec <HAL_SPI_Receive+0x174>
  hspi->State = HAL_SPI_STATE_READY;
 8002da8:	2301      	movs	r3, #1
 8002daa:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 8002dac:	2300      	movs	r3, #0
 8002dae:	9a04      	ldr	r2, [sp, #16]
 8002db0:	7013      	strb	r3, [r2, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002db2:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8002db4:	1e6b      	subs	r3, r5, #1
 8002db6:	419d      	sbcs	r5, r3
 8002db8:	b2ed      	uxtb	r5, r5
 8002dba:	e76a      	b.n	8002c92 <HAL_SPI_Receive+0x1a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dbc:	f7fe f9fa 	bl	80011b4 <HAL_GetTick>
 8002dc0:	9b05      	ldr	r3, [sp, #20]
 8002dc2:	1ac0      	subs	r0, r0, r3
 8002dc4:	42b0      	cmp	r0, r6
 8002dc6:	d3e5      	bcc.n	8002d94 <HAL_SPI_Receive+0x11c>
 8002dc8:	1c73      	adds	r3, r6, #1
 8002dca:	d0e3      	beq.n	8002d94 <HAL_SPI_Receive+0x11c>
          hspi->State = HAL_SPI_STATE_READY;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	703b      	strb	r3, [r7, #0]
          __HAL_UNLOCK(hspi);
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	9a04      	ldr	r2, [sp, #16]
          return HAL_TIMEOUT;
 8002dd4:	2503      	movs	r5, #3
          __HAL_UNLOCK(hspi);
 8002dd6:	7013      	strb	r3, [r2, #0]
 8002dd8:	e75b      	b.n	8002c92 <HAL_SPI_Receive+0x1a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dda:	f7fe f9eb 	bl	80011b4 <HAL_GetTick>
 8002dde:	9b05      	ldr	r3, [sp, #20]
 8002de0:	1ac0      	subs	r0, r0, r3
 8002de2:	42b0      	cmp	r0, r6
 8002de4:	d3b0      	bcc.n	8002d48 <HAL_SPI_Receive+0xd0>
 8002de6:	1c73      	adds	r3, r6, #1
 8002de8:	d0ae      	beq.n	8002d48 <HAL_SPI_Receive+0xd0>
 8002dea:	e7ef      	b.n	8002dcc <HAL_SPI_Receive+0x154>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dec:	2320      	movs	r3, #32
 8002dee:	6623      	str	r3, [r4, #96]	@ 0x60
 8002df0:	e7da      	b.n	8002da8 <HAL_SPI_Receive+0x130>
 8002df2:	46c0      	nop			@ (mov r8, r8)
 8002df4:	ffffefff 	.word	0xffffefff
 8002df8:	ffffbfff 	.word	0xffffbfff

08002dfc <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002dfc:	0001      	movs	r1, r0
{
 8002dfe:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 8002e00:	2001      	movs	r0, #1
{
 8002e02:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8002e04:	313d      	adds	r1, #61	@ 0x3d
 8002e06:	780c      	ldrb	r4, [r1, #0]
 8002e08:	b2e2      	uxtb	r2, r4
 8002e0a:	4284      	cmp	r4, r0
 8002e0c:	d115      	bne.n	8002e3a <HAL_TIM_Base_Start+0x3e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e0e:	1800      	adds	r0, r0, r0
 8002e10:	7008      	strb	r0, [r1, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	490a      	ldr	r1, [pc, #40]	@ (8002e40 <HAL_TIM_Base_Start+0x44>)
 8002e16:	428b      	cmp	r3, r1
 8002e18:	d002      	beq.n	8002e20 <HAL_TIM_Base_Start+0x24>
 8002e1a:	490a      	ldr	r1, [pc, #40]	@ (8002e44 <HAL_TIM_Base_Start+0x48>)
 8002e1c:	428b      	cmp	r3, r1
 8002e1e:	d10d      	bne.n	8002e3c <HAL_TIM_Base_Start+0x40>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	4909      	ldr	r1, [pc, #36]	@ (8002e48 <HAL_TIM_Base_Start+0x4c>)
 8002e24:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e26:	2a06      	cmp	r2, #6
 8002e28:	d006      	beq.n	8002e38 <HAL_TIM_Base_Start+0x3c>
 8002e2a:	3907      	subs	r1, #7
 8002e2c:	428a      	cmp	r2, r1
 8002e2e:	d003      	beq.n	8002e38 <HAL_TIM_Base_Start+0x3c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e30:	2201      	movs	r2, #1
 8002e32:	6819      	ldr	r1, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8002e38:	2000      	movs	r0, #0
}
 8002e3a:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 8002e3c:	6819      	ldr	r1, [r3, #0]
 8002e3e:	e7f9      	b.n	8002e34 <HAL_TIM_Base_Start+0x38>
 8002e40:	40012c00 	.word	0x40012c00
 8002e44:	40000400 	.word	0x40000400
 8002e48:	00010007 	.word	0x00010007

08002e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e4c:	b510      	push	{r4, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e4e:	4c1a      	ldr	r4, [pc, #104]	@ (8002eb8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002e50:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e52:	42a0      	cmp	r0, r4
 8002e54:	d00a      	beq.n	8002e6c <TIM_Base_SetConfig+0x20>
 8002e56:	4a19      	ldr	r2, [pc, #100]	@ (8002ebc <TIM_Base_SetConfig+0x70>)
 8002e58:	4290      	cmp	r0, r2
 8002e5a:	d007      	beq.n	8002e6c <TIM_Base_SetConfig+0x20>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e5c:	4a18      	ldr	r2, [pc, #96]	@ (8002ec0 <TIM_Base_SetConfig+0x74>)
 8002e5e:	4290      	cmp	r0, r2
 8002e60:	d109      	bne.n	8002e76 <TIM_Base_SetConfig+0x2a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e62:	4a18      	ldr	r2, [pc, #96]	@ (8002ec4 <TIM_Base_SetConfig+0x78>)
 8002e64:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e66:	68cb      	ldr	r3, [r1, #12]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	e00a      	b.n	8002e82 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e6c:	2270      	movs	r2, #112	@ 0x70
 8002e6e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8002e70:	684a      	ldr	r2, [r1, #4]
 8002e72:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e74:	e7f5      	b.n	8002e62 <TIM_Base_SetConfig+0x16>
 8002e76:	4a14      	ldr	r2, [pc, #80]	@ (8002ec8 <TIM_Base_SetConfig+0x7c>)
 8002e78:	4290      	cmp	r0, r2
 8002e7a:	d0f2      	beq.n	8002e62 <TIM_Base_SetConfig+0x16>
 8002e7c:	4a13      	ldr	r2, [pc, #76]	@ (8002ecc <TIM_Base_SetConfig+0x80>)
 8002e7e:	4290      	cmp	r0, r2
 8002e80:	d0ef      	beq.n	8002e62 <TIM_Base_SetConfig+0x16>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e82:	2280      	movs	r2, #128	@ 0x80
 8002e84:	4393      	bics	r3, r2
 8002e86:	694a      	ldr	r2, [r1, #20]
 8002e88:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e8a:	688a      	ldr	r2, [r1, #8]
 8002e8c:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e8e:	680a      	ldr	r2, [r1, #0]
 8002e90:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e92:	42a0      	cmp	r0, r4
 8002e94:	d005      	beq.n	8002ea2 <TIM_Base_SetConfig+0x56>
 8002e96:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec8 <TIM_Base_SetConfig+0x7c>)
 8002e98:	4290      	cmp	r0, r2
 8002e9a:	d002      	beq.n	8002ea2 <TIM_Base_SetConfig+0x56>
 8002e9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002ecc <TIM_Base_SetConfig+0x80>)
 8002e9e:	4290      	cmp	r0, r2
 8002ea0:	d101      	bne.n	8002ea6 <TIM_Base_SetConfig+0x5a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ea2:	690a      	ldr	r2, [r1, #16]
 8002ea4:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002ea6:	2204      	movs	r2, #4
 8002ea8:	6801      	ldr	r1, [r0, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002eae:	2201      	movs	r2, #1
 8002eb0:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8002eb2:	6003      	str	r3, [r0, #0]
}
 8002eb4:	bd10      	pop	{r4, pc}
 8002eb6:	46c0      	nop			@ (mov r8, r8)
 8002eb8:	40012c00 	.word	0x40012c00
 8002ebc:	40000400 	.word	0x40000400
 8002ec0:	40002000 	.word	0x40002000
 8002ec4:	fffffcff 	.word	0xfffffcff
 8002ec8:	40014400 	.word	0x40014400
 8002ecc:	40014800 	.word	0x40014800

08002ed0 <HAL_TIM_Base_Init>:
{
 8002ed0:	b570      	push	{r4, r5, r6, lr}
 8002ed2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002ed4:	2001      	movs	r0, #1
  if (htim == NULL)
 8002ed6:	2c00      	cmp	r4, #0
 8002ed8:	d023      	beq.n	8002f22 <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002eda:	0025      	movs	r5, r4
 8002edc:	353d      	adds	r5, #61	@ 0x3d
 8002ede:	782b      	ldrb	r3, [r5, #0]
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d105      	bne.n	8002ef2 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002ee6:	0023      	movs	r3, r4
 8002ee8:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002eea:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002eec:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8002eee:	f7fd ffb9 	bl	8000e64 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ef6:	6820      	ldr	r0, [r4, #0]
 8002ef8:	1d21      	adds	r1, r4, #4
 8002efa:	f7ff ffa7 	bl	8002e4c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002efe:	0022      	movs	r2, r4
 8002f00:	2301      	movs	r3, #1
  return HAL_OK;
 8002f02:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f04:	3248      	adds	r2, #72	@ 0x48
 8002f06:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f08:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f0a:	3a0a      	subs	r2, #10
 8002f0c:	7013      	strb	r3, [r2, #0]
 8002f0e:	7053      	strb	r3, [r2, #1]
 8002f10:	7093      	strb	r3, [r2, #2]
 8002f12:	70d3      	strb	r3, [r2, #3]
 8002f14:	7113      	strb	r3, [r2, #4]
 8002f16:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f18:	7193      	strb	r3, [r2, #6]
 8002f1a:	71d3      	strb	r3, [r2, #7]
 8002f1c:	7213      	strb	r3, [r2, #8]
 8002f1e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002f20:	702b      	strb	r3, [r5, #0]
}
 8002f22:	bd70      	pop	{r4, r5, r6, pc}

08002f24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f24:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002f26:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002f30:	6801      	ldr	r1, [r0, #0]
 8002f32:	4d13      	ldr	r5, [pc, #76]	@ (8002f80 <UART_EndRxTransfer+0x5c>)
 8002f34:	680b      	ldr	r3, [r1, #0]
 8002f36:	402b      	ands	r3, r5
 8002f38:	600b      	str	r3, [r1, #0]
 8002f3a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002f3e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f42:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f46:	6802      	ldr	r2, [r0, #0]
 8002f48:	4c0e      	ldr	r4, [pc, #56]	@ (8002f84 <UART_EndRxTransfer+0x60>)
 8002f4a:	6893      	ldr	r3, [r2, #8]
 8002f4c:	4023      	ands	r3, r4
 8002f4e:	6093      	str	r3, [r2, #8]
 8002f50:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f54:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d10a      	bne.n	8002f70 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002f5a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f5e:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f62:	2410      	movs	r4, #16
 8002f64:	6802      	ldr	r2, [r0, #0]
 8002f66:	6813      	ldr	r3, [r2, #0]
 8002f68:	43a3      	bics	r3, r4
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f70:	0003      	movs	r3, r0
 8002f72:	2220      	movs	r2, #32
 8002f74:	338c      	adds	r3, #140	@ 0x8c
 8002f76:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002f7c:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002f7e:	bd30      	pop	{r4, r5, pc}
 8002f80:	fffffedf 	.word	0xfffffedf
 8002f84:	effffffe 	.word	0xeffffffe

08002f88 <UART_SetConfig>:
{
 8002f88:	b570      	push	{r4, r5, r6, lr}
 8002f8a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f8c:	6925      	ldr	r5, [r4, #16]
 8002f8e:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f90:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f92:	4329      	orrs	r1, r5
 8002f94:	6965      	ldr	r5, [r4, #20]
 8002f96:	69c2      	ldr	r2, [r0, #28]
 8002f98:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f9a:	6818      	ldr	r0, [r3, #0]
 8002f9c:	4d50      	ldr	r5, [pc, #320]	@ (80030e0 <UART_SetConfig+0x158>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f9e:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fa0:	4028      	ands	r0, r5
 8002fa2:	4301      	orrs	r1, r0
 8002fa4:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fa6:	6859      	ldr	r1, [r3, #4]
 8002fa8:	484e      	ldr	r0, [pc, #312]	@ (80030e4 <UART_SetConfig+0x15c>)
  tmpreg |= huart->Init.OneBitSampling;
 8002faa:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fac:	4001      	ands	r1, r0
 8002fae:	68e0      	ldr	r0, [r4, #12]
 8002fb0:	4301      	orrs	r1, r0
 8002fb2:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fb4:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fb6:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8002fb8:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fba:	4d4b      	ldr	r5, [pc, #300]	@ (80030e8 <UART_SetConfig+0x160>)
 8002fbc:	4028      	ands	r0, r5
 8002fbe:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002fc0:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fc2:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002fc4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fc6:	4381      	bics	r1, r0
 8002fc8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002fca:	4301      	orrs	r1, r0
 8002fcc:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fce:	4947      	ldr	r1, [pc, #284]	@ (80030ec <UART_SetConfig+0x164>)
 8002fd0:	428b      	cmp	r3, r1
 8002fd2:	d115      	bne.n	8003000 <UART_SetConfig+0x78>
 8002fd4:	2103      	movs	r1, #3
 8002fd6:	4b46      	ldr	r3, [pc, #280]	@ (80030f0 <UART_SetConfig+0x168>)
 8002fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fda:	400b      	ands	r3, r1
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d86f      	bhi.n	80030c2 <UART_SetConfig+0x13a>
 8002fe2:	4944      	ldr	r1, [pc, #272]	@ (80030f4 <UART_SetConfig+0x16c>)
 8002fe4:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fe6:	2380      	movs	r3, #128	@ 0x80
 8002fe8:	021b      	lsls	r3, r3, #8
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d137      	bne.n	800305e <UART_SetConfig+0xd6>
    switch (clocksource)
 8002fee:	2808      	cmp	r0, #8
 8002ff0:	d865      	bhi.n	80030be <UART_SetConfig+0x136>
 8002ff2:	f7fd f889 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002ff6:	646a      	.short	0x646a
 8002ff8:	6431640b 	.word	0x6431640b
 8002ffc:	6464      	.short	0x6464
 8002ffe:	14          	.byte	0x14
 8002fff:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003000:	493d      	ldr	r1, [pc, #244]	@ (80030f8 <UART_SetConfig+0x170>)
 8003002:	185b      	adds	r3, r3, r1
 8003004:	1e59      	subs	r1, r3, #1
 8003006:	418b      	sbcs	r3, r1
 8003008:	0118      	lsls	r0, r3, #4
 800300a:	e7ec      	b.n	8002fe6 <UART_SetConfig+0x5e>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800300c:	4b38      	ldr	r3, [pc, #224]	@ (80030f0 <UART_SetConfig+0x168>)
 800300e:	483b      	ldr	r0, [pc, #236]	@ (80030fc <UART_SetConfig+0x174>)
 8003010:	6819      	ldr	r1, [r3, #0]
 8003012:	0609      	lsls	r1, r1, #24
 8003014:	0f49      	lsrs	r1, r1, #29
 8003016:	3101      	adds	r1, #1
 8003018:	f7fd f88a 	bl	8000130 <__udivsi3>
 800301c:	0002      	movs	r2, r0
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800301e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003020:	4b37      	ldr	r3, [pc, #220]	@ (8003100 <UART_SetConfig+0x178>)
 8003022:	0049      	lsls	r1, r1, #1
 8003024:	0010      	movs	r0, r2
 8003026:	5ac9      	ldrh	r1, [r1, r3]
 8003028:	f7fd f882 	bl	8000130 <__udivsi3>
 800302c:	6865      	ldr	r5, [r4, #4]
 800302e:	0040      	lsls	r0, r0, #1
 8003030:	086b      	lsrs	r3, r5, #1
 8003032:	18c0      	adds	r0, r0, r3
 8003034:	0029      	movs	r1, r5
 8003036:	f7fd f87b 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800303a:	0002      	movs	r2, r0
 800303c:	4b31      	ldr	r3, [pc, #196]	@ (8003104 <UART_SetConfig+0x17c>)
 800303e:	3a10      	subs	r2, #16
 8003040:	429a      	cmp	r2, r3
 8003042:	d83c      	bhi.n	80030be <UART_SetConfig+0x136>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003044:	230f      	movs	r3, #15
 8003046:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003048:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800304a:	439a      	bics	r2, r3
 800304c:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800304e:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8003050:	6822      	ldr	r2, [r4, #0]
 8003052:	4303      	orrs	r3, r0
 8003054:	60d3      	str	r3, [r2, #12]
 8003056:	e03c      	b.n	80030d2 <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetSysClockFreq();
 8003058:	f7ff f8d4 	bl	8002204 <HAL_RCC_GetSysClockFreq>
 800305c:	e037      	b.n	80030ce <UART_SetConfig+0x146>
    switch (clocksource)
 800305e:	2808      	cmp	r0, #8
 8003060:	d82d      	bhi.n	80030be <UART_SetConfig+0x136>
 8003062:	f7fd f851 	bl	8000108 <__gnu_thumb1_case_uqi>
 8003066:	2c05      	.short	0x2c05
 8003068:	2c262c0a 	.word	0x2c262c0a
 800306c:	2c2c      	.short	0x2c2c
 800306e:	29          	.byte	0x29
 800306f:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8003070:	f7ff f9ae 	bl	80023d0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003074:	2800      	cmp	r0, #0
 8003076:	d02c      	beq.n	80030d2 <UART_SetConfig+0x14a>
 8003078:	e007      	b.n	800308a <UART_SetConfig+0x102>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800307a:	4b1d      	ldr	r3, [pc, #116]	@ (80030f0 <UART_SetConfig+0x168>)
 800307c:	481f      	ldr	r0, [pc, #124]	@ (80030fc <UART_SetConfig+0x174>)
 800307e:	6819      	ldr	r1, [r3, #0]
 8003080:	0609      	lsls	r1, r1, #24
 8003082:	0f49      	lsrs	r1, r1, #29
 8003084:	3101      	adds	r1, #1
 8003086:	f7fd f853 	bl	8000130 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800308a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800308c:	4b1c      	ldr	r3, [pc, #112]	@ (8003100 <UART_SetConfig+0x178>)
 800308e:	0052      	lsls	r2, r2, #1
 8003090:	5ad1      	ldrh	r1, [r2, r3]
 8003092:	f7fd f84d 	bl	8000130 <__udivsi3>
 8003096:	6865      	ldr	r5, [r4, #4]
 8003098:	086b      	lsrs	r3, r5, #1
 800309a:	18c0      	adds	r0, r0, r3
 800309c:	0029      	movs	r1, r5
 800309e:	f7fd f847 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030a2:	0002      	movs	r2, r0
 80030a4:	4b17      	ldr	r3, [pc, #92]	@ (8003104 <UART_SetConfig+0x17c>)
 80030a6:	3a10      	subs	r2, #16
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d808      	bhi.n	80030be <UART_SetConfig+0x136>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	60d8      	str	r0, [r3, #12]
 80030b0:	e00f      	b.n	80030d2 <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetSysClockFreq();
 80030b2:	f7ff f8a7 	bl	8002204 <HAL_RCC_GetSysClockFreq>
        break;
 80030b6:	e7dd      	b.n	8003074 <UART_SetConfig+0xec>
    switch (clocksource)
 80030b8:	2080      	movs	r0, #128	@ 0x80
 80030ba:	0200      	lsls	r0, r0, #8
 80030bc:	e7e5      	b.n	800308a <UART_SetConfig+0x102>
        ret = HAL_ERROR;
 80030be:	2001      	movs	r0, #1
 80030c0:	e008      	b.n	80030d4 <UART_SetConfig+0x14c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030c2:	2380      	movs	r3, #128	@ 0x80
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d1d2      	bne.n	8003070 <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80030ca:	f7ff f981 	bl	80023d0 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80030ce:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 80030d0:	d1a5      	bne.n	800301e <UART_SetConfig+0x96>
    switch (clocksource)
 80030d2:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 80030d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003108 <UART_SetConfig+0x180>)
 80030d6:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80030dc:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80030de:	bd70      	pop	{r4, r5, r6, pc}
 80030e0:	cfff69f3 	.word	0xcfff69f3
 80030e4:	ffffcfff 	.word	0xffffcfff
 80030e8:	11fff4ff 	.word	0x11fff4ff
 80030ec:	40013800 	.word	0x40013800
 80030f0:	40021000 	.word	0x40021000
 80030f4:	08005dc4 	.word	0x08005dc4
 80030f8:	bfffbc00 	.word	0xbfffbc00
 80030fc:	02dc6c00 	.word	0x02dc6c00
 8003100:	08005dc8 	.word	0x08005dc8
 8003104:	0000ffef 	.word	0x0000ffef
 8003108:	00010001 	.word	0x00010001

0800310c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800310c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 800310e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003110:	071a      	lsls	r2, r3, #28
 8003112:	d506      	bpl.n	8003122 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003114:	6801      	ldr	r1, [r0, #0]
 8003116:	4c28      	ldr	r4, [pc, #160]	@ (80031b8 <UART_AdvFeatureConfig+0xac>)
 8003118:	684a      	ldr	r2, [r1, #4]
 800311a:	4022      	ands	r2, r4
 800311c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800311e:	4322      	orrs	r2, r4
 8003120:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003122:	07da      	lsls	r2, r3, #31
 8003124:	d506      	bpl.n	8003134 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003126:	6801      	ldr	r1, [r0, #0]
 8003128:	4c24      	ldr	r4, [pc, #144]	@ (80031bc <UART_AdvFeatureConfig+0xb0>)
 800312a:	684a      	ldr	r2, [r1, #4]
 800312c:	4022      	ands	r2, r4
 800312e:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8003130:	4322      	orrs	r2, r4
 8003132:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003134:	079a      	lsls	r2, r3, #30
 8003136:	d506      	bpl.n	8003146 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003138:	6801      	ldr	r1, [r0, #0]
 800313a:	4c21      	ldr	r4, [pc, #132]	@ (80031c0 <UART_AdvFeatureConfig+0xb4>)
 800313c:	684a      	ldr	r2, [r1, #4]
 800313e:	4022      	ands	r2, r4
 8003140:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8003142:	4322      	orrs	r2, r4
 8003144:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003146:	075a      	lsls	r2, r3, #29
 8003148:	d506      	bpl.n	8003158 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800314a:	6801      	ldr	r1, [r0, #0]
 800314c:	4c1d      	ldr	r4, [pc, #116]	@ (80031c4 <UART_AdvFeatureConfig+0xb8>)
 800314e:	684a      	ldr	r2, [r1, #4]
 8003150:	4022      	ands	r2, r4
 8003152:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8003154:	4322      	orrs	r2, r4
 8003156:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003158:	06da      	lsls	r2, r3, #27
 800315a:	d506      	bpl.n	800316a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800315c:	6801      	ldr	r1, [r0, #0]
 800315e:	4c1a      	ldr	r4, [pc, #104]	@ (80031c8 <UART_AdvFeatureConfig+0xbc>)
 8003160:	688a      	ldr	r2, [r1, #8]
 8003162:	4022      	ands	r2, r4
 8003164:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8003166:	4322      	orrs	r2, r4
 8003168:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800316a:	069a      	lsls	r2, r3, #26
 800316c:	d506      	bpl.n	800317c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800316e:	6801      	ldr	r1, [r0, #0]
 8003170:	4c16      	ldr	r4, [pc, #88]	@ (80031cc <UART_AdvFeatureConfig+0xc0>)
 8003172:	688a      	ldr	r2, [r1, #8]
 8003174:	4022      	ands	r2, r4
 8003176:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8003178:	4322      	orrs	r2, r4
 800317a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800317c:	065a      	lsls	r2, r3, #25
 800317e:	d510      	bpl.n	80031a2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003180:	6801      	ldr	r1, [r0, #0]
 8003182:	4d13      	ldr	r5, [pc, #76]	@ (80031d0 <UART_AdvFeatureConfig+0xc4>)
 8003184:	684a      	ldr	r2, [r1, #4]
 8003186:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003188:	402a      	ands	r2, r5
 800318a:	4322      	orrs	r2, r4
 800318c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800318e:	2280      	movs	r2, #128	@ 0x80
 8003190:	0352      	lsls	r2, r2, #13
 8003192:	4294      	cmp	r4, r2
 8003194:	d105      	bne.n	80031a2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003196:	684a      	ldr	r2, [r1, #4]
 8003198:	4c0e      	ldr	r4, [pc, #56]	@ (80031d4 <UART_AdvFeatureConfig+0xc8>)
 800319a:	4022      	ands	r2, r4
 800319c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 800319e:	4322      	orrs	r2, r4
 80031a0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031a2:	061b      	lsls	r3, r3, #24
 80031a4:	d506      	bpl.n	80031b4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031a6:	6802      	ldr	r2, [r0, #0]
 80031a8:	490b      	ldr	r1, [pc, #44]	@ (80031d8 <UART_AdvFeatureConfig+0xcc>)
 80031aa:	6853      	ldr	r3, [r2, #4]
 80031ac:	400b      	ands	r3, r1
 80031ae:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6053      	str	r3, [r2, #4]
}
 80031b4:	bd30      	pop	{r4, r5, pc}
 80031b6:	46c0      	nop			@ (mov r8, r8)
 80031b8:	ffff7fff 	.word	0xffff7fff
 80031bc:	fffdffff 	.word	0xfffdffff
 80031c0:	fffeffff 	.word	0xfffeffff
 80031c4:	fffbffff 	.word	0xfffbffff
 80031c8:	ffffefff 	.word	0xffffefff
 80031cc:	ffffdfff 	.word	0xffffdfff
 80031d0:	ffefffff 	.word	0xffefffff
 80031d4:	ff9fffff 	.word	0xff9fffff
 80031d8:	fff7ffff 	.word	0xfff7ffff

080031dc <UART_WaitOnFlagUntilTimeout>:
{
 80031dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031de:	0004      	movs	r4, r0
 80031e0:	000d      	movs	r5, r1
 80031e2:	0017      	movs	r7, r2
 80031e4:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e6:	6822      	ldr	r2, [r4, #0]
 80031e8:	69d3      	ldr	r3, [r2, #28]
 80031ea:	402b      	ands	r3, r5
 80031ec:	1b5b      	subs	r3, r3, r5
 80031ee:	4259      	negs	r1, r3
 80031f0:	414b      	adcs	r3, r1
 80031f2:	42bb      	cmp	r3, r7
 80031f4:	d001      	beq.n	80031fa <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80031f6:	2000      	movs	r0, #0
 80031f8:	e026      	b.n	8003248 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80031fa:	9b08      	ldr	r3, [sp, #32]
 80031fc:	3301      	adds	r3, #1
 80031fe:	d0f3      	beq.n	80031e8 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003200:	f7fd ffd8 	bl	80011b4 <HAL_GetTick>
 8003204:	9b00      	ldr	r3, [sp, #0]
 8003206:	1ac0      	subs	r0, r0, r3
 8003208:	9b08      	ldr	r3, [sp, #32]
 800320a:	4298      	cmp	r0, r3
 800320c:	d82d      	bhi.n	800326a <UART_WaitOnFlagUntilTimeout+0x8e>
 800320e:	2b00      	cmp	r3, #0
 8003210:	d02b      	beq.n	800326a <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003212:	6823      	ldr	r3, [r4, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	0752      	lsls	r2, r2, #29
 8003218:	d5e5      	bpl.n	80031e6 <UART_WaitOnFlagUntilTimeout+0xa>
 800321a:	002a      	movs	r2, r5
 800321c:	2140      	movs	r1, #64	@ 0x40
 800321e:	3a40      	subs	r2, #64	@ 0x40
 8003220:	438a      	bics	r2, r1
 8003222:	d0e0      	beq.n	80031e6 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003224:	69da      	ldr	r2, [r3, #28]
 8003226:	2608      	movs	r6, #8
 8003228:	0011      	movs	r1, r2
 800322a:	4031      	ands	r1, r6
 800322c:	9101      	str	r1, [sp, #4]
 800322e:	4232      	tst	r2, r6
 8003230:	d00b      	beq.n	800324a <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 8003232:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003234:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8003236:	f7ff fe75 	bl	8002f24 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800323a:	0023      	movs	r3, r4
 800323c:	3390      	adds	r3, #144	@ 0x90
 800323e:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 8003240:	2300      	movs	r3, #0
          return HAL_ERROR;
 8003242:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8003244:	3484      	adds	r4, #132	@ 0x84
 8003246:	7023      	strb	r3, [r4, #0]
}
 8003248:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800324a:	2280      	movs	r2, #128	@ 0x80
 800324c:	69d9      	ldr	r1, [r3, #28]
 800324e:	0112      	lsls	r2, r2, #4
 8003250:	4211      	tst	r1, r2
 8003252:	d0c8      	beq.n	80031e6 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003254:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8003256:	0020      	movs	r0, r4
 8003258:	f7ff fe64 	bl	8002f24 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800325c:	0023      	movs	r3, r4
 800325e:	2220      	movs	r2, #32
 8003260:	3390      	adds	r3, #144	@ 0x90
 8003262:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 8003264:	9b01      	ldr	r3, [sp, #4]
 8003266:	3484      	adds	r4, #132	@ 0x84
 8003268:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 800326a:	2003      	movs	r0, #3
 800326c:	e7ec      	b.n	8003248 <UART_WaitOnFlagUntilTimeout+0x6c>

0800326e <HAL_UART_Transmit>:
{
 800326e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003270:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003272:	0002      	movs	r2, r0
{
 8003274:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 8003276:	3288      	adds	r2, #136	@ 0x88
{
 8003278:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 800327a:	6813      	ldr	r3, [r2, #0]
{
 800327c:	0004      	movs	r4, r0
 800327e:	000d      	movs	r5, r1
    return HAL_BUSY;
 8003280:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8003282:	2b20      	cmp	r3, #32
 8003284:	d139      	bne.n	80032fa <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 8003286:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003288:	2900      	cmp	r1, #0
 800328a:	d036      	beq.n	80032fa <HAL_UART_Transmit+0x8c>
 800328c:	2f00      	cmp	r7, #0
 800328e:	d034      	beq.n	80032fa <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003290:	2380      	movs	r3, #128	@ 0x80
 8003292:	68a1      	ldr	r1, [r4, #8]
 8003294:	015b      	lsls	r3, r3, #5
 8003296:	4299      	cmp	r1, r3
 8003298:	d104      	bne.n	80032a4 <HAL_UART_Transmit+0x36>
 800329a:	6923      	ldr	r3, [r4, #16]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 80032a0:	4205      	tst	r5, r0
 80032a2:	d12a      	bne.n	80032fa <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a4:	0023      	movs	r3, r4
 80032a6:	2600      	movs	r6, #0
 80032a8:	3390      	adds	r3, #144	@ 0x90
 80032aa:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032ac:	2321      	movs	r3, #33	@ 0x21
 80032ae:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80032b0:	f7fd ff80 	bl	80011b4 <HAL_GetTick>
    huart->TxXferSize  = Size;
 80032b4:	0023      	movs	r3, r4
 80032b6:	3354      	adds	r3, #84	@ 0x54
 80032b8:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 80032ba:	3302      	adds	r3, #2
 80032bc:	9303      	str	r3, [sp, #12]
 80032be:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032c0:	2380      	movs	r3, #128	@ 0x80
 80032c2:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 80032c4:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032c6:	015b      	lsls	r3, r3, #5
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d104      	bne.n	80032d6 <HAL_UART_Transmit+0x68>
 80032cc:	6923      	ldr	r3, [r4, #16]
 80032ce:	42b3      	cmp	r3, r6
 80032d0:	d101      	bne.n	80032d6 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 80032d2:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 80032d4:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 80032d6:	0023      	movs	r3, r4
 80032d8:	3356      	adds	r3, #86	@ 0x56
 80032da:	881b      	ldrh	r3, [r3, #0]
 80032dc:	b29a      	uxth	r2, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10d      	bne.n	80032fe <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032e2:	9b05      	ldr	r3, [sp, #20]
 80032e4:	0020      	movs	r0, r4
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	2140      	movs	r1, #64	@ 0x40
 80032ea:	9b04      	ldr	r3, [sp, #16]
 80032ec:	f7ff ff76 	bl	80031dc <UART_WaitOnFlagUntilTimeout>
 80032f0:	2320      	movs	r3, #32
 80032f2:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 80032f4:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032f6:	2800      	cmp	r0, #0
 80032f8:	d10e      	bne.n	8003318 <HAL_UART_Transmit+0xaa>
}
 80032fa:	b007      	add	sp, #28
 80032fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032fe:	9b05      	ldr	r3, [sp, #20]
 8003300:	2200      	movs	r2, #0
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	2180      	movs	r1, #128	@ 0x80
 8003306:	0020      	movs	r0, r4
 8003308:	9b04      	ldr	r3, [sp, #16]
 800330a:	f7ff ff67 	bl	80031dc <UART_WaitOnFlagUntilTimeout>
 800330e:	2800      	cmp	r0, #0
 8003310:	d004      	beq.n	800331c <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 8003312:	2320      	movs	r3, #32
 8003314:	3488      	adds	r4, #136	@ 0x88
 8003316:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003318:	2003      	movs	r0, #3
 800331a:	e7ee      	b.n	80032fa <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800331c:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800331e:	2d00      	cmp	r5, #0
 8003320:	d10b      	bne.n	800333a <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003322:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8003324:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003326:	05db      	lsls	r3, r3, #23
 8003328:	0ddb      	lsrs	r3, r3, #23
 800332a:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800332c:	9b03      	ldr	r3, [sp, #12]
 800332e:	9a03      	ldr	r2, [sp, #12]
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	3b01      	subs	r3, #1
 8003334:	b29b      	uxth	r3, r3
 8003336:	8013      	strh	r3, [r2, #0]
 8003338:	e7cd      	b.n	80032d6 <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800333a:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 800333c:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800333e:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 8003340:	e7f4      	b.n	800332c <HAL_UART_Transmit+0xbe>
	...

08003344 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003344:	0003      	movs	r3, r0
{
 8003346:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003348:	2600      	movs	r6, #0
{
 800334a:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800334c:	3390      	adds	r3, #144	@ 0x90
 800334e:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8003350:	f7fd ff30 	bl	80011b4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003354:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003356:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	071b      	lsls	r3, r3, #28
 800335c:	d51f      	bpl.n	800339e <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800335e:	2180      	movs	r1, #128	@ 0x80
 8003360:	4b28      	ldr	r3, [pc, #160]	@ (8003404 <UART_CheckIdleState+0xc0>)
 8003362:	0032      	movs	r2, r6
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	0389      	lsls	r1, r1, #14
 8003368:	0003      	movs	r3, r0
 800336a:	0020      	movs	r0, r4
 800336c:	f7ff ff36 	bl	80031dc <UART_WaitOnFlagUntilTimeout>
 8003370:	42b0      	cmp	r0, r6
 8003372:	d014      	beq.n	800339e <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003374:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003378:	2301      	movs	r3, #1
 800337a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800337e:	2080      	movs	r0, #128	@ 0x80
 8003380:	6822      	ldr	r2, [r4, #0]
 8003382:	6813      	ldr	r3, [r2, #0]
 8003384:	4383      	bics	r3, r0
 8003386:	6013      	str	r3, [r2, #0]
 8003388:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 800338c:	0023      	movs	r3, r4
 800338e:	2220      	movs	r2, #32
 8003390:	3388      	adds	r3, #136	@ 0x88
 8003392:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 8003394:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8003396:	2300      	movs	r3, #0
 8003398:	3484      	adds	r4, #132	@ 0x84
 800339a:	7023      	strb	r3, [r4, #0]
}
 800339c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800339e:	0026      	movs	r6, r4
 80033a0:	6823      	ldr	r3, [r4, #0]
 80033a2:	368c      	adds	r6, #140	@ 0x8c
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	075b      	lsls	r3, r3, #29
 80033a8:	d523      	bpl.n	80033f2 <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033aa:	2180      	movs	r1, #128	@ 0x80
 80033ac:	4b15      	ldr	r3, [pc, #84]	@ (8003404 <UART_CheckIdleState+0xc0>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	0020      	movs	r0, r4
 80033b4:	002b      	movs	r3, r5
 80033b6:	03c9      	lsls	r1, r1, #15
 80033b8:	f7ff ff10 	bl	80031dc <UART_WaitOnFlagUntilTimeout>
 80033bc:	2800      	cmp	r0, #0
 80033be:	d018      	beq.n	80033f2 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033c0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033c4:	2201      	movs	r2, #1
 80033c6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80033ca:	6821      	ldr	r1, [r4, #0]
 80033cc:	4d0e      	ldr	r5, [pc, #56]	@ (8003408 <UART_CheckIdleState+0xc4>)
 80033ce:	680b      	ldr	r3, [r1, #0]
 80033d0:	402b      	ands	r3, r5
 80033d2:	600b      	str	r3, [r1, #0]
 80033d4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033d8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033dc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033e0:	6821      	ldr	r1, [r4, #0]
 80033e2:	688b      	ldr	r3, [r1, #8]
 80033e4:	4393      	bics	r3, r2
 80033e6:	608b      	str	r3, [r1, #8]
 80033e8:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80033ec:	2320      	movs	r3, #32
 80033ee:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 80033f0:	e7d0      	b.n	8003394 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 80033f2:	0023      	movs	r3, r4
 80033f4:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033f6:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80033f8:	3388      	adds	r3, #136	@ 0x88
 80033fa:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80033fc:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033fe:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003400:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8003402:	e7c8      	b.n	8003396 <UART_CheckIdleState+0x52>
 8003404:	01ffffff 	.word	0x01ffffff
 8003408:	fffffedf 	.word	0xfffffedf

0800340c <HAL_UART_Init>:
{
 800340c:	b570      	push	{r4, r5, r6, lr}
 800340e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003410:	d101      	bne.n	8003416 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8003412:	2001      	movs	r0, #1
}
 8003414:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003416:	0005      	movs	r5, r0
 8003418:	3588      	adds	r5, #136	@ 0x88
 800341a:	682b      	ldr	r3, [r5, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d104      	bne.n	800342a <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8003420:	0002      	movs	r2, r0
 8003422:	3284      	adds	r2, #132	@ 0x84
 8003424:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8003426:	f7fd fd33 	bl	8000e90 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800342a:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800342c:	2101      	movs	r1, #1
 800342e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003430:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8003432:	6813      	ldr	r3, [r2, #0]
 8003434:	438b      	bics	r3, r1
 8003436:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003438:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800343a:	2b00      	cmp	r3, #0
 800343c:	d002      	beq.n	8003444 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 800343e:	0020      	movs	r0, r4
 8003440:	f7ff fe64 	bl	800310c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003444:	0020      	movs	r0, r4
 8003446:	f7ff fd9f 	bl	8002f88 <UART_SetConfig>
 800344a:	2801      	cmp	r0, #1
 800344c:	d0e1      	beq.n	8003412 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800344e:	6823      	ldr	r3, [r4, #0]
 8003450:	4907      	ldr	r1, [pc, #28]	@ (8003470 <HAL_UART_Init+0x64>)
 8003452:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8003454:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003456:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003458:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800345a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800345c:	689a      	ldr	r2, [r3, #8]
 800345e:	438a      	bics	r2, r1
 8003460:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003462:	2201      	movs	r2, #1
 8003464:	6819      	ldr	r1, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800346a:	f7ff ff6b 	bl	8003344 <UART_CheckIdleState>
 800346e:	e7d1      	b.n	8003414 <HAL_UART_Init+0x8>
 8003470:	ffffb7ff 	.word	0xffffb7ff

08003474 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspiX;


void csn_high(void){
 8003474:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8003476:	2201      	movs	r2, #1
 8003478:	2102      	movs	r1, #2
 800347a:	4802      	ldr	r0, [pc, #8]	@ (8003484 <csn_high+0x10>)
 800347c:	f7fe fad2 	bl	8001a24 <HAL_GPIO_WritePin>
}
 8003480:	bd10      	pop	{r4, pc}
 8003482:	46c0      	nop			@ (mov r8, r8)
 8003484:	50000400 	.word	0x50000400

08003488 <csn_low>:

void csn_low(void){
 8003488:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 800348a:	2200      	movs	r2, #0
 800348c:	2102      	movs	r1, #2
 800348e:	4802      	ldr	r0, [pc, #8]	@ (8003498 <csn_low+0x10>)
 8003490:	f7fe fac8 	bl	8001a24 <HAL_GPIO_WritePin>
}
 8003494:	bd10      	pop	{r4, pc}
 8003496:	46c0      	nop			@ (mov r8, r8)
 8003498:	50000400 	.word	0x50000400

0800349c <ce_high>:

void ce_high(void){
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 800349c:	2201      	movs	r2, #1
void ce_high(void){
 800349e:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 80034a0:	0011      	movs	r1, r2
 80034a2:	4802      	ldr	r0, [pc, #8]	@ (80034ac <ce_high+0x10>)
 80034a4:	f7fe fabe 	bl	8001a24 <HAL_GPIO_WritePin>
}
 80034a8:	bd10      	pop	{r4, pc}
 80034aa:	46c0      	nop			@ (mov r8, r8)
 80034ac:	50000400 	.word	0x50000400

080034b0 <ce_low>:

void ce_low(void){
 80034b0:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 80034b2:	2200      	movs	r2, #0
 80034b4:	2101      	movs	r1, #1
 80034b6:	4802      	ldr	r0, [pc, #8]	@ (80034c0 <ce_low+0x10>)
 80034b8:	f7fe fab4 	bl	8001a24 <HAL_GPIO_WritePin>
}
 80034bc:	bd10      	pop	{r4, pc}
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	50000400 	.word	0x50000400

080034c4 <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 80034c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	uint8_t cmd = W_REGISTER | reg;
 80034c6:	466b      	mov	r3, sp
 80034c8:	1ddc      	adds	r4, r3, #7
 80034ca:	2320      	movs	r3, #32
 80034cc:	4303      	orrs	r3, r0
void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 80034ce:	000d      	movs	r5, r1
 80034d0:	0016      	movs	r6, r2
	uint8_t cmd = W_REGISTER | reg;
 80034d2:	7023      	strb	r3, [r4, #0]

	csn_low();

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80034d4:	27fa      	movs	r7, #250	@ 0xfa
	csn_low();
 80034d6:	f7ff ffd7 	bl	8003488 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80034da:	4808      	ldr	r0, [pc, #32]	@ (80034fc <nrf24_w_reg+0x38>)
 80034dc:	0021      	movs	r1, r4
 80034de:	0004      	movs	r4, r0
 80034e0:	00bf      	lsls	r7, r7, #2
 80034e2:	003b      	movs	r3, r7
 80034e4:	2201      	movs	r2, #1
 80034e6:	f7ff f9af 	bl	8002848 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 80034ea:	003b      	movs	r3, r7
 80034ec:	0032      	movs	r2, r6
 80034ee:	0029      	movs	r1, r5
 80034f0:	0020      	movs	r0, r4
 80034f2:	f7ff f9a9 	bl	8002848 <HAL_SPI_Transmit>

	csn_high();
 80034f6:	f7ff ffbd 	bl	8003474 <csn_high>
}
 80034fa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80034fc:	200001ec 	.word	0x200001ec

08003500 <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8003500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t cmd = R_REGISTER | reg;
 8003502:	466b      	mov	r3, sp
	uint8_t data = 0;
 8003504:	466a      	mov	r2, sp
	uint8_t cmd = R_REGISTER | reg;
 8003506:	1d9f      	adds	r7, r3, #6
 8003508:	7198      	strb	r0, [r3, #6]
	uint8_t data = 0;
 800350a:	2300      	movs	r3, #0

	csn_low();

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800350c:	26fa      	movs	r6, #250	@ 0xfa
uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 800350e:	000d      	movs	r5, r1
	uint8_t data = 0;
 8003510:	71d3      	strb	r3, [r2, #7]
	csn_low();
 8003512:	f7ff ffb9 	bl	8003488 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8003516:	4c0a      	ldr	r4, [pc, #40]	@ (8003540 <nrf24_r_reg+0x40>)
 8003518:	00b6      	lsls	r6, r6, #2
 800351a:	0033      	movs	r3, r6
 800351c:	0039      	movs	r1, r7
 800351e:	2201      	movs	r2, #1
 8003520:	0020      	movs	r0, r4
 8003522:	f7ff f991 	bl	8002848 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, &data, size, spi_r_timeout);
 8003526:	4669      	mov	r1, sp
 8003528:	0033      	movs	r3, r6
 800352a:	002a      	movs	r2, r5
 800352c:	3107      	adds	r1, #7
 800352e:	0020      	movs	r0, r4
 8003530:	f7ff fba2 	bl	8002c78 <HAL_SPI_Receive>

	csn_high();
 8003534:	f7ff ff9e 	bl	8003474 <csn_high>

	return data;
 8003538:	466b      	mov	r3, sp
 800353a:	79d8      	ldrb	r0, [r3, #7]
}
 800353c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	200001ec 	.word	0x200001ec

08003544 <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8003544:	b507      	push	{r0, r1, r2, lr}
 8003546:	466b      	mov	r3, sp
 8003548:	1dd9      	adds	r1, r3, #7
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800354a:	23fa      	movs	r3, #250	@ 0xfa
void nrf24_w_spec_cmd(uint8_t cmd){
 800354c:	7008      	strb	r0, [r1, #0]
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800354e:	2201      	movs	r2, #1
 8003550:	4802      	ldr	r0, [pc, #8]	@ (800355c <nrf24_w_spec_cmd+0x18>)
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	f7ff f978 	bl	8002848 <HAL_SPI_Transmit>
}
 8003558:	bd07      	pop	{r0, r1, r2, pc}
 800355a:	46c0      	nop			@ (mov r8, r8)
 800355c:	200001ec 	.word	0x200001ec

08003560 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 8003560:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 8003562:	2400      	movs	r4, #0
 8003564:	466b      	mov	r3, sp

	data = nrf24_r_reg(CONFIG, 1);
 8003566:	2101      	movs	r1, #1
 8003568:	0020      	movs	r0, r4
	uint8_t data = 0;
 800356a:	71dc      	strb	r4, [r3, #7]
	data = nrf24_r_reg(CONFIG, 1);
 800356c:	f7ff ffc8 	bl	8003500 <nrf24_r_reg>

	data |= (1 << PWR_UP);
 8003570:	2302      	movs	r3, #2
 8003572:	466a      	mov	r2, sp
 8003574:	4303      	orrs	r3, r0
 8003576:	71d3      	strb	r3, [r2, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8003578:	466b      	mov	r3, sp
 800357a:	2201      	movs	r2, #1
 800357c:	0020      	movs	r0, r4
 800357e:	1dd9      	adds	r1, r3, #7
 8003580:	f7ff ffa0 	bl	80034c4 <nrf24_w_reg>
}
 8003584:	bd13      	pop	{r0, r1, r4, pc}

08003586 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8003586:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 8003588:	2300      	movs	r3, #0
 800358a:	466a      	mov	r2, sp
void nrf24_tx_pwr(uint8_t pwr){
 800358c:	0004      	movs	r4, r0

	data = nrf24_r_reg(RF_SETUP, 1);
 800358e:	2101      	movs	r1, #1
 8003590:	2006      	movs	r0, #6
	uint8_t data = 0;
 8003592:	71d3      	strb	r3, [r2, #7]
	data = nrf24_r_reg(RF_SETUP, 1);
 8003594:	f7ff ffb4 	bl	8003500 <nrf24_r_reg>

	data &= 184;
 8003598:	2347      	movs	r3, #71	@ 0x47
 800359a:	4398      	bics	r0, r3

	data |= (pwr << RF_PWR);
 800359c:	466b      	mov	r3, sp
 800359e:	0064      	lsls	r4, r4, #1
 80035a0:	4320      	orrs	r0, r4
 80035a2:	71d8      	strb	r0, [r3, #7]

	nrf24_w_reg(RF_SETUP, &data, 1);
 80035a4:	2201      	movs	r2, #1
 80035a6:	2006      	movs	r0, #6
 80035a8:	1dd9      	adds	r1, r3, #7
 80035aa:	f7ff ff8b 	bl	80034c4 <nrf24_w_reg>
}
 80035ae:	bd13      	pop	{r0, r1, r4, pc}

080035b0 <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 80035b0:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 80035b2:	2300      	movs	r3, #0
 80035b4:	466a      	mov	r2, sp
void nrf24_data_rate(uint8_t bps){
 80035b6:	0004      	movs	r4, r0

	data = nrf24_r_reg(RF_SETUP, 1);
 80035b8:	2101      	movs	r1, #1
 80035ba:	2006      	movs	r0, #6
	uint8_t data = 0;
 80035bc:	71d3      	strb	r3, [r2, #7]
	data = nrf24_r_reg(RF_SETUP, 1);
 80035be:	f7ff ff9f 	bl	8003500 <nrf24_r_reg>

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 80035c2:	23d7      	movs	r3, #215	@ 0xd7
 80035c4:	4018      	ands	r0, r3

	if(bps == _2mbps){
		data |= (1 << RF_DR_HIGH);
 80035c6:	3bcf      	subs	r3, #207	@ 0xcf
	if(bps == _2mbps){
 80035c8:	2c01      	cmp	r4, #1
 80035ca:	d002      	beq.n	80035d2 <nrf24_data_rate+0x22>
	}else if(bps == _250kbps){
 80035cc:	2c02      	cmp	r4, #2
 80035ce:	d101      	bne.n	80035d4 <nrf24_data_rate+0x24>
		data |= (1 << RF_DR_LOW);
 80035d0:	2320      	movs	r3, #32
 80035d2:	4318      	orrs	r0, r3
		data |= (1 << RF_DR_HIGH);
 80035d4:	466b      	mov	r3, sp
 80035d6:	71d8      	strb	r0, [r3, #7]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 80035d8:	2201      	movs	r2, #1
 80035da:	2006      	movs	r0, #6
 80035dc:	1dd9      	adds	r1, r3, #7
 80035de:	f7ff ff71 	bl	80034c4 <nrf24_w_reg>
}
 80035e2:	bd13      	pop	{r0, r1, r4, pc}

080035e4 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 80035e4:	b507      	push	{r0, r1, r2, lr}
 80035e6:	466b      	mov	r3, sp
 80035e8:	1dd9      	adds	r1, r3, #7
 80035ea:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(RF_CH, &ch, 1);
 80035ec:	2201      	movs	r2, #1
 80035ee:	2005      	movs	r0, #5
 80035f0:	f7ff ff68 	bl	80034c4 <nrf24_w_reg>
}
 80035f4:	bd07      	pop	{r0, r1, r2, pc}

080035f6 <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 80035f6:	b510      	push	{r4, lr}
 80035f8:	0001      	movs	r1, r0
	nrf24_w_reg(TX_ADDR, addr, 5);
 80035fa:	2205      	movs	r2, #5
 80035fc:	2010      	movs	r0, #16
 80035fe:	f7ff ff61 	bl	80034c4 <nrf24_w_reg>
}
 8003602:	bd10      	pop	{r4, pc}

08003604 <nrf24_pipe_pld_size>:

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 8003604:	b507      	push	{r0, r1, r2, lr}
 8003606:	466b      	mov	r3, sp
 8003608:	71d9      	strb	r1, [r3, #7]
	if(size > 32){
 800360a:	2920      	cmp	r1, #32
 800360c:	d902      	bls.n	8003614 <nrf24_pipe_pld_size+0x10>
		size = 32;
 800360e:	2320      	movs	r3, #32
 8003610:	466a      	mov	r2, sp
 8003612:	71d3      	strb	r3, [r2, #7]
	}

	switch(pipe){
 8003614:	2805      	cmp	r0, #5
 8003616:	d80a      	bhi.n	800362e <nrf24_pipe_pld_size+0x2a>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);

		break;
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8003618:	466b      	mov	r3, sp
 800361a:	2201      	movs	r2, #1
 800361c:	1dd9      	adds	r1, r3, #7
	switch(pipe){
 800361e:	f7fc fd73 	bl	8000108 <__gnu_thumb1_case_uqi>
 8003622:	0703      	.short	0x0703
 8003624:	0f0d0b09 	.word	0x0f0d0b09
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8003628:	2011      	movs	r0, #17
		nrf24_w_reg(RX_PW_P5, &size, 1);
 800362a:	f7ff ff4b 	bl	80034c4 <nrf24_w_reg>

		break;
	}
}
 800362e:	bd07      	pop	{r0, r1, r2, pc}
		nrf24_w_reg(RX_PW_P1, &size, 1);
 8003630:	2012      	movs	r0, #18
 8003632:	e7fa      	b.n	800362a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P2, &size, 1);
 8003634:	2013      	movs	r0, #19
 8003636:	e7f8      	b.n	800362a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P3, &size, 1);
 8003638:	2014      	movs	r0, #20
 800363a:	e7f6      	b.n	800362a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P4, &size, 1);
 800363c:	2015      	movs	r0, #21
 800363e:	e7f4      	b.n	800362a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8003640:	2016      	movs	r0, #22
 8003642:	e7f2      	b.n	800362a <nrf24_pipe_pld_size+0x26>

08003644 <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 8003644:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t data = 0;
 8003646:	466b      	mov	r3, sp
 8003648:	1ddc      	adds	r4, r3, #7
 800364a:	2300      	movs	r3, #0
void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 800364c:	0006      	movs	r6, r0
 800364e:	000d      	movs	r5, r1

	data = nrf24_r_reg(EN_RXADDR, 1);
 8003650:	2002      	movs	r0, #2
 8003652:	2101      	movs	r1, #1
	uint8_t data = 0;
 8003654:	7023      	strb	r3, [r4, #0]
	data = nrf24_r_reg(EN_RXADDR, 1);
 8003656:	f7ff ff53 	bl	8003500 <nrf24_r_reg>
 800365a:	7020      	strb	r0, [r4, #0]

	switch(pipe){
 800365c:	2e05      	cmp	r6, #5
 800365e:	d80e      	bhi.n	800367e <nrf24_open_rx_pipe+0x3a>
 8003660:	0030      	movs	r0, r6
 8003662:	f7fc fd51 	bl	8000108 <__gnu_thumb1_case_uqi>
 8003666:	1203      	.short	0x1203
 8003668:	322a221a 	.word	0x322a221a
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 800366c:	2205      	movs	r2, #5
 800366e:	0029      	movs	r1, r5
 8003670:	200a      	movs	r0, #10
 8003672:	f7ff ff27 	bl	80034c4 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 8003676:	2301      	movs	r3, #1
 8003678:	7822      	ldrb	r2, [r4, #0]
		data |= (1 << ERX_P4);
		break;
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);

		data |= (1 << ERX_P5);
 800367a:	4313      	orrs	r3, r2
 800367c:	7023      	strb	r3, [r4, #0]
		break;
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 800367e:	2201      	movs	r2, #1
 8003680:	0021      	movs	r1, r4
 8003682:	2002      	movs	r0, #2
 8003684:	f7ff ff1e 	bl	80034c4 <nrf24_w_reg>
}
 8003688:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 800368a:	2205      	movs	r2, #5
 800368c:	0029      	movs	r1, r5
 800368e:	200b      	movs	r0, #11
 8003690:	f7ff ff18 	bl	80034c4 <nrf24_w_reg>
		data |= (1 << ERX_P1);
 8003694:	2302      	movs	r3, #2
 8003696:	7822      	ldrb	r2, [r4, #0]
 8003698:	e7ef      	b.n	800367a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 800369a:	2201      	movs	r2, #1
 800369c:	0029      	movs	r1, r5
 800369e:	200c      	movs	r0, #12
 80036a0:	f7ff ff10 	bl	80034c4 <nrf24_w_reg>
		data |= (1 << ERX_P2);
 80036a4:	2304      	movs	r3, #4
 80036a6:	7822      	ldrb	r2, [r4, #0]
 80036a8:	e7e7      	b.n	800367a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 80036aa:	2201      	movs	r2, #1
 80036ac:	0029      	movs	r1, r5
 80036ae:	200d      	movs	r0, #13
 80036b0:	f7ff ff08 	bl	80034c4 <nrf24_w_reg>
		data |= (1 << ERX_P3);
 80036b4:	2308      	movs	r3, #8
 80036b6:	7822      	ldrb	r2, [r4, #0]
 80036b8:	e7df      	b.n	800367a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 80036ba:	2201      	movs	r2, #1
 80036bc:	0029      	movs	r1, r5
 80036be:	200e      	movs	r0, #14
 80036c0:	f7ff ff00 	bl	80034c4 <nrf24_w_reg>
		data |= (1 << ERX_P4);
 80036c4:	2310      	movs	r3, #16
 80036c6:	7822      	ldrb	r2, [r4, #0]
 80036c8:	e7d7      	b.n	800367a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 80036ca:	2201      	movs	r2, #1
 80036cc:	0029      	movs	r1, r5
 80036ce:	200f      	movs	r0, #15
 80036d0:	f7ff fef8 	bl	80034c4 <nrf24_w_reg>
		data |= (1 << ERX_P5);
 80036d4:	2320      	movs	r3, #32
 80036d6:	7822      	ldrb	r2, [r4, #0]
 80036d8:	e7cf      	b.n	800367a <nrf24_open_rx_pipe+0x36>

080036da <nrf24_set_crc>:
	data &= ~(1 << pipe);

	nrf24_w_reg(EN_RXADDR, &data, 1);
}

void nrf24_set_crc(uint8_t en_crc, uint8_t crc0){
 80036da:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80036dc:	0004      	movs	r4, r0
 80036de:	000d      	movs	r5, r1
	uint8_t data = nrf24_r_reg(CONFIG, 1);
 80036e0:	2000      	movs	r0, #0
 80036e2:	2101      	movs	r1, #1
 80036e4:	f7ff ff0c 	bl	8003500 <nrf24_r_reg>

	data &= ~(1 << EN_CRC) & ~(1 << CRCO);

	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 80036e8:	466b      	mov	r3, sp
 80036ea:	1dd9      	adds	r1, r3, #7
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 80036ec:	230c      	movs	r3, #12
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 80036ee:	00ad      	lsls	r5, r5, #2
 80036f0:	00e4      	lsls	r4, r4, #3
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 80036f2:	4398      	bics	r0, r3
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 80036f4:	432c      	orrs	r4, r5
 80036f6:	4304      	orrs	r4, r0

	nrf24_w_reg(CONFIG, &data, 1);
 80036f8:	2201      	movs	r2, #1
 80036fa:	2000      	movs	r0, #0
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 80036fc:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(CONFIG, &data, 1);
 80036fe:	f7ff fee1 	bl	80034c4 <nrf24_w_reg>
}
 8003702:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08003704 <nrf24_set_addr_width>:

void nrf24_set_addr_width(uint8_t bytes){
 8003704:	b507      	push	{r0, r1, r2, lr}
 8003706:	466b      	mov	r3, sp
 8003708:	1dd9      	adds	r1, r3, #7
	bytes -= 2;
 800370a:	3802      	subs	r0, #2
 800370c:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 800370e:	2201      	movs	r2, #1
 8003710:	2003      	movs	r0, #3
 8003712:	f7ff fed7 	bl	80034c4 <nrf24_w_reg>
}
 8003716:	bd07      	pop	{r0, r1, r2, pc}

08003718 <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 8003718:	b510      	push	{r4, lr}
	csn_low();
 800371a:	f7ff feb5 	bl	8003488 <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 800371e:	20e1      	movs	r0, #225	@ 0xe1
 8003720:	f7ff ff10 	bl	8003544 <nrf24_w_spec_cmd>
	csn_high();
 8003724:	f7ff fea6 	bl	8003474 <csn_high>
}
 8003728:	bd10      	pop	{r4, pc}

0800372a <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 800372a:	b510      	push	{r4, lr}
	csn_low();
 800372c:	f7ff feac 	bl	8003488 <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 8003730:	20e2      	movs	r0, #226	@ 0xe2
 8003732:	f7ff ff07 	bl	8003544 <nrf24_w_spec_cmd>
	csn_high();
 8003736:	f7ff fe9d 	bl	8003474 <csn_high>
}
 800373a:	bd10      	pop	{r4, pc}

0800373c <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 800373c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t data = 0;
 800373e:	2300      	movs	r3, #0
 8003740:	466a      	mov	r2, sp
	uint8_t cmd = NOP_CMD;
 8003742:	240f      	movs	r4, #15
	uint8_t data = 0;
 8003744:	7393      	strb	r3, [r2, #14]
	uint8_t cmd = NOP_CMD;
 8003746:	446c      	add	r4, sp
 8003748:	33ff      	adds	r3, #255	@ 0xff
 800374a:	7023      	strb	r3, [r4, #0]

	csn_low();
 800374c:	f7ff fe9c 	bl	8003488 <csn_low>
	HAL_SPI_TransmitReceive(&hspiX, &cmd, &data, 1, spi_rw_timeout);
 8003750:	23fa      	movs	r3, #250	@ 0xfa
 8003752:	220e      	movs	r2, #14
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	0021      	movs	r1, r4
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	446a      	add	r2, sp
 800375c:	2301      	movs	r3, #1
 800375e:	4804      	ldr	r0, [pc, #16]	@ (8003770 <nrf24_r_status+0x34>)
 8003760:	f7ff f94c 	bl	80029fc <HAL_SPI_TransmitReceive>
	csn_high();
 8003764:	f7ff fe86 	bl	8003474 <csn_high>

	return data;
 8003768:	466b      	mov	r3, sp
 800376a:	7b98      	ldrb	r0, [r3, #14]
}
 800376c:	b004      	add	sp, #16
 800376e:	bd10      	pop	{r4, pc}
 8003770:	200001ec 	.word	0x200001ec

08003774 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 8003774:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 8003776:	2300      	movs	r3, #0
 8003778:	466a      	mov	r2, sp
 800377a:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 800377c:	f7ff ffde 	bl	800373c <nrf24_r_status>

	data |= (1 << RX_DR);
 8003780:	2340      	movs	r3, #64	@ 0x40
 8003782:	466a      	mov	r2, sp
 8003784:	4303      	orrs	r3, r0
 8003786:	71d3      	strb	r3, [r2, #7]

	nrf24_w_reg(STATUS, &data, 1);
 8003788:	466b      	mov	r3, sp
 800378a:	2201      	movs	r2, #1
 800378c:	2007      	movs	r0, #7
 800378e:	1dd9      	adds	r1, r3, #7
 8003790:	f7ff fe98 	bl	80034c4 <nrf24_w_reg>
}
 8003794:	bd07      	pop	{r0, r1, r2, pc}

08003796 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8003796:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 8003798:	2300      	movs	r3, #0
 800379a:	466a      	mov	r2, sp
 800379c:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 800379e:	f7ff ffcd 	bl	800373c <nrf24_r_status>

	data |= (1 << TX_DS);
 80037a2:	2320      	movs	r3, #32
 80037a4:	466a      	mov	r2, sp
 80037a6:	4303      	orrs	r3, r0
 80037a8:	71d3      	strb	r3, [r2, #7]

    nrf24_w_reg(STATUS, &data, 1);
 80037aa:	466b      	mov	r3, sp
 80037ac:	2201      	movs	r2, #1
 80037ae:	2007      	movs	r0, #7
 80037b0:	1dd9      	adds	r1, r3, #7
 80037b2:	f7ff fe87 	bl	80034c4 <nrf24_w_reg>
}
 80037b6:	bd07      	pop	{r0, r1, r2, pc}

080037b8 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 80037b8:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 80037ba:	2300      	movs	r3, #0
 80037bc:	466a      	mov	r2, sp
 80037be:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 80037c0:	f7ff ffbc 	bl	800373c <nrf24_r_status>

	data |= (1 << MAX_RT);
 80037c4:	2310      	movs	r3, #16
 80037c6:	466a      	mov	r2, sp
 80037c8:	4303      	orrs	r3, r0
 80037ca:	71d3      	strb	r3, [r2, #7]

    nrf24_w_reg(STATUS, &data, 1);
 80037cc:	466b      	mov	r3, sp
 80037ce:	2201      	movs	r2, #1
 80037d0:	2007      	movs	r0, #7
 80037d2:	1dd9      	adds	r1, r3, #7
 80037d4:	f7ff fe76 	bl	80034c4 <nrf24_w_reg>
}
 80037d8:	bd07      	pop	{r0, r1, r2, pc}

080037da <nrf24_dpl>:
	data &= ~(1 << PRIM_RX);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_dpl(uint8_t en){
 80037da:	b513      	push	{r0, r1, r4, lr}
 80037dc:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 80037de:	2101      	movs	r1, #1
 80037e0:	201d      	movs	r0, #29
 80037e2:	f7ff fe8d 	bl	8003500 <nrf24_r_reg>

	if(en == enable){
 80037e6:	2204      	movs	r2, #4
		feature |= (1 << EN_DPL);
	}else{
		feature &= ~(1 << EN_DPL);
 80037e8:	0003      	movs	r3, r0
 80037ea:	4393      	bics	r3, r2
 80037ec:	b2db      	uxtb	r3, r3
	if(en == enable){
 80037ee:	2c01      	cmp	r4, #1
 80037f0:	d101      	bne.n	80037f6 <nrf24_dpl+0x1c>
		feature |= (1 << EN_DPL);
 80037f2:	4302      	orrs	r2, r0
 80037f4:	b2d3      	uxtb	r3, r2
 80037f6:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 80037f8:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 80037fa:	201d      	movs	r0, #29
 80037fc:	2201      	movs	r2, #1
 80037fe:	700b      	strb	r3, [r1, #0]
 8003800:	f7ff fe60 	bl	80034c4 <nrf24_w_reg>
}
 8003804:	bd13      	pop	{r0, r1, r4, pc}

08003806 <nrf24_set_rx_dpl>:

void nrf24_set_rx_dpl(uint8_t pipe, uint8_t en){
 8003806:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003808:	0005      	movs	r5, r0
 800380a:	000c      	movs	r4, r1

	uint8_t dynpd = nrf24_r_reg(DYNPD, 1);
 800380c:	201c      	movs	r0, #28
 800380e:	2101      	movs	r1, #1
 8003810:	f7ff fe76 	bl	8003500 <nrf24_r_reg>

	if(pipe > 5){
 8003814:	1c2b      	adds	r3, r5, #0
 8003816:	2d05      	cmp	r5, #5
 8003818:	d900      	bls.n	800381c <nrf24_set_rx_dpl+0x16>
 800381a:	2305      	movs	r3, #5
		pipe = 5;
	}

	if(en){
		dynpd |= (1 << pipe);
 800381c:	2201      	movs	r2, #1
 800381e:	b2db      	uxtb	r3, r3
 8003820:	409a      	lsls	r2, r3
	}else{
		dynpd &= ~(1 << pipe);
 8003822:	0003      	movs	r3, r0
 8003824:	4393      	bics	r3, r2
 8003826:	b2db      	uxtb	r3, r3
	if(en){
 8003828:	2c00      	cmp	r4, #0
 800382a:	d001      	beq.n	8003830 <nrf24_set_rx_dpl+0x2a>
		dynpd |= (1 << pipe);
 800382c:	4310      	orrs	r0, r2
 800382e:	b2c3      	uxtb	r3, r0
 8003830:	466a      	mov	r2, sp
	}

	nrf24_w_reg(DYNPD, &dynpd, 1);
}
 8003832:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(DYNPD, &dynpd, 1);
 8003834:	201c      	movs	r0, #28
 8003836:	2201      	movs	r2, #1
 8003838:	700b      	strb	r3, [r1, #0]
 800383a:	f7ff fe43 	bl	80034c4 <nrf24_w_reg>
}
 800383e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08003840 <nrf24_auto_ack_all>:
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}

void nrf24_auto_ack_all(uint8_t ack){
 8003840:	b513      	push	{r0, r1, r4, lr}
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 8003842:	2101      	movs	r1, #1
void nrf24_auto_ack_all(uint8_t ack){
 8003844:	0004      	movs	r4, r0
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 8003846:	0008      	movs	r0, r1
 8003848:	f7ff fe5a 	bl	8003500 <nrf24_r_reg>

	if(ack){
 800384c:	2c00      	cmp	r4, #0
 800384e:	d000      	beq.n	8003852 <nrf24_auto_ack_all+0x12>
		enaa = 63;
 8003850:	243f      	movs	r4, #63	@ 0x3f
	}else{
		enaa = 0;
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}
 8003852:	466b      	mov	r3, sp
	nrf24_w_reg(EN_AA, &enaa, 1);
 8003854:	2201      	movs	r2, #1
 8003856:	1dd9      	adds	r1, r3, #7
 8003858:	0010      	movs	r0, r2
 800385a:	700c      	strb	r4, [r1, #0]
 800385c:	f7ff fe32 	bl	80034c4 <nrf24_w_reg>
}
 8003860:	bd13      	pop	{r0, r1, r4, pc}

08003862 <nrf24_en_ack_pld>:

void nrf24_en_ack_pld(uint8_t en){
 8003862:	b513      	push	{r0, r1, r4, lr}
 8003864:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 8003866:	2101      	movs	r1, #1
 8003868:	201d      	movs	r0, #29
 800386a:	f7ff fe49 	bl	8003500 <nrf24_r_reg>

	if(en){
 800386e:	2202      	movs	r2, #2
		feature |= (1 << EN_ACK_PAY);
	}else{
		feature &= ~(1 << EN_ACK_PAY);
 8003870:	0003      	movs	r3, r0
 8003872:	4393      	bics	r3, r2
 8003874:	b2db      	uxtb	r3, r3
	if(en){
 8003876:	2c00      	cmp	r4, #0
 8003878:	d001      	beq.n	800387e <nrf24_en_ack_pld+0x1c>
		feature |= (1 << EN_ACK_PAY);
 800387a:	4302      	orrs	r2, r0
 800387c:	b2d3      	uxtb	r3, r2
 800387e:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 8003880:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 8003882:	201d      	movs	r0, #29
 8003884:	2201      	movs	r2, #1
 8003886:	700b      	strb	r3, [r1, #0]
 8003888:	f7ff fe1c 	bl	80034c4 <nrf24_w_reg>
}
 800388c:	bd13      	pop	{r0, r1, r4, pc}

0800388e <nrf24_auto_retr_delay>:
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}

void nrf24_auto_retr_delay(uint8_t delay){
 800388e:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8003890:	2101      	movs	r1, #1
void nrf24_auto_retr_delay(uint8_t delay){
 8003892:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8003894:	2004      	movs	r0, #4
 8003896:	f7ff fe33 	bl	8003500 <nrf24_r_reg>

	data &= 15;

	data |= (delay << ARD);
 800389a:	466b      	mov	r3, sp
 800389c:	1dd9      	adds	r1, r3, #7
	data &= 15;
 800389e:	230f      	movs	r3, #15
	data |= (delay << ARD);
 80038a0:	0124      	lsls	r4, r4, #4
	data &= 15;
 80038a2:	4018      	ands	r0, r3
	data |= (delay << ARD);
 80038a4:	4320      	orrs	r0, r4
 80038a6:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(SETUP_RETR, &data, 1);
 80038a8:	2201      	movs	r2, #1
 80038aa:	2004      	movs	r0, #4
 80038ac:	f7ff fe0a 	bl	80034c4 <nrf24_w_reg>
}
 80038b0:	bd13      	pop	{r0, r1, r4, pc}

080038b2 <nrf24_auto_retr_limit>:

void nrf24_auto_retr_limit(uint8_t limit){
 80038b2:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 80038b4:	2101      	movs	r1, #1
void nrf24_auto_retr_limit(uint8_t limit){
 80038b6:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 80038b8:	2004      	movs	r0, #4
 80038ba:	f7ff fe21 	bl	8003500 <nrf24_r_reg>

	data &= 240;

	data |= (limit << ARC);
 80038be:	466b      	mov	r3, sp
 80038c0:	1dd9      	adds	r1, r3, #7
	data &= 240;
 80038c2:	230f      	movs	r3, #15
 80038c4:	4398      	bics	r0, r3
	data |= (limit << ARC);
 80038c6:	4304      	orrs	r4, r0

	nrf24_w_reg(SETUP_RETR, &data, 1);
 80038c8:	2201      	movs	r2, #1
 80038ca:	2004      	movs	r0, #4
	data |= (limit << ARC);
 80038cc:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(SETUP_RETR, &data, 1);
 80038ce:	f7ff fdf9 	bl	80034c4 <nrf24_w_reg>
}
 80038d2:	bd13      	pop	{r0, r1, r4, pc}

080038d4 <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 80038d4:	b510      	push	{r4, lr}

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 80038d6:	2101      	movs	r1, #1
 80038d8:	2017      	movs	r0, #23
 80038da:	f7ff fe11 	bl	8003500 <nrf24_r_reg>
	if(!(reg_dt & (1 << RX_EMPTY))){
		return 1;
	}

	return 0;
}
 80038de:	2301      	movs	r3, #1
 80038e0:	4383      	bics	r3, r0
 80038e2:	0018      	movs	r0, r3
 80038e4:	bd10      	pop	{r4, pc}
	...

080038e8 <nrf24_receive>:

void nrf24_receive(uint8_t *data, uint8_t size){
 80038e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t cmd = R_RX_PAYLOAD;
 80038ea:	466b      	mov	r3, sp
 80038ec:	1ddc      	adds	r4, r3, #7
 80038ee:	2361      	movs	r3, #97	@ 0x61
void nrf24_receive(uint8_t *data, uint8_t size){
 80038f0:	0005      	movs	r5, r0
 80038f2:	000e      	movs	r6, r1
	uint8_t cmd = R_RX_PAYLOAD;
 80038f4:	7023      	strb	r3, [r4, #0]

	csn_low();
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80038f6:	27fa      	movs	r7, #250	@ 0xfa
	csn_low();
 80038f8:	f7ff fdc6 	bl	8003488 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80038fc:	4809      	ldr	r0, [pc, #36]	@ (8003924 <nrf24_receive+0x3c>)
 80038fe:	0021      	movs	r1, r4
 8003900:	0004      	movs	r4, r0
 8003902:	00bf      	lsls	r7, r7, #2
 8003904:	003b      	movs	r3, r7
 8003906:	2201      	movs	r2, #1
 8003908:	f7fe ff9e 	bl	8002848 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
 800390c:	003b      	movs	r3, r7
 800390e:	0032      	movs	r2, r6
 8003910:	0029      	movs	r1, r5
 8003912:	0020      	movs	r0, r4
 8003914:	f7ff f9b0 	bl	8002c78 <HAL_SPI_Receive>
	csn_high();
 8003918:	f7ff fdac 	bl	8003474 <csn_high>

	nrf24_clear_rx_dr();
 800391c:	f7ff ff2a 	bl	8003774 <nrf24_clear_rx_dr>
}
 8003920:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003922:	46c0      	nop			@ (mov r8, r8)
 8003924:	200001ec 	.word	0x200001ec

08003928 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8003928:	b510      	push	{r4, lr}

	nrf24_pwr_up();
 800392a:	f7ff fe19 	bl	8003560 <nrf24_pwr_up>

	nrf24_flush_tx();
 800392e:	f7ff fef3 	bl	8003718 <nrf24_flush_tx>
	nrf24_flush_rx();
 8003932:	f7ff fefa 	bl	800372a <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8003936:	f7ff ff1d 	bl	8003774 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 800393a:	f7ff ff2c 	bl	8003796 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 800393e:	f7ff ff3b 	bl	80037b8 <nrf24_clear_max_rt>
}
 8003942:	bd10      	pop	{r4, pc}

08003944 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003944:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003946:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003948:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 800394a:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800394c:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 800394e:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003950:	9302      	str	r3, [sp, #8]
 8003952:	3302      	adds	r3, #2
 8003954:	9200      	str	r2, [sp, #0]
 8003956:	2178      	movs	r1, #120	@ 0x78
 8003958:	2200      	movs	r2, #0
 800395a:	9301      	str	r3, [sp, #4]
 800395c:	4802      	ldr	r0, [pc, #8]	@ (8003968 <ssd1306_WriteCommand+0x24>)
 800395e:	f7fe f9f7 	bl	8001d50 <HAL_I2C_Mem_Write>
}
 8003962:	b007      	add	sp, #28
 8003964:	bd00      	pop	{pc}
 8003966:	46c0      	nop			@ (mov r8, r8)
 8003968:	20000250 	.word	0x20000250

0800396c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800396c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800396e:	2301      	movs	r3, #1
 8003970:	4c06      	ldr	r4, [pc, #24]	@ (800398c <ssd1306_WriteData+0x20>)
 8003972:	425b      	negs	r3, r3
 8003974:	b289      	uxth	r1, r1
 8003976:	9302      	str	r3, [sp, #8]
 8003978:	9101      	str	r1, [sp, #4]
 800397a:	9000      	str	r0, [sp, #0]
 800397c:	2240      	movs	r2, #64	@ 0x40
 800397e:	2178      	movs	r1, #120	@ 0x78
 8003980:	0020      	movs	r0, r4
 8003982:	3302      	adds	r3, #2
 8003984:	f7fe f9e4 	bl	8001d50 <HAL_I2C_Mem_Write>
}
 8003988:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 800398a:	46c0      	nop			@ (mov r8, r8)
 800398c:	20000250 	.word	0x20000250

08003990 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003990:	1e43      	subs	r3, r0, #1
 8003992:	4198      	sbcs	r0, r3
 8003994:	2280      	movs	r2, #128	@ 0x80
void ssd1306_Fill(SSD1306_COLOR color) {
 8003996:	b510      	push	{r4, lr}
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003998:	4241      	negs	r1, r0
 800399a:	b2c9      	uxtb	r1, r1
 800399c:	4802      	ldr	r0, [pc, #8]	@ (80039a8 <ssd1306_Fill+0x18>)
 800399e:	0092      	lsls	r2, r2, #2
 80039a0:	f001 fa16 	bl	8004dd0 <memset>
}
 80039a4:	bd10      	pop	{r4, pc}
 80039a6:	46c0      	nop			@ (mov r8, r8)
 80039a8:	200003de 	.word	0x200003de

080039ac <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80039ac:	b570      	push	{r4, r5, r6, lr}
 80039ae:	24b0      	movs	r4, #176	@ 0xb0
 80039b0:	4d09      	ldr	r5, [pc, #36]	@ (80039d8 <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80039b2:	0020      	movs	r0, r4
 80039b4:	f7ff ffc6 	bl	8003944 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80039b8:	2000      	movs	r0, #0
 80039ba:	f7ff ffc3 	bl	8003944 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80039be:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80039c0:	2010      	movs	r0, #16
 80039c2:	f7ff ffbf 	bl	8003944 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80039c6:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80039c8:	0028      	movs	r0, r5
 80039ca:	2180      	movs	r1, #128	@ 0x80
 80039cc:	f7ff ffce 	bl	800396c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80039d0:	3580      	adds	r5, #128	@ 0x80
 80039d2:	2cb4      	cmp	r4, #180	@ 0xb4
 80039d4:	d1ed      	bne.n	80039b2 <ssd1306_UpdateScreen+0x6>
    }
}
 80039d6:	bd70      	pop	{r4, r5, r6, pc}
 80039d8:	200003de 	.word	0x200003de

080039dc <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80039dc:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80039de:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	db0e      	blt.n	8003a02 <ssd1306_DrawPixel+0x26>
 80039e4:	291f      	cmp	r1, #31
 80039e6:	d80c      	bhi.n	8003a02 <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80039e8:	2407      	movs	r4, #7
 80039ea:	08cb      	lsrs	r3, r1, #3
 80039ec:	01db      	lsls	r3, r3, #7
 80039ee:	4d06      	ldr	r5, [pc, #24]	@ (8003a08 <ssd1306_DrawPixel+0x2c>)
 80039f0:	4021      	ands	r1, r4
 80039f2:	1818      	adds	r0, r3, r0
 80039f4:	3c06      	subs	r4, #6
 80039f6:	408c      	lsls	r4, r1
 80039f8:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 80039fa:	2a01      	cmp	r2, #1
 80039fc:	d102      	bne.n	8003a04 <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80039fe:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003a00:	542b      	strb	r3, [r5, r0]
    }
}
 8003a02:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003a04:	43a3      	bics	r3, r4
 8003a06:	e7fb      	b.n	8003a00 <ssd1306_DrawPixel+0x24>
 8003a08:	200003de 	.word	0x200003de

08003a0c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a0e:	0004      	movs	r4, r0
 8003a10:	b08b      	sub	sp, #44	@ 0x2c
 8003a12:	9208      	str	r2, [sp, #32]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003a14:	0022      	movs	r2, r4
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003a16:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a18:	ab10      	add	r3, sp, #64	@ 0x40
 8003a1a:	781b      	ldrb	r3, [r3, #0]
    if (ch < 32 || ch > 126)
 8003a1c:	3a20      	subs	r2, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003a1e:	9305      	str	r3, [sp, #20]
    if (ch < 32 || ch > 126)
 8003a20:	b2d3      	uxtb	r3, r2
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003a22:	a807      	add	r0, sp, #28
 8003a24:	9107      	str	r1, [sp, #28]
    if (ch < 32 || ch > 126)
 8003a26:	2b5e      	cmp	r3, #94	@ 0x5e
 8003a28:	d844      	bhi.n	8003ab4 <ssd1306_WriteChar+0xa8>
 8003a2a:	6883      	ldr	r3, [r0, #8]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d01d      	beq.n	8003a6c <ssd1306_WriteChar+0x60>
 8003a30:	191b      	adds	r3, r3, r4
 8003a32:	3b20      	subs	r3, #32
 8003a34:	781d      	ldrb	r5, [r3, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003a36:	4b20      	ldr	r3, [pc, #128]	@ (8003ab8 <ssd1306_WriteChar+0xac>)
 8003a38:	8819      	ldrh	r1, [r3, #0]
 8003a3a:	9101      	str	r1, [sp, #4]
 8003a3c:	1949      	adds	r1, r1, r5
 8003a3e:	2980      	cmp	r1, #128	@ 0x80
 8003a40:	dc38      	bgt.n	8003ab4 <ssd1306_WriteChar+0xa8>
 8003a42:	7841      	ldrb	r1, [r0, #1]
 8003a44:	9103      	str	r1, [sp, #12]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003a46:	885b      	ldrh	r3, [r3, #2]
 8003a48:	9304      	str	r3, [sp, #16]
 8003a4a:	185b      	adds	r3, r3, r1
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003a4c:	2b20      	cmp	r3, #32
 8003a4e:	dc31      	bgt.n	8003ab4 <ssd1306_WriteChar+0xa8>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8003a50:	2700      	movs	r7, #0
 8003a52:	434a      	muls	r2, r1
 8003a54:	0053      	lsls	r3, r2, #1
 8003a56:	9302      	str	r3, [sp, #8]
 8003a58:	9b03      	ldr	r3, [sp, #12]
 8003a5a:	42bb      	cmp	r3, r7
 8003a5c:	d808      	bhi.n	8003a70 <ssd1306_WriteChar+0x64>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003a5e:	9a01      	ldr	r2, [sp, #4]
 8003a60:	4b15      	ldr	r3, [pc, #84]	@ (8003ab8 <ssd1306_WriteChar+0xac>)
 8003a62:	18ad      	adds	r5, r5, r2
 8003a64:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 8003a66:	0020      	movs	r0, r4
 8003a68:	b00b      	add	sp, #44	@ 0x2c
 8003a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003a6c:	7805      	ldrb	r5, [r0, #0]
 8003a6e:	e7e2      	b.n	8003a36 <ssd1306_WriteChar+0x2a>
        for(j = 0; j < char_width; j++) {
 8003a70:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.height + i];
 8003a72:	9b08      	ldr	r3, [sp, #32]
 8003a74:	9a02      	ldr	r2, [sp, #8]
 8003a76:	5a9b      	ldrh	r3, [r3, r2]
 8003a78:	9306      	str	r3, [sp, #24]
        for(j = 0; j < char_width; j++) {
 8003a7a:	42b5      	cmp	r5, r6
 8003a7c:	d804      	bhi.n	8003a88 <ssd1306_WriteChar+0x7c>
    for(i = 0; i < Font.height; i++) {
 8003a7e:	9b02      	ldr	r3, [sp, #8]
 8003a80:	3701      	adds	r7, #1
 8003a82:	3302      	adds	r3, #2
 8003a84:	9302      	str	r3, [sp, #8]
 8003a86:	e7e7      	b.n	8003a58 <ssd1306_WriteChar+0x4c>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a88:	9b01      	ldr	r3, [sp, #4]
            if((b << j) & 0x8000)  {
 8003a8a:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a8c:	18f0      	adds	r0, r6, r3
 8003a8e:	9b04      	ldr	r3, [sp, #16]
            if((b << j) & 0x8000)  {
 8003a90:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a92:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 8003a94:	9b06      	ldr	r3, [sp, #24]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a96:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 8003a98:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a9a:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 8003a9c:	4213      	tst	r3, r2
 8003a9e:	d004      	beq.n	8003aaa <ssd1306_WriteChar+0x9e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003aa0:	9a05      	ldr	r2, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003aa2:	f7ff ff9b 	bl	80039dc <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003aa6:	3601      	adds	r6, #1
 8003aa8:	e7e7      	b.n	8003a7a <ssd1306_WriteChar+0x6e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003aaa:	9b05      	ldr	r3, [sp, #20]
 8003aac:	425a      	negs	r2, r3
 8003aae:	415a      	adcs	r2, r3
 8003ab0:	b2d2      	uxtb	r2, r2
 8003ab2:	e7f6      	b.n	8003aa2 <ssd1306_WriteChar+0x96>
        return 0;
 8003ab4:	2400      	movs	r4, #0
 8003ab6:	e7d6      	b.n	8003a66 <ssd1306_WriteChar+0x5a>
 8003ab8:	200003d8 	.word	0x200003d8

08003abc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003abc:	b530      	push	{r4, r5, lr}
 8003abe:	0004      	movs	r4, r0
 8003ac0:	b087      	sub	sp, #28
 8003ac2:	9305      	str	r3, [sp, #20]
 8003ac4:	ab0a      	add	r3, sp, #40	@ 0x28
 8003ac6:	781d      	ldrb	r5, [r3, #0]
 8003ac8:	9103      	str	r1, [sp, #12]
 8003aca:	9204      	str	r2, [sp, #16]
    while (*str) {
 8003acc:	7820      	ldrb	r0, [r4, #0]
 8003ace:	2800      	cmp	r0, #0
 8003ad0:	d101      	bne.n	8003ad6 <ssd1306_WriteString+0x1a>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8003ad2:	b007      	add	sp, #28
 8003ad4:	bd30      	pop	{r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003ad6:	9b05      	ldr	r3, [sp, #20]
 8003ad8:	9903      	ldr	r1, [sp, #12]
 8003ada:	9a04      	ldr	r2, [sp, #16]
 8003adc:	9500      	str	r5, [sp, #0]
 8003ade:	f7ff ff95 	bl	8003a0c <ssd1306_WriteChar>
 8003ae2:	0003      	movs	r3, r0
 8003ae4:	7820      	ldrb	r0, [r4, #0]
 8003ae6:	4283      	cmp	r3, r0
 8003ae8:	d1f3      	bne.n	8003ad2 <ssd1306_WriteString+0x16>
        str++;
 8003aea:	3401      	adds	r4, #1
 8003aec:	e7ee      	b.n	8003acc <ssd1306_WriteString+0x10>
	...

08003af0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8003af0:	4b01      	ldr	r3, [pc, #4]	@ (8003af8 <ssd1306_SetCursor+0x8>)
 8003af2:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8003af4:	8059      	strh	r1, [r3, #2]
}
 8003af6:	4770      	bx	lr
 8003af8:	200003d8 	.word	0x200003d8

08003afc <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003afc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003afe:	ac08      	add	r4, sp, #32
 8003b00:	7824      	ldrb	r4, [r4, #0]
 8003b02:	9401      	str	r4, [sp, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8003b04:	1c04      	adds	r4, r0, #0
 8003b06:	4290      	cmp	r0, r2
 8003b08:	d900      	bls.n	8003b0c <ssd1306_FillRectangle+0x10>
 8003b0a:	1c14      	adds	r4, r2, #0
 8003b0c:	b2e4      	uxtb	r4, r4
 8003b0e:	9400      	str	r4, [sp, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8003b10:	1c06      	adds	r6, r0, #0
 8003b12:	4290      	cmp	r0, r2
 8003b14:	d200      	bcs.n	8003b18 <ssd1306_FillRectangle+0x1c>
 8003b16:	1c16      	adds	r6, r2, #0
 8003b18:	b2f6      	uxtb	r6, r6
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8003b1a:	1c0c      	adds	r4, r1, #0
 8003b1c:	4299      	cmp	r1, r3
 8003b1e:	d900      	bls.n	8003b22 <ssd1306_FillRectangle+0x26>
 8003b20:	1c1c      	adds	r4, r3, #0
 8003b22:	b2e4      	uxtb	r4, r4
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8003b24:	1c0f      	adds	r7, r1, #0
 8003b26:	4299      	cmp	r1, r3
 8003b28:	d200      	bcs.n	8003b2c <ssd1306_FillRectangle+0x30>
 8003b2a:	1c1f      	adds	r7, r3, #0
 8003b2c:	b2ff      	uxtb	r7, r7

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8003b2e:	42bc      	cmp	r4, r7
 8003b30:	d801      	bhi.n	8003b36 <ssd1306_FillRectangle+0x3a>
 8003b32:	2c1f      	cmp	r4, #31
 8003b34:	d900      	bls.n	8003b38 <ssd1306_FillRectangle+0x3c>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 8003b36:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003b38:	9d00      	ldr	r5, [sp, #0]
 8003b3a:	e009      	b.n	8003b50 <ssd1306_FillRectangle+0x54>
 8003b3c:	b26b      	sxtb	r3, r5
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	db08      	blt.n	8003b54 <ssd1306_FillRectangle+0x58>
            ssd1306_DrawPixel(x, y, color);
 8003b42:	0028      	movs	r0, r5
 8003b44:	0021      	movs	r1, r4
 8003b46:	9a01      	ldr	r2, [sp, #4]
 8003b48:	f7ff ff48 	bl	80039dc <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003b4c:	3501      	adds	r5, #1
 8003b4e:	b2ed      	uxtb	r5, r5
 8003b50:	42b5      	cmp	r5, r6
 8003b52:	d9f3      	bls.n	8003b3c <ssd1306_FillRectangle+0x40>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8003b54:	3401      	adds	r4, #1
 8003b56:	b2e4      	uxtb	r4, r4
 8003b58:	e7e9      	b.n	8003b2e <ssd1306_FillRectangle+0x32>

08003b5a <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003b5a:	b510      	push	{r4, lr}
 8003b5c:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003b5e:	2081      	movs	r0, #129	@ 0x81
 8003b60:	f7ff fef0 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003b64:	0020      	movs	r0, r4
 8003b66:	f7ff feed 	bl	8003944 <ssd1306_WriteCommand>
}
 8003b6a:	bd10      	pop	{r4, pc}

08003b6c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003b6c:	0003      	movs	r3, r0
 8003b6e:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 8003b70:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 8003b76:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 8003b78:	18c0      	adds	r0, r0, r3
 8003b7a:	4a02      	ldr	r2, [pc, #8]	@ (8003b84 <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 8003b7c:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 8003b7e:	f7ff fee1 	bl	8003944 <ssd1306_WriteCommand>
}
 8003b82:	bd10      	pop	{r4, pc}
 8003b84:	200003d8 	.word	0x200003d8

08003b88 <ssd1306_Init>:
void ssd1306_Init(void) {
 8003b88:	b510      	push	{r4, lr}
    BSP_delayMs(10);
 8003b8a:	200a      	movs	r0, #10
 8003b8c:	f7fc fcba 	bl	8000504 <BSP_delayMs>
    ssd1306_SetDisplayOn(0); //display off
 8003b90:	2000      	movs	r0, #0
 8003b92:	f7ff ffeb 	bl	8003b6c <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003b96:	2020      	movs	r0, #32
 8003b98:	f7ff fed4 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	f7ff fed1 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003ba2:	20b0      	movs	r0, #176	@ 0xb0
 8003ba4:	f7ff fece 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003ba8:	20c8      	movs	r0, #200	@ 0xc8
 8003baa:	f7ff fecb 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8003bae:	2000      	movs	r0, #0
 8003bb0:	f7ff fec8 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003bb4:	2010      	movs	r0, #16
 8003bb6:	f7ff fec5 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003bba:	2040      	movs	r0, #64	@ 0x40
 8003bbc:	f7ff fec2 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8003bc0:	20ff      	movs	r0, #255	@ 0xff
 8003bc2:	f7ff ffca 	bl	8003b5a <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003bc6:	20a1      	movs	r0, #161	@ 0xa1
 8003bc8:	f7ff febc 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003bcc:	20a6      	movs	r0, #166	@ 0xa6
 8003bce:	f7ff feb9 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003bd2:	20a8      	movs	r0, #168	@ 0xa8
 8003bd4:	f7ff feb6 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x1F); //
 8003bd8:	201f      	movs	r0, #31
 8003bda:	f7ff feb3 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003bde:	20a4      	movs	r0, #164	@ 0xa4
 8003be0:	f7ff feb0 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003be4:	20d3      	movs	r0, #211	@ 0xd3
 8003be6:	f7ff fead 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003bea:	2000      	movs	r0, #0
 8003bec:	f7ff feaa 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003bf0:	20d5      	movs	r0, #213	@ 0xd5
 8003bf2:	f7ff fea7 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003bf6:	20f0      	movs	r0, #240	@ 0xf0
 8003bf8:	f7ff fea4 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003bfc:	20d9      	movs	r0, #217	@ 0xd9
 8003bfe:	f7ff fea1 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003c02:	2022      	movs	r0, #34	@ 0x22
 8003c04:	f7ff fe9e 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003c08:	20da      	movs	r0, #218	@ 0xda
 8003c0a:	f7ff fe9b 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x02);
 8003c0e:	2002      	movs	r0, #2
 8003c10:	f7ff fe98 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003c14:	20db      	movs	r0, #219	@ 0xdb
 8003c16:	f7ff fe95 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003c1a:	2020      	movs	r0, #32
 8003c1c:	f7ff fe92 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003c20:	208d      	movs	r0, #141	@ 0x8d
 8003c22:	f7ff fe8f 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003c26:	2014      	movs	r0, #20
 8003c28:	f7ff fe8c 	bl	8003944 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003c2c:	2001      	movs	r0, #1
 8003c2e:	f7ff ff9d 	bl	8003b6c <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 8003c32:	2000      	movs	r0, #0
 8003c34:	f7ff feac 	bl	8003990 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8003c38:	f7ff feb8 	bl	80039ac <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	4b03      	ldr	r3, [pc, #12]	@ (8003c4c <ssd1306_Init+0xc4>)
 8003c40:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003c42:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8003c44:	3201      	adds	r2, #1
 8003c46:	711a      	strb	r2, [r3, #4]
}
 8003c48:	bd10      	pop	{r4, pc}
 8003c4a:	46c0      	nop			@ (mov r8, r8)
 8003c4c:	200003d8 	.word	0x200003d8

08003c50 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8003c50:	f3ef 8010 	mrs	r0, PRIMASK
 8003c54:	b672      	cpsid	i
 8003c56:	2800      	cmp	r0, #0
 8003c58:	d100      	bne.n	8003c5c <QF_int_disable_error>
 8003c5a:	4770      	bx	lr

08003c5c <QF_int_disable_error>:
 8003c5c:	4801      	ldr	r0, [pc, #4]	@ (8003c64 <QF_int_disable_error+0x8>)
 8003c5e:	2164      	movs	r1, #100	@ 0x64
 8003c60:	4a01      	ldr	r2, [pc, #4]	@ (8003c68 <QF_int_disable_error+0xc>)
 8003c62:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003c64:	08007138 	.word	0x08007138
 8003c68:	080004cd 	.word	0x080004cd

08003c6c <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8003c6c:	f3ef 8010 	mrs	r0, PRIMASK
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d001      	beq.n	8003c78 <QF_int_enable_error>
 8003c74:	b662      	cpsie	i
 8003c76:	4770      	bx	lr

08003c78 <QF_int_enable_error>:
 8003c78:	4801      	ldr	r0, [pc, #4]	@ (8003c80 <QF_int_enable_error+0x8>)
 8003c7a:	2165      	movs	r1, #101	@ 0x65
 8003c7c:	4a01      	ldr	r2, [pc, #4]	@ (8003c84 <QF_int_enable_error+0xc>)
 8003c7e:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003c80:	08007138 	.word	0x08007138
 8003c84:	080004cd 	.word	0x080004cd

08003c88 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8003c88:	f3ef 8010 	mrs	r0, PRIMASK
 8003c8c:	b672      	cpsid	i
 8003c8e:	2800      	cmp	r0, #0
 8003c90:	d100      	bne.n	8003c94 <QF_crit_entry_error>
 8003c92:	4770      	bx	lr

08003c94 <QF_crit_entry_error>:
 8003c94:	4801      	ldr	r0, [pc, #4]	@ (8003c9c <QF_crit_entry_error+0x8>)
 8003c96:	216e      	movs	r1, #110	@ 0x6e
 8003c98:	4a01      	ldr	r2, [pc, #4]	@ (8003ca0 <QF_crit_entry_error+0xc>)
 8003c9a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003c9c:	08007138 	.word	0x08007138
 8003ca0:	080004cd 	.word	0x080004cd

08003ca4 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8003ca4:	f3ef 8010 	mrs	r0, PRIMASK
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	d001      	beq.n	8003cb0 <QF_crit_exit_error>
 8003cac:	b662      	cpsie	i
 8003cae:	4770      	bx	lr

08003cb0 <QF_crit_exit_error>:
 8003cb0:	4801      	ldr	r0, [pc, #4]	@ (8003cb8 <QF_crit_exit_error+0x8>)
 8003cb2:	216f      	movs	r1, #111	@ 0x6f
 8003cb4:	4a01      	ldr	r2, [pc, #4]	@ (8003cbc <QF_crit_exit_error+0xc>)
 8003cb6:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003cb8:	08007138 	.word	0x08007138
 8003cbc:	080004cd 	.word	0x080004cd

08003cc0 <QK_init>:
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 8003cc0:	23ff      	movs	r3, #255	@ 0xff
 8003cc2:	4a03      	ldr	r2, [pc, #12]	@ (8003cd0 <QK_init+0x10>)
 8003cc4:	041b      	lsls	r3, r3, #16
 8003cc6:	6811      	ldr	r1, [r2, #0]
 8003cc8:	430b      	orrs	r3, r1
 8003cca:	6013      	str	r3, [r2, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8003ccc:	4770      	bx	lr
 8003cce:	46c0      	nop			@ (mov r8, r8)
 8003cd0:	e000ed20 	.word	0xe000ed20

08003cd4 <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8003cd4:	b501      	push	{r0, lr}
 8003cd6:	4808      	ldr	r0, [pc, #32]	@ (8003cf8 <PendSV_Handler+0x24>)
 8003cd8:	4780      	blx	r0
 8003cda:	4a08      	ldr	r2, [pc, #32]	@ (8003cfc <PendSV_Handler+0x28>)
 8003cdc:	2101      	movs	r1, #1
 8003cde:	06c9      	lsls	r1, r1, #27
 8003ce0:	6011      	str	r1, [r2, #0]
 8003ce2:	08cb      	lsrs	r3, r1, #3
 8003ce4:	4a06      	ldr	r2, [pc, #24]	@ (8003d00 <PendSV_Handler+0x2c>)
 8003ce6:	3a01      	subs	r2, #1
 8003ce8:	4906      	ldr	r1, [pc, #24]	@ (8003d04 <PendSV_Handler+0x30>)
 8003cea:	b088      	sub	sp, #32
 8003cec:	a805      	add	r0, sp, #20
 8003cee:	c00e      	stmia	r0!, {r1, r2, r3}
 8003cf0:	2006      	movs	r0, #6
 8003cf2:	43c0      	mvns	r0, r0
 8003cf4:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8003cf6:	0000      	.short	0x0000
 8003cf8:	08003c51 	.word	0x08003c51
 8003cfc:	e000ed04 	.word	0xe000ed04
 8003d00:	080047f5 	.word	0x080047f5
 8003d04:	08003d09 	.word	0x08003d09

08003d08 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8003d08:	4804      	ldr	r0, [pc, #16]	@ (8003d1c <QK_thread_ret+0x14>)
 8003d0a:	2101      	movs	r1, #1
 8003d0c:	07c9      	lsls	r1, r1, #31
 8003d0e:	6001      	str	r1, [r0, #0]
 8003d10:	4803      	ldr	r0, [pc, #12]	@ (8003d20 <QK_thread_ret+0x18>)
 8003d12:	4780      	blx	r0
 8003d14:	4803      	ldr	r0, [pc, #12]	@ (8003d24 <QK_thread_ret+0x1c>)
 8003d16:	2179      	movs	r1, #121	@ 0x79
 8003d18:	4a03      	ldr	r2, [pc, #12]	@ (8003d28 <QK_thread_ret+0x20>)
 8003d1a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003d1c:	e000ed04 	.word	0xe000ed04
 8003d20:	08003c51 	.word	0x08003c51
 8003d24:	08007138 	.word	0x08007138
 8003d28:	080004cd 	.word	0x080004cd

08003d2c <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 8003d2c:	b008      	add	sp, #32
 8003d2e:	4801      	ldr	r0, [pc, #4]	@ (8003d34 <NMI_Handler+0x8>)
 8003d30:	4780      	blx	r0
 8003d32:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8003d34:	08003c6d 	.word	0x08003c6d

08003d38 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8003d38:	2100      	movs	r1, #0
 8003d3a:	0c02      	lsrs	r2, r0, #16
 8003d3c:	d001      	beq.n	8003d42 <QF_qlog2_1>
 8003d3e:	2110      	movs	r1, #16
 8003d40:	1c10      	adds	r0, r2, #0

08003d42 <QF_qlog2_1>:
 8003d42:	0a02      	lsrs	r2, r0, #8
 8003d44:	d001      	beq.n	8003d4a <QF_qlog2_2>
 8003d46:	3108      	adds	r1, #8
 8003d48:	1c10      	adds	r0, r2, #0

08003d4a <QF_qlog2_2>:
 8003d4a:	0902      	lsrs	r2, r0, #4
 8003d4c:	d001      	beq.n	8003d52 <QF_qlog2_3>
 8003d4e:	3104      	adds	r1, #4
 8003d50:	1c10      	adds	r0, r2, #0

08003d52 <QF_qlog2_3>:
 8003d52:	4a06      	ldr	r2, [pc, #24]	@ (8003d6c <QF_qlog2_LUT+0x10>)
 8003d54:	5c10      	ldrb	r0, [r2, r0]
 8003d56:	1808      	adds	r0, r1, r0
 8003d58:	4770      	bx	lr
 8003d5a:	46c0      	nop			@ (mov r8, r8)

08003d5c <QF_qlog2_LUT>:
 8003d5c:	02020100 	.word	0x02020100
 8003d60:	03030303 	.word	0x03030303
 8003d64:	04040404 	.word	0x04040404
 8003d68:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 8003d6c:	08003d5c 	.word	0x08003d5c

08003d70 <QHsm_top>:
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
}
 8003d70:	2005      	movs	r0, #5
 8003d72:	4770      	bx	lr

08003d74 <QHsm_getStateHandler_>:
//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 8003d74:	6840      	ldr	r0, [r0, #4]
}
 8003d76:	4770      	bx	lr

08003d78 <QHsm_isIn_>:
    Q_INVARIANT_LOCAL(700,
 8003d78:	6882      	ldr	r2, [r0, #8]
 8003d7a:	6843      	ldr	r3, [r0, #4]
 8003d7c:	43d2      	mvns	r2, r2
{
 8003d7e:	b570      	push	{r4, r5, r6, lr}
 8003d80:	0004      	movs	r4, r0
 8003d82:	000d      	movs	r5, r1
    Q_INVARIANT_LOCAL(700,
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d006      	beq.n	8003d96 <QHsm_isIn_+0x1e>
 8003d88:	f7ff ff7e 	bl	8003c88 <QF_crit_entry_>
 8003d8c:	21af      	movs	r1, #175	@ 0xaf
 8003d8e:	4809      	ldr	r0, [pc, #36]	@ (8003db4 <QHsm_isIn_+0x3c>)
 8003d90:	0089      	lsls	r1, r1, #2
 8003d92:	f7fc fb9b 	bl	80004cc <Q_onError>
        if (s == stateHndl) { // do the states match?
 8003d96:	42ab      	cmp	r3, r5
 8003d98:	d00a      	beq.n	8003db0 <QHsm_isIn_+0x38>
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003d9a:	0020      	movs	r0, r4
 8003d9c:	4906      	ldr	r1, [pc, #24]	@ (8003db8 <QHsm_isIn_+0x40>)
 8003d9e:	4798      	blx	r3
        s = me->temp.fun;
 8003da0:	68a3      	ldr	r3, [r4, #8]
    } while (r == Q_RET_SUPER);
 8003da2:	2800      	cmp	r0, #0
 8003da4:	d0f7      	beq.n	8003d96 <QHsm_isIn_+0x1e>
    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 8003da6:	2000      	movs	r0, #0
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003da8:	6863      	ldr	r3, [r4, #4]
 8003daa:	43db      	mvns	r3, r3
 8003dac:	60a3      	str	r3, [r4, #8]
}
 8003dae:	bd70      	pop	{r4, r5, r6, pc}
            inState = true;  // 'true' means that match found
 8003db0:	2001      	movs	r0, #1
 8003db2:	e7f9      	b.n	8003da8 <QHsm_isIn_+0x30>
 8003db4:	08007170 	.word	0x08007170
 8003db8:	08007150 	.word	0x08007150

08003dbc <QHsm_enter_target_.isra.0>:
static void QHsm_enter_target_(QAsm * const me,
 8003dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dbe:	0004      	movs	r4, r0
 8003dc0:	000e      	movs	r6, r1
 8003dc2:	0015      	movs	r5, r2
    for (; ip >= 0; --ip) {
 8003dc4:	2d00      	cmp	r5, #0
 8003dc6:	da06      	bge.n	8003dd6 <QHsm_enter_target_.isra.0+0x1a>
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8003dc8:	0020      	movs	r0, r4
        t = path[0]; // tran. target becomes the new source
 8003dca:	6837      	ldr	r7, [r6, #0]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8003dcc:	491b      	ldr	r1, [pc, #108]	@ (8003e3c <QHsm_enter_target_.isra.0+0x80>)
 8003dce:	47b8      	blx	r7
 8003dd0:	2803      	cmp	r0, #3
 8003dd2:	d007      	beq.n	8003de4 <QHsm_enter_target_.isra.0+0x28>
}
 8003dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8003dd6:	00ab      	lsls	r3, r5, #2
 8003dd8:	0020      	movs	r0, r4
 8003dda:	4919      	ldr	r1, [pc, #100]	@ (8003e40 <QHsm_enter_target_.isra.0+0x84>)
 8003ddc:	58f3      	ldr	r3, [r6, r3]
 8003dde:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 8003de0:	3d01      	subs	r5, #1
 8003de2:	e7ef      	b.n	8003dc4 <QHsm_enter_target_.isra.0+0x8>
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8003de4:	68a3      	ldr	r3, [r4, #8]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d105      	bne.n	8003df6 <QHsm_enter_target_.isra.0+0x3a>
 8003dea:	f7ff ff4d 	bl	8003c88 <QF_crit_entry_>
 8003dee:	4815      	ldr	r0, [pc, #84]	@ (8003e44 <QHsm_enter_target_.isra.0+0x88>)
 8003df0:	4915      	ldr	r1, [pc, #84]	@ (8003e48 <QHsm_enter_target_.isra.0+0x8c>)
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8003df2:	f7fc fb6b 	bl	80004cc <Q_onError>
        ip = -1; // entry path index and fixed loop bound (one below [0])
 8003df6:	2501      	movs	r5, #1
 8003df8:	426d      	negs	r5, r5
            ++ip;
 8003dfa:	3501      	adds	r5, #1
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8003dfc:	2d06      	cmp	r5, #6
 8003dfe:	d105      	bne.n	8003e0c <QHsm_enter_target_.isra.0+0x50>
 8003e00:	f7ff ff42 	bl	8003c88 <QF_crit_entry_>
 8003e04:	21a5      	movs	r1, #165	@ 0xa5
 8003e06:	480f      	ldr	r0, [pc, #60]	@ (8003e44 <QHsm_enter_target_.isra.0+0x88>)
 8003e08:	0089      	lsls	r1, r1, #2
 8003e0a:	e7f2      	b.n	8003df2 <QHsm_enter_target_.isra.0+0x36>
            path[ip] = me->temp.fun; // store the entry path
 8003e0c:	68a3      	ldr	r3, [r4, #8]
 8003e0e:	00aa      	lsls	r2, r5, #2
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003e10:	0020      	movs	r0, r4
 8003e12:	490e      	ldr	r1, [pc, #56]	@ (8003e4c <QHsm_enter_target_.isra.0+0x90>)
            path[ip] = me->temp.fun; // store the entry path
 8003e14:	50b3      	str	r3, [r6, r2]
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003e16:	4798      	blx	r3
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 8003e18:	2800      	cmp	r0, #0
 8003e1a:	d004      	beq.n	8003e26 <QHsm_enter_target_.isra.0+0x6a>
 8003e1c:	f7ff ff34 	bl	8003c88 <QF_crit_entry_>
 8003e20:	21aa      	movs	r1, #170	@ 0xaa
 8003e22:	4808      	ldr	r0, [pc, #32]	@ (8003e44 <QHsm_enter_target_.isra.0+0x88>)
 8003e24:	e7f0      	b.n	8003e08 <QHsm_enter_target_.isra.0+0x4c>
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 8003e26:	68a3      	ldr	r3, [r4, #8]
 8003e28:	42bb      	cmp	r3, r7
 8003e2a:	d1e6      	bne.n	8003dfa <QHsm_enter_target_.isra.0+0x3e>
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8003e2c:	00ab      	lsls	r3, r5, #2
 8003e2e:	0020      	movs	r0, r4
 8003e30:	4903      	ldr	r1, [pc, #12]	@ (8003e40 <QHsm_enter_target_.isra.0+0x84>)
 8003e32:	58f3      	ldr	r3, [r6, r3]
 8003e34:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 8003e36:	3d01      	subs	r5, #1
 8003e38:	d2f8      	bcs.n	8003e2c <QHsm_enter_target_.isra.0+0x70>
 8003e3a:	e7c5      	b.n	8003dc8 <QHsm_enter_target_.isra.0+0xc>
 8003e3c:	08007168 	.word	0x08007168
 8003e40:	08007158 	.word	0x08007158
 8003e44:	08007170 	.word	0x08007170
 8003e48:	0000028a 	.word	0x0000028a
 8003e4c:	08007150 	.word	0x08007150

08003e50 <QHsm_init_>:
{
 8003e50:	b570      	push	{r4, r5, r6, lr}
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8003e52:	6843      	ldr	r3, [r0, #4]
 8003e54:	4e24      	ldr	r6, [pc, #144]	@ (8003ee8 <QHsm_init_+0x98>)
{
 8003e56:	0004      	movs	r4, r0
 8003e58:	b086      	sub	sp, #24
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8003e5a:	42b3      	cmp	r3, r6
 8003e5c:	d005      	beq.n	8003e6a <QHsm_init_+0x1a>
 8003e5e:	f7ff ff13 	bl	8003c88 <QF_crit_entry_>
 8003e62:	21c8      	movs	r1, #200	@ 0xc8
 8003e64:	4821      	ldr	r0, [pc, #132]	@ (8003eec <QHsm_init_+0x9c>)
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8003e66:	f7fc fb31 	bl	80004cc <Q_onError>
 8003e6a:	6883      	ldr	r3, [r0, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d104      	bne.n	8003e7a <QHsm_init_+0x2a>
 8003e70:	f7ff ff0a 	bl	8003c88 <QF_crit_entry_>
 8003e74:	21d2      	movs	r1, #210	@ 0xd2
 8003e76:	481d      	ldr	r0, [pc, #116]	@ (8003eec <QHsm_init_+0x9c>)
 8003e78:	e7f5      	b.n	8003e66 <QHsm_init_+0x16>
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 8003e7a:	4798      	blx	r3
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 8003e7c:	2803      	cmp	r0, #3
 8003e7e:	d004      	beq.n	8003e8a <QHsm_init_+0x3a>
 8003e80:	f7ff ff02 	bl	8003c88 <QF_crit_entry_>
 8003e84:	21f0      	movs	r1, #240	@ 0xf0
 8003e86:	4819      	ldr	r0, [pc, #100]	@ (8003eec <QHsm_init_+0x9c>)
 8003e88:	e7ed      	b.n	8003e66 <QHsm_init_+0x16>
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003e8a:	2501      	movs	r5, #1
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003e8c:	68a3      	ldr	r3, [r4, #8]
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003e8e:	426d      	negs	r5, r5
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d104      	bne.n	8003e9e <QHsm_init_+0x4e>
 8003e94:	f7ff fef8 	bl	8003c88 <QF_crit_entry_>
 8003e98:	21fa      	movs	r1, #250	@ 0xfa
 8003e9a:	4814      	ldr	r0, [pc, #80]	@ (8003eec <QHsm_init_+0x9c>)
 8003e9c:	e7e3      	b.n	8003e66 <QHsm_init_+0x16>
        ++ip;
 8003e9e:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 8003ea0:	2d06      	cmp	r5, #6
 8003ea2:	d105      	bne.n	8003eb0 <QHsm_init_+0x60>
 8003ea4:	f7ff fef0 	bl	8003c88 <QF_crit_entry_>
 8003ea8:	2182      	movs	r1, #130	@ 0x82
 8003eaa:	4810      	ldr	r0, [pc, #64]	@ (8003eec <QHsm_init_+0x9c>)
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 8003eac:	0049      	lsls	r1, r1, #1
 8003eae:	e7da      	b.n	8003e66 <QHsm_init_+0x16>
 8003eb0:	68a3      	ldr	r3, [r4, #8]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d104      	bne.n	8003ec0 <QHsm_init_+0x70>
 8003eb6:	f7ff fee7 	bl	8003c88 <QF_crit_entry_>
 8003eba:	2187      	movs	r1, #135	@ 0x87
 8003ebc:	480b      	ldr	r0, [pc, #44]	@ (8003eec <QHsm_init_+0x9c>)
 8003ebe:	e7f5      	b.n	8003eac <QHsm_init_+0x5c>
        path[ip] = me->temp.fun; // store the entry path
 8003ec0:	4669      	mov	r1, sp
 8003ec2:	00aa      	lsls	r2, r5, #2
 8003ec4:	5053      	str	r3, [r2, r1]
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003ec6:	0020      	movs	r0, r4
 8003ec8:	4909      	ldr	r1, [pc, #36]	@ (8003ef0 <QHsm_init_+0xa0>)
 8003eca:	4798      	blx	r3
    } while (me->temp.fun != s);
 8003ecc:	68a3      	ldr	r3, [r4, #8]
 8003ece:	42b3      	cmp	r3, r6
 8003ed0:	d1e5      	bne.n	8003e9e <QHsm_init_+0x4e>
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8003ed2:	002a      	movs	r2, r5
 8003ed4:	4669      	mov	r1, sp
 8003ed6:	0020      	movs	r0, r4
 8003ed8:	f7ff ff70 	bl	8003dbc <QHsm_enter_target_.isra.0>
    me->state.fun = path[0]; // change the current active state
 8003edc:	9b00      	ldr	r3, [sp, #0]
 8003ede:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	60a3      	str	r3, [r4, #8]
}
 8003ee4:	b006      	add	sp, #24
 8003ee6:	bd70      	pop	{r4, r5, r6, pc}
 8003ee8:	08003d71 	.word	0x08003d71
 8003eec:	08007170 	.word	0x08007170
 8003ef0:	08007150 	.word	0x08007150

08003ef4 <QHsm_dispatch_>:
    Q_INVARIANT_LOCAL(300,
 8003ef4:	6883      	ldr	r3, [r0, #8]
{
 8003ef6:	b5f0      	push	{r4, r5, r6, r7, lr}
    Q_INVARIANT_LOCAL(300,
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	6842      	ldr	r2, [r0, #4]
{
 8003efc:	0004      	movs	r4, r0
 8003efe:	000f      	movs	r7, r1
 8003f00:	b08b      	sub	sp, #44	@ 0x2c
    Q_INVARIANT_LOCAL(300,
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d006      	beq.n	8003f14 <QHsm_dispatch_+0x20>
 8003f06:	f7ff febf 	bl	8003c88 <QF_crit_entry_>
 8003f0a:	2196      	movs	r1, #150	@ 0x96
 8003f0c:	485f      	ldr	r0, [pc, #380]	@ (800408c <QHsm_dispatch_+0x198>)
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 8003f0e:	0049      	lsls	r1, r1, #1
 8003f10:	f7fc fadc 	bl	80004cc <Q_onError>
 8003f14:	2900      	cmp	r1, #0
 8003f16:	d104      	bne.n	8003f22 <QHsm_dispatch_+0x2e>
 8003f18:	f7ff feb6 	bl	8003c88 <QF_crit_entry_>
 8003f1c:	219b      	movs	r1, #155	@ 0x9b
 8003f1e:	485b      	ldr	r0, [pc, #364]	@ (800408c <QHsm_dispatch_+0x198>)
 8003f20:	e7f5      	b.n	8003f0e <QHsm_dispatch_+0x1a>
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8003f22:	2506      	movs	r5, #6
    me->temp.fun = s;
 8003f24:	6082      	str	r2, [r0, #8]
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8003f26:	3d01      	subs	r5, #1
 8003f28:	d204      	bcs.n	8003f34 <QHsm_dispatch_+0x40>
 8003f2a:	f7ff fead 	bl	8003c88 <QF_crit_entry_>
 8003f2e:	21aa      	movs	r1, #170	@ 0xaa
 8003f30:	4856      	ldr	r0, [pc, #344]	@ (800408c <QHsm_dispatch_+0x198>)
 8003f32:	e7ec      	b.n	8003f0e <QHsm_dispatch_+0x1a>
        s = me->temp.fun; // set s to the superstate set previously
 8003f34:	68a6      	ldr	r6, [r4, #8]
        path[ip] = s; // store the path to potential tran. source
 8003f36:	00ab      	lsls	r3, r5, #2
 8003f38:	aa04      	add	r2, sp, #16
        r = (*s)(me, e); // try to handle event e in state s
 8003f3a:	0039      	movs	r1, r7
 8003f3c:	0020      	movs	r0, r4
        path[ip] = s; // store the path to potential tran. source
 8003f3e:	509e      	str	r6, [r3, r2]
        r = (*s)(me, e); // try to handle event e in state s
 8003f40:	47b0      	blx	r6
        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8003f42:	2801      	cmp	r0, #1
 8003f44:	d102      	bne.n	8003f4c <QHsm_dispatch_+0x58>
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003f46:	0020      	movs	r0, r4
 8003f48:	4951      	ldr	r1, [pc, #324]	@ (8004090 <QHsm_dispatch_+0x19c>)
 8003f4a:	47b0      	blx	r6
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 8003f4c:	2800      	cmp	r0, #0
 8003f4e:	d0ea      	beq.n	8003f26 <QHsm_dispatch_+0x32>
    if (r == Q_RET_IGNORED) { // was event e ignored?
 8003f50:	2805      	cmp	r0, #5
 8003f52:	d021      	beq.n	8003f98 <QHsm_dispatch_+0xa4>
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8003f54:	2802      	cmp	r0, #2
 8003f56:	d01f      	beq.n	8003f98 <QHsm_dispatch_+0xa4>
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 8003f58:	3803      	subs	r0, #3
 8003f5a:	2801      	cmp	r0, #1
 8003f5c:	d900      	bls.n	8003f60 <QHsm_dispatch_+0x6c>
 8003f5e:	e08f      	b.n	8004080 <QHsm_dispatch_+0x18c>
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8003f60:	68a3      	ldr	r3, [r4, #8]
 8003f62:	9302      	str	r3, [sp, #8]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d104      	bne.n	8003f72 <QHsm_dispatch_+0x7e>
 8003f68:	f7ff fe8e 	bl	8003c88 <QF_crit_entry_>
 8003f6c:	21af      	movs	r1, #175	@ 0xaf
 8003f6e:	4847      	ldr	r0, [pc, #284]	@ (800408c <QHsm_dispatch_+0x198>)
 8003f70:	e7cd      	b.n	8003f0e <QHsm_dispatch_+0x1a>
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003f72:	2705      	movs	r7, #5
        path[0] = me->temp.fun; // save tran. target in path[0]
 8003f74:	9b02      	ldr	r3, [sp, #8]
 8003f76:	9304      	str	r3, [sp, #16]
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003f78:	42bd      	cmp	r5, r7
 8003f7a:	d112      	bne.n	8003fa2 <QHsm_dispatch_+0xae>
    if (s == t) {
 8003f7c:	9b02      	ldr	r3, [sp, #8]
        path[2] = s; // save tran. source
 8003f7e:	9606      	str	r6, [sp, #24]
    if (s == t) {
 8003f80:	429e      	cmp	r6, r3
 8003f82:	d116      	bne.n	8003fb2 <QHsm_dispatch_+0xbe>
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003f84:	0020      	movs	r0, r4
 8003f86:	4943      	ldr	r1, [pc, #268]	@ (8004094 <QHsm_dispatch_+0x1a0>)
 8003f88:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003f8a:	2200      	movs	r2, #0
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8003f8c:	0020      	movs	r0, r4
 8003f8e:	a904      	add	r1, sp, #16
 8003f90:	f7ff ff14 	bl	8003dbc <QHsm_enter_target_.isra.0>
        me->state.fun = path[0]; // change the current active state
 8003f94:	9b04      	ldr	r3, [sp, #16]
 8003f96:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003f98:	6863      	ldr	r3, [r4, #4]
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	60a3      	str	r3, [r4, #8]
}
 8003f9e:	b00b      	add	sp, #44	@ 0x2c
 8003fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003fa2:	00bb      	lsls	r3, r7, #2
 8003fa4:	aa04      	add	r2, sp, #16
 8003fa6:	0020      	movs	r0, r4
 8003fa8:	493a      	ldr	r1, [pc, #232]	@ (8004094 <QHsm_dispatch_+0x1a0>)
 8003faa:	58d3      	ldr	r3, [r2, r3]
 8003fac:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003fae:	3f01      	subs	r7, #1
 8003fb0:	e7e2      	b.n	8003f78 <QHsm_dispatch_+0x84>
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003fb2:	4b37      	ldr	r3, [pc, #220]	@ (8004090 <QHsm_dispatch_+0x19c>)
 8003fb4:	0020      	movs	r0, r4
 8003fb6:	0019      	movs	r1, r3
 8003fb8:	9303      	str	r3, [sp, #12]
 8003fba:	9b02      	ldr	r3, [sp, #8]
 8003fbc:	4798      	blx	r3
 8003fbe:	1e05      	subs	r5, r0, #0
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 8003fc0:	d004      	beq.n	8003fcc <QHsm_dispatch_+0xd8>
 8003fc2:	f7ff fe61 	bl	8003c88 <QF_crit_entry_>
 8003fc6:	21dc      	movs	r1, #220	@ 0xdc
 8003fc8:	4830      	ldr	r0, [pc, #192]	@ (800408c <QHsm_dispatch_+0x198>)
 8003fca:	e7a0      	b.n	8003f0e <QHsm_dispatch_+0x1a>
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8003fcc:	68a7      	ldr	r7, [r4, #8]
 8003fce:	2f00      	cmp	r7, #0
 8003fd0:	d104      	bne.n	8003fdc <QHsm_dispatch_+0xe8>
 8003fd2:	f7ff fe59 	bl	8003c88 <QF_crit_entry_>
 8003fd6:	21e1      	movs	r1, #225	@ 0xe1
 8003fd8:	482c      	ldr	r0, [pc, #176]	@ (800408c <QHsm_dispatch_+0x198>)
 8003fda:	e798      	b.n	8003f0e <QHsm_dispatch_+0x1a>
        if (s != t) {
 8003fdc:	42be      	cmp	r6, r7
 8003fde:	d0d4      	beq.n	8003f8a <QHsm_dispatch_+0x96>
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003fe0:	0020      	movs	r0, r4
 8003fe2:	9903      	ldr	r1, [sp, #12]
 8003fe4:	47b0      	blx	r6
            if (me->temp.fun == t) {
 8003fe6:	68a3      	ldr	r3, [r4, #8]
 8003fe8:	9301      	str	r3, [sp, #4]
 8003fea:	429f      	cmp	r7, r3
 8003fec:	d0ca      	beq.n	8003f84 <QHsm_dispatch_+0x90>
            else if (me->temp.fun == path[0]) {
 8003fee:	9b02      	ldr	r3, [sp, #8]
 8003ff0:	9a01      	ldr	r2, [sp, #4]
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d105      	bne.n	8004002 <QHsm_dispatch_+0x10e>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003ff6:	0020      	movs	r0, r4
 8003ff8:	4926      	ldr	r1, [pc, #152]	@ (8004094 <QHsm_dispatch_+0x1a0>)
 8003ffa:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	4252      	negs	r2, r2
 8004000:	e7c4      	b.n	8003f8c <QHsm_dispatch_+0x98>
                path[1] = t; // save the superstate of target
 8004002:	9705      	str	r7, [sp, #20]
    me->temp.fun = path[1];                // target->super
 8004004:	60a7      	str	r7, [r4, #8]
        ++ip;
 8004006:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 8004008:	2d06      	cmp	r5, #6
 800400a:	d105      	bne.n	8004018 <QHsm_dispatch_+0x124>
 800400c:	f7ff fe3c 	bl	8003c88 <QF_crit_entry_>
 8004010:	2187      	movs	r1, #135	@ 0x87
 8004012:	481e      	ldr	r0, [pc, #120]	@ (800408c <QHsm_dispatch_+0x198>)
 8004014:	0089      	lsls	r1, r1, #2
 8004016:	e77b      	b.n	8003f10 <QHsm_dispatch_+0x1c>
        path[ip] = me->temp.fun; // store temp in the entry path array
 8004018:	68a3      	ldr	r3, [r4, #8]
 800401a:	00aa      	lsls	r2, r5, #2
 800401c:	a904      	add	r1, sp, #16
 800401e:	508b      	str	r3, [r1, r2]
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004020:	0020      	movs	r0, r4
 8004022:	9903      	ldr	r1, [sp, #12]
 8004024:	4798      	blx	r3
        if (me->temp.fun == s) { // is temp the LCA?
 8004026:	68a3      	ldr	r3, [r4, #8]
 8004028:	429e      	cmp	r6, r3
 800402a:	d027      	beq.n	800407c <QHsm_dispatch_+0x188>
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 800402c:	2800      	cmp	r0, #0
 800402e:	d0ea      	beq.n	8004006 <QHsm_dispatch_+0x112>
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 8004030:	4f18      	ldr	r7, [pc, #96]	@ (8004094 <QHsm_dispatch_+0x1a0>)
 8004032:	0020      	movs	r0, r4
 8004034:	0039      	movs	r1, r7
 8004036:	47b0      	blx	r6
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8004038:	002a      	movs	r2, r5
            if (s == path[iq]) { // is this the LCA?
 800403a:	0093      	lsls	r3, r2, #2
 800403c:	a904      	add	r1, sp, #16
 800403e:	58cb      	ldr	r3, [r1, r3]
 8004040:	9901      	ldr	r1, [sp, #4]
                ip = iq - 1; // do not enter the LCA
 8004042:	3a01      	subs	r2, #1
            if (s == path[iq]) { // is this the LCA?
 8004044:	4299      	cmp	r1, r3
 8004046:	d0a1      	beq.n	8003f8c <QHsm_dispatch_+0x98>
        for (; iq >= 0; --iq) {
 8004048:	1c53      	adds	r3, r2, #1
 800404a:	d1f6      	bne.n	800403a <QHsm_dispatch_+0x146>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 800404c:	0039      	movs	r1, r7
 800404e:	0020      	movs	r0, r4
 8004050:	9b01      	ldr	r3, [sp, #4]
 8004052:	4798      	blx	r3
 8004054:	2802      	cmp	r0, #2
 8004056:	d103      	bne.n	8004060 <QHsm_dispatch_+0x16c>
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004058:	0020      	movs	r0, r4
 800405a:	9903      	ldr	r1, [sp, #12]
 800405c:	9b01      	ldr	r3, [sp, #4]
 800405e:	4798      	blx	r3
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8004060:	002a      	movs	r2, r5
                s = me->temp.fun; // set to super of s
 8004062:	68a3      	ldr	r3, [r4, #8]
 8004064:	9301      	str	r3, [sp, #4]
                    if (s == path[iq]) { // is this the LCA?
 8004066:	0093      	lsls	r3, r2, #2
 8004068:	a904      	add	r1, sp, #16
 800406a:	58cb      	ldr	r3, [r1, r3]
 800406c:	9901      	ldr	r1, [sp, #4]
                        ip = iq - 1; // indicate not to enter the LCA
 800406e:	3a01      	subs	r2, #1
                    if (s == path[iq]) { // is this the LCA?
 8004070:	4299      	cmp	r1, r3
 8004072:	d100      	bne.n	8004076 <QHsm_dispatch_+0x182>
 8004074:	e78a      	b.n	8003f8c <QHsm_dispatch_+0x98>
                for (; iq >= 0; --iq) {
 8004076:	1c53      	adds	r3, r2, #1
 8004078:	d1f5      	bne.n	8004066 <QHsm_dispatch_+0x172>
 800407a:	e7e7      	b.n	800404c <QHsm_dispatch_+0x158>
        ++ip;
 800407c:	002a      	movs	r2, r5
 800407e:	e785      	b.n	8003f8c <QHsm_dispatch_+0x98>
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 8004080:	f7ff fe02 	bl	8003c88 <QF_crit_entry_>
 8004084:	21b4      	movs	r1, #180	@ 0xb4
 8004086:	4801      	ldr	r0, [pc, #4]	@ (800408c <QHsm_dispatch_+0x198>)
 8004088:	e741      	b.n	8003f0e <QHsm_dispatch_+0x1a>
 800408a:	46c0      	nop			@ (mov r8, r8)
 800408c:	08007170 	.word	0x08007170
 8004090:	08007150 	.word	0x08007150
 8004094:	08007160 	.word	0x08007160

08004098 <QHsm_ctor>:
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8004098:	4b02      	ldr	r3, [pc, #8]	@ (80040a4 <QHsm_ctor+0xc>)
    me->super.temp.fun  = initial; // the initial tran. handler
 800409a:	6081      	str	r1, [r0, #8]
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 800409c:	6003      	str	r3, [r0, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 800409e:	4b02      	ldr	r3, [pc, #8]	@ (80040a8 <QHsm_ctor+0x10>)
 80040a0:	6043      	str	r3, [r0, #4]
}
 80040a2:	4770      	bx	lr
 80040a4:	08007140 	.word	0x08007140
 80040a8:	08003d71 	.word	0x08003d71

080040ac <QEvt_ctor>:

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
    me->sig      = (QSignal)sig;
    me->poolNum_ = 0x00U; // not a pool event
 80040ac:	4b01      	ldr	r3, [pc, #4]	@ (80040b4 <QEvt_ctor+0x8>)
    me->sig      = (QSignal)sig;
 80040ae:	8001      	strh	r1, [r0, #0]
    me->poolNum_ = 0x00U; // not a pool event
 80040b0:	8043      	strh	r3, [r0, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
}
 80040b2:	4770      	bx	lr
 80040b4:	ffffe000 	.word	0xffffe000

080040b8 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 80040b8:	b510      	push	{r4, lr}
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 80040ba:	78c3      	ldrb	r3, [r0, #3]
 80040bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80040be:	d903      	bls.n	80040c8 <QEvt_refCtr_inc_+0x10>
 80040c0:	21c8      	movs	r1, #200	@ 0xc8
 80040c2:	4803      	ldr	r0, [pc, #12]	@ (80040d0 <QEvt_refCtr_inc_+0x18>)
 80040c4:	f7fc fa02 	bl	80004cc <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    ++mut_me->refCtr_;
 80040c8:	3301      	adds	r3, #1
 80040ca:	70c3      	strb	r3, [r0, #3]
}
 80040cc:	bd10      	pop	{r4, pc}
 80040ce:	46c0      	nop			@ (mov r8, r8)
 80040d0:	08007178 	.word	0x08007178

080040d4 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    --mut_me->refCtr_;
 80040d4:	78c3      	ldrb	r3, [r0, #3]
 80040d6:	3b01      	subs	r3, #1
 80040d8:	70c3      	strb	r3, [r0, #3]
}
 80040da:	4770      	bx	lr

080040dc <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 80040dc:	b570      	push	{r4, r5, r6, lr}
 80040de:	000e      	movs	r6, r1
 80040e0:	0004      	movs	r4, r0
 80040e2:	0015      	movs	r5, r2
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80040e4:	f7ff fdd0 	bl	8003c88 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 80040e8:	2e00      	cmp	r6, #0
 80040ea:	d103      	bne.n	80040f4 <QActive_post_+0x18>
 80040ec:	2164      	movs	r1, #100	@ 0x64
 80040ee:	4824      	ldr	r0, [pc, #144]	@ (8004180 <QActive_post_+0xa4>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary

    bool status = (nFree > 0U);
    if (margin == QF_NO_MARGIN) { // no margin requested?
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 80040f0:	f7fc f9ec 	bl	80004cc <Q_onError>
    if (margin == QF_NO_MARGIN) { // no margin requested?
 80040f4:	4a23      	ldr	r2, [pc, #140]	@ (8004184 <QActive_post_+0xa8>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 80040f6:	7fe3      	ldrb	r3, [r4, #31]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 80040f8:	4295      	cmp	r5, r2
 80040fa:	d105      	bne.n	8004108 <QActive_post_+0x2c>
    bool status = (nFree > 0U);
 80040fc:	2501      	movs	r5, #1
        Q_ASSERT_INCRIT(130, status);
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <QActive_post_+0x34>
 8004102:	2182      	movs	r1, #130	@ 0x82
 8004104:	481e      	ldr	r0, [pc, #120]	@ (8004180 <QActive_post_+0xa4>)
 8004106:	e7f3      	b.n	80040f0 <QActive_post_+0x14>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 8004108:	b2ed      	uxtb	r5, r5
 800410a:	429d      	cmp	r5, r3
 800410c:	41ad      	sbcs	r5, r5
 800410e:	426d      	negs	r5, r5
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 8004110:	78b3      	ldrb	r3, [r6, #2]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <QActive_post_+0x40>
        QEvt_refCtr_inc_(e); // increment the reference counter
 8004116:	0030      	movs	r0, r6
 8004118:	f7ff ffce 	bl	80040b8 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 800411c:	2d00      	cmp	r5, #0
 800411e:	d028      	beq.n	8004172 <QActive_post_+0x96>
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8004120:	7fe3      	ldrb	r3, [r4, #31]

    --nFree; // one free entry just used up
    me->eQueue.nFree = nFree; // update the original
    if (me->eQueue.nMin > nFree) {
 8004122:	1c62      	adds	r2, r4, #1
    --nFree; // one free entry just used up
 8004124:	3b01      	subs	r3, #1
 8004126:	b2db      	uxtb	r3, r3
    me->eQueue.nFree = nFree; // update the original
 8004128:	77e3      	strb	r3, [r4, #31]
    if (me->eQueue.nMin > nFree) {
 800412a:	7fd1      	ldrb	r1, [r2, #31]
 800412c:	4299      	cmp	r1, r3
 800412e:	d900      	bls.n	8004132 <QActive_post_+0x56>
        me->eQueue.nMin = nFree; // update minimum so far
 8004130:	77d3      	strb	r3, [r2, #31]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 8004132:	6963      	ldr	r3, [r4, #20]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d112      	bne.n	800415e <QActive_post_+0x82>
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8004138:	7b21      	ldrb	r1, [r4, #12]
 800413a:	4813      	ldr	r0, [pc, #76]	@ (8004188 <QActive_post_+0xac>)
        me->eQueue.frontEvt = e; // deliver event directly
 800413c:	6166      	str	r6, [r4, #20]
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 800413e:	f000 fa21 	bl	8004584 <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8004142:	f3ef 8305 	mrs	r3, IPSR
 8004146:	2b00      	cmp	r3, #0
 8004148:	d105      	bne.n	8004156 <QActive_post_+0x7a>
 800414a:	f000 fb1d 	bl	8004788 <QK_sched_>
 800414e:	2800      	cmp	r0, #0
 8004150:	d001      	beq.n	8004156 <QActive_post_+0x7a>
 8004152:	f000 fb4f 	bl	80047f4 <QK_activate_>
        QF_CRIT_EXIT();
 8004156:	f7ff fda5 	bl	8003ca4 <QF_crit_exit_>
}
 800415a:	0028      	movs	r0, r5
 800415c:	bd70      	pop	{r4, r5, r6, pc}
#endif // def QXK_H_
    }
    else { // queue was not empty, insert event into the ring-buffer
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 800415e:	7f63      	ldrb	r3, [r4, #29]
        me->eQueue.ring[head] = e; // insert e into buffer
 8004160:	69a2      	ldr	r2, [r4, #24]
 8004162:	0099      	lsls	r1, r3, #2
 8004164:	508e      	str	r6, [r1, r2]

        if (head == 0U) { // need to wrap the head?
 8004166:	2b00      	cmp	r3, #0
 8004168:	d100      	bne.n	800416c <QActive_post_+0x90>
            head = me->eQueue.end;
 800416a:	7f23      	ldrb	r3, [r4, #28]
        }
        --head; // advance the head (counter-clockwise)
 800416c:	3b01      	subs	r3, #1

        me->eQueue.head = head; // update the original
 800416e:	7763      	strb	r3, [r4, #29]
 8004170:	e7f1      	b.n	8004156 <QActive_post_+0x7a>
        QF_CRIT_EXIT();
 8004172:	f7ff fd97 	bl	8003ca4 <QF_crit_exit_>
        QF_gc(e); // recycle the event to avoid a leak
 8004176:	0030      	movs	r0, r6
 8004178:	f000 f8bc 	bl	80042f4 <QF_gc>
 800417c:	e7ed      	b.n	800415a <QActive_post_+0x7e>
 800417e:	46c0      	nop			@ (mov r8, r8)
 8004180:	0800717f 	.word	0x0800717f
 8004184:	0000ffff 	.word	0x0000ffff
 8004188:	200006c0 	.word	0x200006c0

0800418c <QActive_get_>:
QEvt const * QActive_get_(QActive * const me) {
 800418c:	b570      	push	{r4, r5, r6, lr}
 800418e:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8004190:	f7ff fd7a 	bl	8003c88 <QF_crit_entry_>
    QEvt const * const e = me->eQueue.frontEvt;
 8004194:	6965      	ldr	r5, [r4, #20]
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 8004196:	2d00      	cmp	r5, #0
 8004198:	d104      	bne.n	80041a4 <QActive_get_+0x18>
 800419a:	219b      	movs	r1, #155	@ 0x9b
 800419c:	4813      	ldr	r0, [pc, #76]	@ (80041ec <QActive_get_+0x60>)
 800419e:	0049      	lsls	r1, r1, #1
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 80041a0:	f7fc f994 	bl	80004cc <Q_onError>
    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 80041a4:	7fe2      	ldrb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 80041a6:	7f23      	ldrb	r3, [r4, #28]
    ++nFree; // one more free event in the queue
 80041a8:	3201      	adds	r2, #1
 80041aa:	b2d2      	uxtb	r2, r2
    me->eQueue.nFree = nFree; // update the # free
 80041ac:	77e2      	strb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d313      	bcc.n	80041da <QActive_get_+0x4e>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 80041b2:	7fa2      	ldrb	r2, [r4, #30]
        QEvt const * const frontEvt = me->eQueue.ring[tail];
 80041b4:	69a1      	ldr	r1, [r4, #24]
 80041b6:	0090      	lsls	r0, r2, #2
 80041b8:	5841      	ldr	r1, [r0, r1]
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 80041ba:	2900      	cmp	r1, #0
 80041bc:	d103      	bne.n	80041c6 <QActive_get_+0x3a>
 80041be:	480b      	ldr	r0, [pc, #44]	@ (80041ec <QActive_get_+0x60>)
 80041c0:	315f      	adds	r1, #95	@ 0x5f
 80041c2:	31ff      	adds	r1, #255	@ 0xff
 80041c4:	e7ec      	b.n	80041a0 <QActive_get_+0x14>
        me->eQueue.frontEvt = frontEvt; // update the original
 80041c6:	6161      	str	r1, [r4, #20]
        if (tail == 0U) { // need to wrap the tail?
 80041c8:	2a00      	cmp	r2, #0
 80041ca:	d000      	beq.n	80041ce <QActive_get_+0x42>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 80041cc:	0013      	movs	r3, r2
        --tail; // advance the tail (counter-clockwise)
 80041ce:	3b01      	subs	r3, #1
        me->eQueue.tail = tail; // update the original
 80041d0:	77a3      	strb	r3, [r4, #30]
    QF_CRIT_EXIT();
 80041d2:	f7ff fd67 	bl	8003ca4 <QF_crit_exit_>
}
 80041d6:	0028      	movs	r0, r5
 80041d8:	bd70      	pop	{r4, r5, r6, pc}
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80041da:	2100      	movs	r1, #0
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80041dc:	3301      	adds	r3, #1
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80041de:	6161      	str	r1, [r4, #20]
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d0f6      	beq.n	80041d2 <QActive_get_+0x46>
 80041e4:	4801      	ldr	r0, [pc, #4]	@ (80041ec <QActive_get_+0x60>)
 80041e6:	3169      	adds	r1, #105	@ 0x69
 80041e8:	e7eb      	b.n	80041c2 <QActive_get_+0x36>
 80041ea:	46c0      	nop			@ (mov r8, r8)
 80041ec:	0800717f 	.word	0x0800717f

080041f0 <QF_poolInit>:
//! @static @public @memberof QF
void QF_poolInit(
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const evtSize)
{
 80041f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    uint8_t const poolNum = QF_priv_.maxPool_;
 80041f2:	4b14      	ldr	r3, [pc, #80]	@ (8004244 <QF_poolInit+0x54>)
{
 80041f4:	9001      	str	r0, [sp, #4]
    uint8_t const poolNum = QF_priv_.maxPool_;
 80041f6:	781d      	ldrb	r5, [r3, #0]
{
 80041f8:	000f      	movs	r7, r1
 80041fa:	0016      	movs	r6, r2
    uint8_t const poolNum = QF_priv_.maxPool_;
 80041fc:	4c12      	ldr	r4, [pc, #72]	@ (8004248 <QF_poolInit+0x58>)

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80041fe:	f7ff fd43 	bl	8003c88 <QF_crit_entry_>

    // the maximum of initialized pools so far must be in the configured range
    Q_REQUIRE_INCRIT(100, poolNum < QF_MAX_EPOOL);
 8004202:	2d02      	cmp	r5, #2
 8004204:	d903      	bls.n	800420e <QF_poolInit+0x1e>
 8004206:	2164      	movs	r1, #100	@ 0x64
 8004208:	4810      	ldr	r0, [pc, #64]	@ (800424c <QF_poolInit+0x5c>)
    if (poolNum > 0U) { // any event pools already initialized?
        // the last initialized event pool must have event size smaller
        // than the one just being initialized
        // NOTE: QF event pools must be initialized in the increasing order
        // of their event sizes
        Q_REQUIRE_INCRIT(110,
 800420a:	f7fc f95f 	bl	80004cc <Q_onError>
    if (poolNum > 0U) { // any event pools already initialized?
 800420e:	2d00      	cmp	r5, #0
 8004210:	d009      	beq.n	8004226 <QF_poolInit+0x36>
        Q_REQUIRE_INCRIT(110,
 8004212:	2314      	movs	r3, #20
 8004214:	1e6a      	subs	r2, r5, #1
 8004216:	4353      	muls	r3, r2
 8004218:	18e3      	adds	r3, r4, r3
 800421a:	899b      	ldrh	r3, [r3, #12]
 800421c:	42b3      	cmp	r3, r6
 800421e:	d302      	bcc.n	8004226 <QF_poolInit+0x36>
 8004220:	216e      	movs	r1, #110	@ 0x6e
 8004222:	480a      	ldr	r0, [pc, #40]	@ (800424c <QF_poolInit+0x5c>)
 8004224:	e7f1      	b.n	800420a <QF_poolInit+0x1a>
            QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum - 1U]) < evtSize);
    }
    QF_priv_.maxPool_ = poolNum + 1U; // one more pool
 8004226:	0023      	movs	r3, r4
 8004228:	1c6a      	adds	r2, r5, #1
 800422a:	333c      	adds	r3, #60	@ 0x3c
 800422c:	701a      	strb	r2, [r3, #0]

    QF_CRIT_EXIT();
 800422e:	f7ff fd39 	bl	8003ca4 <QF_crit_exit_>

    // perform the port-dependent initialization of the event-pool
    QF_EPOOL_INIT_(QF_priv_.ePool_[poolNum], poolSto, poolSize, evtSize);
 8004232:	2314      	movs	r3, #20
 8004234:	436b      	muls	r3, r5
 8004236:	003a      	movs	r2, r7
 8004238:	18e0      	adds	r0, r4, r3
 800423a:	9901      	ldr	r1, [sp, #4]
 800423c:	0033      	movs	r3, r6
 800423e:	f000 f891 	bl	8004364 <QMPool_init>
        // replace the "?" with the one-digit pool number (1-based)
        obj_name[7] = (uint8_t)((uint8_t)'0' + QF_priv_.maxPool_);
        QS_obj_dict_pre_(&QF_priv_.ePool_[poolNum], (char const *)obj_name);
    }
#endif // Q_SPY
}
 8004242:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004244:	2000061c 	.word	0x2000061c
 8004248:	200005e0 	.word	0x200005e0
 800424c:	08007187 	.word	0x08007187

08004250 <QF_newX_>:
//! @static @private @memberof QF
QEvt * QF_newX_(
    uint_fast16_t const evtSize,
    uint_fast16_t const margin,
    enum_t const sig)
{
 8004250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004252:	0017      	movs	r7, r2
 8004254:	0006      	movs	r6, r0
 8004256:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004258:	f7ff fd16 	bl	8003c88 <QF_crit_entry_>

    uint8_t const maxPool = QF_priv_.maxPool_;
 800425c:	4b1e      	ldr	r3, [pc, #120]	@ (80042d8 <QF_newX_+0x88>)
 800425e:	4c1f      	ldr	r4, [pc, #124]	@ (80042dc <QF_newX_+0x8c>)
 8004260:	781a      	ldrb	r2, [r3, #0]

    // the maximum count of initialized pools must be in configured range
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 8004262:	2a03      	cmp	r2, #3
 8004264:	d80f      	bhi.n	8004286 <QF_newX_+0x36>
 8004266:	0021      	movs	r1, r4

    // find the pool that fits the requested event size...
    uint8_t poolNum = 0U; // zero-based poolNum initially
 8004268:	2300      	movs	r3, #0
    for (; poolNum < maxPool; ++poolNum) {
 800426a:	4293      	cmp	r3, r2
 800426c:	d007      	beq.n	800427e <QF_newX_+0x2e>
        // call port-specific operation for the event-size in a given pool
        if (evtSize <= QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum])) {
 800426e:	8988      	ldrh	r0, [r1, #12]
 8004270:	3114      	adds	r1, #20
 8004272:	4684      	mov	ip, r0
 8004274:	1c58      	adds	r0, r3, #1
 8004276:	45b4      	cmp	ip, r6
 8004278:	d309      	bcc.n	800428e <QF_newX_+0x3e>
        }
    }

    // event pool must be found, which means that the reqeusted event size
    // fits in one of the initialized pools
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 800427a:	4293      	cmp	r3, r2
 800427c:	d309      	bcc.n	8004292 <QF_newX_+0x42>
 800427e:	219b      	movs	r1, #155	@ 0x9b
 8004280:	4817      	ldr	r0, [pc, #92]	@ (80042e0 <QF_newX_+0x90>)
 8004282:	0089      	lsls	r1, r1, #2
 8004284:	e001      	b.n	800428a <QF_newX_+0x3a>
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 8004286:	4816      	ldr	r0, [pc, #88]	@ (80042e0 <QF_newX_+0x90>)
 8004288:	4916      	ldr	r1, [pc, #88]	@ (80042e4 <QF_newX_+0x94>)
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 800428a:	f7fc f91f 	bl	80004cc <Q_onError>
    for (; poolNum < maxPool; ++poolNum) {
 800428e:	b2c3      	uxtb	r3, r0
 8004290:	e7eb      	b.n	800426a <QF_newX_+0x1a>

    ++poolNum; // convert to 1-based poolNum
 8004292:	b2c6      	uxtb	r6, r0

    QF_CRIT_EXIT();
 8004294:	f7ff fd06 	bl	8003ca4 <QF_crit_exit_>
#ifdef Q_SPY
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
                  ((margin != QF_NO_MARGIN) ? margin : 0U),
                  QS_ID_EP + poolNum);
#else
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
 8004298:	2314      	movs	r3, #20
 800429a:	1e72      	subs	r2, r6, #1
 800429c:	4353      	muls	r3, r2
 800429e:	18e0      	adds	r0, r4, r3
 80042a0:	4b11      	ldr	r3, [pc, #68]	@ (80042e8 <QF_newX_+0x98>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	18e9      	adds	r1, r5, r3
 80042a6:	1e4b      	subs	r3, r1, #1
 80042a8:	4199      	sbcs	r1, r3
 80042aa:	4249      	negs	r1, r1
 80042ac:	4029      	ands	r1, r5
 80042ae:	f000 f899 	bl	80043e4 <QMPool_get>
 80042b2:	1e04      	subs	r4, r0, #0
                  ((margin != QF_NO_MARGIN) ? margin : 0U), 0U);
#endif

    if (e != (QEvt *)0) { // was e allocated correctly?
 80042b4:	d005      	beq.n	80042c2 <QF_newX_+0x72>
        e->sig      = (QSignal)sig; // set the signal
        e->poolNum_ = poolNum;
        e->refCtr_  = 0U; // reference count starts at 0
 80042b6:	2300      	movs	r3, #0
        e->sig      = (QSignal)sig; // set the signal
 80042b8:	8007      	strh	r7, [r0, #0]
        e->poolNum_ = poolNum;
 80042ba:	7086      	strb	r6, [r0, #2]
        e->refCtr_  = 0U; // reference count starts at 0
 80042bc:	70c3      	strb	r3, [r0, #3]
    }

    // if we can't tolerate failed allocation (margin != QF_NO_MARGIN),
    // the returned event e is guaranteed to be valid (not NULL).
    return e;
}
 80042be:	0020      	movs	r0, r4
 80042c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        QF_CRIT_ENTRY();
 80042c2:	f7ff fce1 	bl	8003c88 <QF_crit_entry_>
        Q_ASSERT_INCRIT(630, margin != QF_NO_MARGIN);
 80042c6:	4b09      	ldr	r3, [pc, #36]	@ (80042ec <QF_newX_+0x9c>)
 80042c8:	429d      	cmp	r5, r3
 80042ca:	d102      	bne.n	80042d2 <QF_newX_+0x82>
 80042cc:	4804      	ldr	r0, [pc, #16]	@ (80042e0 <QF_newX_+0x90>)
 80042ce:	4908      	ldr	r1, [pc, #32]	@ (80042f0 <QF_newX_+0xa0>)
 80042d0:	e7db      	b.n	800428a <QF_newX_+0x3a>
        QF_CRIT_EXIT();
 80042d2:	f7ff fce7 	bl	8003ca4 <QF_crit_exit_>
    return e;
 80042d6:	e7f2      	b.n	80042be <QF_newX_+0x6e>
 80042d8:	2000061c 	.word	0x2000061c
 80042dc:	200005e0 	.word	0x200005e0
 80042e0:	08007187 	.word	0x08007187
 80042e4:	00000262 	.word	0x00000262
 80042e8:	ffff0001 	.word	0xffff0001
 80042ec:	0000ffff 	.word	0x0000ffff
 80042f0:	00000276 	.word	0x00000276

080042f4 <QF_gc>:

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 80042f4:	b570      	push	{r4, r5, r6, lr}
 80042f6:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80042f8:	f7ff fcc6 	bl	8003c88 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 80042fc:	2c00      	cmp	r4, #0
 80042fe:	d104      	bne.n	800430a <QF_gc+0x16>
 8004300:	21af      	movs	r1, #175	@ 0xaf
 8004302:	4814      	ldr	r0, [pc, #80]	@ (8004354 <QF_gc+0x60>)
        else { // this is the last reference to this event, recycle it
#ifndef Q_UNSAFE
            uint8_t const maxPool = QF_priv_.maxPool_;

            // the maximum count of initialized pools must be in configured range
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8004304:	0089      	lsls	r1, r1, #2
 8004306:	f7fc f8e1 	bl	80004cc <Q_onError>
    uint8_t const poolNum = (uint8_t)e->poolNum_;
 800430a:	78a6      	ldrb	r6, [r4, #2]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 800430c:	2e00      	cmp	r6, #0
 800430e:	d005      	beq.n	800431c <QF_gc+0x28>
        if (e->refCtr_ > 1U) { // isn't this the last reference?
 8004310:	78e3      	ldrb	r3, [r4, #3]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d905      	bls.n	8004322 <QF_gc+0x2e>
            QEvt_refCtr_dec_(e); // decrement the ref counter
 8004316:	0020      	movs	r0, r4
 8004318:	f7ff fedc 	bl	80040d4 <QEvt_refCtr_dec_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
#endif
        }
    }
    else {
        QF_CRIT_EXIT();
 800431c:	f7ff fcc2 	bl	8003ca4 <QF_crit_exit_>
    }
}
 8004320:	e016      	b.n	8004350 <QF_gc+0x5c>
            uint8_t const maxPool = QF_priv_.maxPool_;
 8004322:	4b0d      	ldr	r3, [pc, #52]	@ (8004358 <QF_gc+0x64>)
 8004324:	4d0d      	ldr	r5, [pc, #52]	@ (800435c <QF_gc+0x68>)
 8004326:	781b      	ldrb	r3, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8004328:	2b03      	cmp	r3, #3
 800432a:	d902      	bls.n	8004332 <QF_gc+0x3e>
 800432c:	21b9      	movs	r1, #185	@ 0xb9
 800432e:	4809      	ldr	r0, [pc, #36]	@ (8004354 <QF_gc+0x60>)
 8004330:	e7e8      	b.n	8004304 <QF_gc+0x10>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 8004332:	429e      	cmp	r6, r3
 8004334:	d902      	bls.n	800433c <QF_gc+0x48>
 8004336:	4807      	ldr	r0, [pc, #28]	@ (8004354 <QF_gc+0x60>)
 8004338:	4909      	ldr	r1, [pc, #36]	@ (8004360 <QF_gc+0x6c>)
 800433a:	e7e4      	b.n	8004306 <QF_gc+0x12>
            QF_CRIT_EXIT();
 800433c:	f7ff fcb2 	bl	8003ca4 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8004340:	2014      	movs	r0, #20
 8004342:	3e01      	subs	r6, #1
 8004344:	4370      	muls	r0, r6
 8004346:	2200      	movs	r2, #0
 8004348:	0021      	movs	r1, r4
 800434a:	1940      	adds	r0, r0, r5
 800434c:	f000 f88a 	bl	8004464 <QMPool_put>
}
 8004350:	bd70      	pop	{r4, r5, r6, pc}
 8004352:	46c0      	nop			@ (mov r8, r8)
 8004354:	08007187 	.word	0x08007187
 8004358:	2000061c 	.word	0x2000061c
 800435c:	200005e0 	.word	0x200005e0
 8004360:	000002ee 	.word	0x000002ee

08004364 <QMPool_init>:
//! @public @memberof QMPool
void QMPool_init(QMPool * const me,
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const blockSize)
{
 8004364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004366:	000c      	movs	r4, r1
 8004368:	0005      	movs	r5, r0
 800436a:	0016      	movs	r6, r2
 800436c:	001f      	movs	r7, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800436e:	f7ff fc8b 	bl	8003c88 <QF_crit_entry_>

    // the pool storage must be provided
    Q_REQUIRE_INCRIT(100, poolSto != (void *)0);
 8004372:	2c00      	cmp	r4, #0
 8004374:	d103      	bne.n	800437e <QMPool_init+0x1a>
 8004376:	2164      	movs	r1, #100	@ 0x64
 8004378:	4818      	ldr	r0, [pc, #96]	@ (80043dc <QMPool_init+0x78>)
        me->blockSize += (QMPoolSize)sizeof(void *);
        ++index;
    }

    // the pool buffer must fit at least one rounded-up block
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 800437a:	f7fc f8a7 	bl	80004cc <Q_onError>
    while (me->blockSize < (QMPoolSize)blockSize) {
 800437e:	2308      	movs	r3, #8
    uint_fast16_t index = 2U; // index of the next block
 8004380:	2102      	movs	r1, #2
    me->start    = (void * *)poolSto;
 8004382:	602c      	str	r4, [r5, #0]
    me->freeHead = me->start;
 8004384:	60ac      	str	r4, [r5, #8]
    while (me->blockSize < (QMPoolSize)blockSize) {
 8004386:	b2bf      	uxth	r7, r7
 8004388:	429f      	cmp	r7, r3
 800438a:	d805      	bhi.n	8004398 <QMPool_init+0x34>
 800438c:	81ab      	strh	r3, [r5, #12]
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 800438e:	42b3      	cmp	r3, r6
 8004390:	d906      	bls.n	80043a0 <QMPool_init+0x3c>
 8004392:	216e      	movs	r1, #110	@ 0x6e
 8004394:	4811      	ldr	r0, [pc, #68]	@ (80043dc <QMPool_init+0x78>)
 8004396:	e7f0      	b.n	800437a <QMPool_init+0x16>
        me->blockSize += (QMPoolSize)sizeof(void *);
 8004398:	3304      	adds	r3, #4
 800439a:	b29b      	uxth	r3, r3
        ++index;
 800439c:	3101      	adds	r1, #1
 800439e:	e7f3      	b.n	8004388 <QMPool_init+0x24>

    // start at the head of the free list
    void * *pfb = me->freeHead; // pointer to free block
    uint32_t nTot = 1U; // the last block already in the list
 80043a0:	2201      	movs	r2, #1

    // chain all blocks together in a free-list...
    for (uint_fast32_t size = poolSize - me->blockSize;
 80043a2:	1af6      	subs	r6, r6, r3
         size >= (uint_fast32_t)me->blockSize;
         size -= (uint_fast32_t)me->blockSize)
    {
        pfb[0] = &pfb[index]; // set the next link to next free block
 80043a4:	0089      	lsls	r1, r1, #2
         size >= (uint_fast32_t)me->blockSize;
 80043a6:	42b3      	cmp	r3, r6
 80043a8:	d907      	bls.n	80043ba <QMPool_init+0x56>
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
#endif
        pfb = (void * *)pfb[0]; // advance to the next block
        ++nTot; // one more free block in the pool
    }
    pfb[0] = (void *)0; // the last link points to NULL
 80043aa:	2300      	movs	r3, #0
 80043ac:	6023      	str	r3, [r4, #0]

    // the total number of blocks must fit in the configured dynamic range
#if (QF_MPOOL_CTR_SIZE == 1U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFU);
#elif (QF_MPOOL_CTR_SIZE == 2U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFFFU);
 80043ae:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <QMPool_init+0x7c>)
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d909      	bls.n	80043c8 <QMPool_init+0x64>
 80043b4:	21a0      	movs	r1, #160	@ 0xa0
 80043b6:	4809      	ldr	r0, [pc, #36]	@ (80043dc <QMPool_init+0x78>)
 80043b8:	e7df      	b.n	800437a <QMPool_init+0x16>
        pfb[0] = &pfb[index]; // set the next link to next free block
 80043ba:	1860      	adds	r0, r4, r1
 80043bc:	6020      	str	r0, [r4, #0]
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 80043be:	6060      	str	r0, [r4, #4]
        ++nTot; // one more free block in the pool
 80043c0:	3201      	adds	r2, #1
        pfb = (void * *)pfb[0]; // advance to the next block
 80043c2:	0004      	movs	r4, r0
         size -= (uint_fast32_t)me->blockSize)
 80043c4:	1af6      	subs	r6, r6, r3
 80043c6:	e7ee      	b.n	80043a6 <QMPool_init+0x42>
#endif

    me->nTot  = (QMPoolCtr)nTot;
    me->nFree = me->nTot; // all blocks are free
    me->end   = pfb;      // the last block in this pool
 80043c8:	606c      	str	r4, [r5, #4]
    me->nMin  = me->nTot; // the minimum # free blocks

#ifndef Q_UNSAFE
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 80043ca:	6823      	ldr	r3, [r4, #0]
    me->nTot  = (QMPoolCtr)nTot;
 80043cc:	b292      	uxth	r2, r2
 80043ce:	81ea      	strh	r2, [r5, #14]
    me->nFree = me->nTot; // all blocks are free
 80043d0:	822a      	strh	r2, [r5, #16]
    me->nMin  = me->nTot; // the minimum # free blocks
 80043d2:	826a      	strh	r2, [r5, #18]
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 80043d4:	6063      	str	r3, [r4, #4]
#endif

    QF_CRIT_EXIT();
 80043d6:	f7ff fc65 	bl	8003ca4 <QF_crit_exit_>
}
 80043da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043dc:	0800718e 	.word	0x0800718e
 80043e0:	0000fffe 	.word	0x0000fffe

080043e4 <QMPool_get>:
//............................................................................
//! @public @memberof QMPool
void * QMPool_get(QMPool * const me,
    uint_fast16_t const margin,
    uint_fast8_t const qsId)
{
 80043e4:	b570      	push	{r4, r5, r6, lr}
 80043e6:	0004      	movs	r4, r0
 80043e8:	000e      	movs	r6, r1
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80043ea:	f7ff fc4d 	bl	8003c88 <QF_crit_entry_>

    // get members into temporaries
    void * *pfb     = me->freeHead; // pointer to free block
    QMPoolCtr nFree = me->nFree;    // get member into temporary
 80043ee:	8a23      	ldrh	r3, [r4, #16]

    // have more free blocks than the requested margin?
    if (nFree > (QMPoolCtr)margin) {
 80043f0:	b2b6      	uxth	r6, r6
    void * *pfb     = me->freeHead; // pointer to free block
 80043f2:	68a5      	ldr	r5, [r4, #8]
    if (nFree > (QMPoolCtr)margin) {
 80043f4:	429e      	cmp	r6, r3
 80043f6:	d230      	bcs.n	800445a <QMPool_get+0x76>
        // the free block pointer must be valid
        Q_ASSERT_INCRIT(330, pfb != (void * *)0);
 80043f8:	2d00      	cmp	r5, #0
 80043fa:	d104      	bne.n	8004406 <QMPool_get+0x22>
 80043fc:	21a5      	movs	r1, #165	@ 0xa5
 80043fe:	4818      	ldr	r0, [pc, #96]	@ (8004460 <QMPool_get+0x7c>)

        // fast temporary
        void * * const pfb_next = (void * *)pfb[0];

        // the free block must have integrity (Duplicate Storage, NOT inverted)
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 8004400:	0049      	lsls	r1, r1, #1
 8004402:	f7fc f863 	bl	80004cc <Q_onError>
        void * * const pfb_next = (void * *)pfb[0];
 8004406:	682a      	ldr	r2, [r5, #0]
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 8004408:	6869      	ldr	r1, [r5, #4]
 800440a:	4291      	cmp	r1, r2
 800440c:	d002      	beq.n	8004414 <QMPool_get+0x30>
 800440e:	21ab      	movs	r1, #171	@ 0xab
 8004410:	4813      	ldr	r0, [pc, #76]	@ (8004460 <QMPool_get+0x7c>)
 8004412:	e7f5      	b.n	8004400 <QMPool_get+0x1c>

        --nFree; // one less free block
 8004414:	3b01      	subs	r3, #1
 8004416:	b29b      	uxth	r3, r3
        if (nFree == 0U) { // is the pool becoming empty?
 8004418:	2b00      	cmp	r3, #0
 800441a:	d10f      	bne.n	800443c <QMPool_get+0x58>
            // pool is becoming empty, so the next free block must be NULL
            Q_ASSERT_INCRIT(350, pfb_next == (void * *)0);
 800441c:	2900      	cmp	r1, #0
 800441e:	d002      	beq.n	8004426 <QMPool_get+0x42>
 8004420:	21af      	movs	r1, #175	@ 0xaf
 8004422:	480f      	ldr	r0, [pc, #60]	@ (8004460 <QMPool_get+0x7c>)
 8004424:	e7ec      	b.n	8004400 <QMPool_get+0x1c>

            me->nFree = 0U; // no more free blocks
 8004426:	6122      	str	r2, [r4, #16]

        me->freeHead = pfb_next; // set the head to the next free block

        // change the allocated block contents so that it is different
        // than a free block inside the pool.
        pfb[0] = &me->end[1]; // invalid location beyond the end
 8004428:	6863      	ldr	r3, [r4, #4]
        me->freeHead = pfb_next; // set the head to the next free block
 800442a:	60a2      	str	r2, [r4, #8]
        pfb[0] = &me->end[1]; // invalid location beyond the end
 800442c:	3304      	adds	r3, #4
 800442e:	602b      	str	r3, [r5, #0]
#ifndef Q_UNSAFE
        pfb[1] = (void *)0; // invalidate the Duplicate Storage
 8004430:	2300      	movs	r3, #0
 8004432:	606b      	str	r3, [r5, #4]
            QS_MPC_PRE(nFree);     // # free blocks in the pool
            QS_MPC_PRE(margin);    // the requested margin
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 8004434:	f7ff fc36 	bl	8003ca4 <QF_crit_exit_>

    return (void *)pfb; // return the block or NULL
}
 8004438:	0028      	movs	r0, r5
 800443a:	bd70      	pop	{r4, r5, r6, pc}
            Q_ASSERT_INCRIT(360,
 800443c:	6821      	ldr	r1, [r4, #0]
 800443e:	4291      	cmp	r1, r2
 8004440:	d802      	bhi.n	8004448 <QMPool_get+0x64>
 8004442:	6861      	ldr	r1, [r4, #4]
 8004444:	4291      	cmp	r1, r2
 8004446:	d202      	bcs.n	800444e <QMPool_get+0x6a>
 8004448:	21b4      	movs	r1, #180	@ 0xb4
 800444a:	4805      	ldr	r0, [pc, #20]	@ (8004460 <QMPool_get+0x7c>)
 800444c:	e7d8      	b.n	8004400 <QMPool_get+0x1c>
            if (me->nMin > nFree) { // is this the new minimum?
 800444e:	8a61      	ldrh	r1, [r4, #18]
            me->nFree = nFree; // update the original
 8004450:	8223      	strh	r3, [r4, #16]
            if (me->nMin > nFree) { // is this the new minimum?
 8004452:	4299      	cmp	r1, r3
 8004454:	d9e8      	bls.n	8004428 <QMPool_get+0x44>
                me->nMin = nFree; // remember the minimum so far
 8004456:	8263      	strh	r3, [r4, #18]
 8004458:	e7e6      	b.n	8004428 <QMPool_get+0x44>
        pfb = (void * *)0;
 800445a:	2500      	movs	r5, #0
 800445c:	e7ea      	b.n	8004434 <QMPool_get+0x50>
 800445e:	46c0      	nop			@ (mov r8, r8)
 8004460:	0800718e 	.word	0x0800718e

08004464 <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 8004464:	b570      	push	{r4, r5, r6, lr}
 8004466:	000c      	movs	r4, r1
 8004468:	0005      	movs	r5, r0
#endif

    void * * const pfb = (void * *)block; // ptr to free block

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800446a:	f7ff fc0d 	bl	8003c88 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 800446e:	2c00      	cmp	r4, #0
 8004470:	d104      	bne.n	800447c <QMPool_put+0x18>
 8004472:	21c8      	movs	r1, #200	@ 0xc8
 8004474:	4811      	ldr	r0, [pc, #68]	@ (80044bc <QMPool_put+0x58>)

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 8004476:	0049      	lsls	r1, r1, #1
 8004478:	f7fc f828 	bl	80004cc <Q_onError>
 800447c:	682b      	ldr	r3, [r5, #0]
 800447e:	42a3      	cmp	r3, r4
 8004480:	d802      	bhi.n	8004488 <QMPool_put+0x24>
 8004482:	686b      	ldr	r3, [r5, #4]
 8004484:	42a3      	cmp	r3, r4
 8004486:	d202      	bcs.n	800448e <QMPool_put+0x2a>
 8004488:	21cd      	movs	r1, #205	@ 0xcd
 800448a:	480c      	ldr	r0, [pc, #48]	@ (80044bc <QMPool_put+0x58>)
 800448c:	e7f3      	b.n	8004476 <QMPool_put+0x12>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 800448e:	6822      	ldr	r2, [r4, #0]
 8004490:	6863      	ldr	r3, [r4, #4]
 8004492:	429a      	cmp	r2, r3
 8004494:	d102      	bne.n	800449c <QMPool_put+0x38>
 8004496:	21d3      	movs	r1, #211	@ 0xd3
 8004498:	4808      	ldr	r0, [pc, #32]	@ (80044bc <QMPool_put+0x58>)
 800449a:	e7ec      	b.n	8004476 <QMPool_put+0x12>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
    QMPoolCtr nFree = me->nFree;
 800449c:	8a2b      	ldrh	r3, [r5, #16]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 800449e:	89e9      	ldrh	r1, [r5, #14]
    void * * const freeHead = me->freeHead;
 80044a0:	68aa      	ldr	r2, [r5, #8]
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 80044a2:	4299      	cmp	r1, r3
 80044a4:	d802      	bhi.n	80044ac <QMPool_put+0x48>
 80044a6:	21e1      	movs	r1, #225	@ 0xe1
 80044a8:	4804      	ldr	r0, [pc, #16]	@ (80044bc <QMPool_put+0x58>)
 80044aa:	e7e4      	b.n	8004476 <QMPool_put+0x12>

    ++nFree; // one more free block in this pool
 80044ac:	3301      	adds	r3, #1

    me->freeHead = pfb; // set as new head of the free list
 80044ae:	60ac      	str	r4, [r5, #8]
    me->nFree    = nFree;
 80044b0:	822b      	strh	r3, [r5, #16]
    pfb[0]       = freeHead; // link into the list
 80044b2:	6022      	str	r2, [r4, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 80044b4:	6062      	str	r2, [r4, #4]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 80044b6:	f7ff fbf5 	bl	8003ca4 <QF_crit_exit_>
}
 80044ba:	bd70      	pop	{r4, r5, r6, pc}
 80044bc:	0800718e 	.word	0x0800718e

080044c0 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 80044c0:	b510      	push	{r4, lr}
 80044c2:	0004      	movs	r4, r0
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 80044c4:	f7ff fde8 	bl	8004098 <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 80044c8:	4b01      	ldr	r3, [pc, #4]	@ (80044d0 <QActive_ctor+0x10>)
 80044ca:	6023      	str	r3, [r4, #0]
}
 80044cc:	bd10      	pop	{r4, pc}
 80044ce:	46c0      	nop			@ (mov r8, r8)
 80044d0:	08007198 	.word	0x08007198

080044d4 <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 80044d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044d6:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80044d8:	f7ff fbd6 	bl	8003c88 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 80044dc:	7b62      	ldrb	r2, [r4, #13]
 80044de:	7b23      	ldrb	r3, [r4, #12]
 80044e0:	2a00      	cmp	r2, #0
 80044e2:	d100      	bne.n	80044e6 <QActive_register_+0x12>
        me->pthre = me->prio; // apply the default
 80044e4:	7363      	strb	r3, [r4, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 80044e6:	1e5a      	subs	r2, r3, #1
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	2a1f      	cmp	r2, #31
 80044ec:	d903      	bls.n	80044f6 <QActive_register_+0x22>
 80044ee:	2164      	movs	r1, #100	@ 0x64
 80044f0:	481c      	ldr	r0, [pc, #112]	@ (8004564 <QActive_register_+0x90>)

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 80044f2:	f7fb ffeb 	bl	80004cc <Q_onError>
 80044f6:	4d1c      	ldr	r5, [pc, #112]	@ (8004568 <QActive_register_+0x94>)
 80044f8:	009e      	lsls	r6, r3, #2
 80044fa:	5971      	ldr	r1, [r6, r5]
 80044fc:	2900      	cmp	r1, #0
 80044fe:	d002      	beq.n	8004506 <QActive_register_+0x32>
 8004500:	216e      	movs	r1, #110	@ 0x6e
 8004502:	4818      	ldr	r0, [pc, #96]	@ (8004564 <QActive_register_+0x90>)
 8004504:	e7f5      	b.n	80044f2 <QActive_register_+0x1e>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8004506:	7b61      	ldrb	r1, [r4, #13]
 8004508:	428b      	cmp	r3, r1
 800450a:	d805      	bhi.n	8004518 <QActive_register_+0x44>
 800450c:	0090      	lsls	r0, r2, #2
 800450e:	1940      	adds	r0, r0, r5

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
    uint8_t next_thre = me->pthre;

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8004510:	2a00      	cmp	r2, #0
 8004512:	d104      	bne.n	800451e <QActive_register_+0x4a>
    uint8_t prev_thre = me->pthre;
 8004514:	000a      	movs	r2, r1
 8004516:	e007      	b.n	8004528 <QActive_register_+0x54>
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8004518:	2182      	movs	r1, #130	@ 0x82
 800451a:	4812      	ldr	r0, [pc, #72]	@ (8004564 <QActive_register_+0x90>)
 800451c:	e7e9      	b.n	80044f2 <QActive_register_+0x1e>
        if (QActive_registry_[p] != (QActive *)0) {
 800451e:	6807      	ldr	r7, [r0, #0]
 8004520:	3804      	subs	r0, #4
 8004522:	2f00      	cmp	r7, #0
 8004524:	d009      	beq.n	800453a <QActive_register_+0x66>
            prev_thre = QActive_registry_[p]->pthre;
 8004526:	7b7a      	ldrb	r2, [r7, #13]
            break;
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8004528:	3301      	adds	r3, #1
        if (QActive_registry_[p] != (QActive *)0) {
 800452a:	4f10      	ldr	r7, [pc, #64]	@ (800456c <QActive_register_+0x98>)
 800452c:	b2db      	uxtb	r3, r3
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 800452e:	b2d8      	uxtb	r0, r3
 8004530:	2821      	cmp	r0, #33	@ 0x21
 8004532:	d105      	bne.n	8004540 <QActive_register_+0x6c>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 8004534:	4291      	cmp	r1, r2
 8004536:	d210      	bcs.n	800455a <QActive_register_+0x86>
 8004538:	e00a      	b.n	8004550 <QActive_register_+0x7c>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 800453a:	3a01      	subs	r2, #1
 800453c:	b2d2      	uxtb	r2, r2
 800453e:	e7e7      	b.n	8004510 <QActive_register_+0x3c>
        if (QActive_registry_[p] != (QActive *)0) {
 8004540:	3301      	adds	r3, #1
 8004542:	0098      	lsls	r0, r3, #2
 8004544:	5838      	ldr	r0, [r7, r0]
 8004546:	2800      	cmp	r0, #0
 8004548:	d0f1      	beq.n	800452e <QActive_register_+0x5a>
            next_thre = QActive_registry_[p]->pthre;
 800454a:	7b43      	ldrb	r3, [r0, #13]
    Q_ASSERT_INCRIT(160,
 800454c:	4291      	cmp	r1, r2
 800454e:	d202      	bcs.n	8004556 <QActive_register_+0x82>
 8004550:	21a0      	movs	r1, #160	@ 0xa0
 8004552:	4804      	ldr	r0, [pc, #16]	@ (8004564 <QActive_register_+0x90>)
 8004554:	e7cd      	b.n	80044f2 <QActive_register_+0x1e>
 8004556:	4299      	cmp	r1, r3
 8004558:	d8fa      	bhi.n	8004550 <QActive_register_+0x7c>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 800455a:	51ac      	str	r4, [r5, r6]

    QF_CRIT_EXIT();
 800455c:	f7ff fba2 	bl	8003ca4 <QF_crit_exit_>
}
 8004560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004562:	46c0      	nop			@ (mov r8, r8)
 8004564:	080071a8 	.word	0x080071a8
 8004568:	20000620 	.word	0x20000620
 800456c:	2000061c 	.word	0x2000061c

08004570 <QPSet_isEmpty>:
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 8004570:	6800      	ldr	r0, [r0, #0]
 8004572:	4243      	negs	r3, r0
 8004574:	4158      	adcs	r0, r3
 8004576:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 8004578:	4770      	bx	lr

0800457a <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 800457a:	6800      	ldr	r0, [r0, #0]
 800457c:	1e43      	subs	r3, r0, #1
 800457e:	4198      	sbcs	r0, r3
 8004580:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 8004582:	4770      	bx	lr

08004584 <QPSet_insert>:
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 8004584:	2201      	movs	r2, #1
 8004586:	3901      	subs	r1, #1
 8004588:	408a      	lsls	r2, r1
 800458a:	6803      	ldr	r3, [r0, #0]
 800458c:	4313      	orrs	r3, r2
 800458e:	6003      	str	r3, [r0, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 8004590:	4770      	bx	lr

08004592 <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 8004592:	2201      	movs	r2, #1
 8004594:	3901      	subs	r1, #1
 8004596:	408a      	lsls	r2, r1
 8004598:	6803      	ldr	r3, [r0, #0]
 800459a:	4393      	bics	r3, r2
 800459c:	6003      	str	r3, [r0, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 800459e:	4770      	bx	lr

080045a0 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 80045a0:	b510      	push	{r4, lr}
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 80045a2:	6800      	ldr	r0, [r0, #0]
 80045a4:	f7ff fbc8 	bl	8003d38 <QF_qlog2>
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 80045a8:	bd10      	pop	{r4, pc}
	...

080045ac <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 80045ac:	b570      	push	{r4, r5, r6, lr}
 80045ae:	0015      	movs	r5, r2
 80045b0:	0004      	movs	r4, r0
 80045b2:	000e      	movs	r6, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80045b4:	f7ff fb68 	bl	8003c88 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 80045b8:	2dfe      	cmp	r5, #254	@ 0xfe
 80045ba:	d903      	bls.n	80045c4 <QEQueue_init+0x18>
 80045bc:	210a      	movs	r1, #10
 80045be:	4809      	ldr	r0, [pc, #36]	@ (80045e4 <QEQueue_init+0x38>)
 80045c0:	f7fb ff84 	bl	80004cc <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 80045c4:	2200      	movs	r2, #0
    me->ring     = qSto;      // the beginning of the ring buffer
    me->end      = (QEQueueCtr)qLen; // index of the last element
 80045c6:	b2eb      	uxtb	r3, r5
    me->frontEvt = (QEvt *)0; // no events in the queue
 80045c8:	6022      	str	r2, [r4, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 80045ca:	6066      	str	r6, [r4, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 80045cc:	7223      	strb	r3, [r4, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 80045ce:	4295      	cmp	r5, r2
 80045d0:	d001      	beq.n	80045d6 <QEQueue_init+0x2a>
        me->head = 0U; // head index: for removing events
 80045d2:	7262      	strb	r2, [r4, #9]
        me->tail = 0U; // tail index: for inserting events
 80045d4:	72a2      	strb	r2, [r4, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 80045d6:	3301      	adds	r3, #1
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	72e3      	strb	r3, [r4, #11]
    me->nMin     = me->nFree; // minimum so far
 80045dc:	7323      	strb	r3, [r4, #12]

    QF_CRIT_EXIT();
 80045de:	f7ff fb61 	bl	8003ca4 <QF_crit_exit_>
}
 80045e2:	bd70      	pop	{r4, r5, r6, pc}
 80045e4:	080071b0 	.word	0x080071b0

080045e8 <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 80045e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ea:	0016      	movs	r6, r2
 80045ec:	0004      	movs	r4, r0
 80045ee:	000f      	movs	r7, r1
 80045f0:	001d      	movs	r5, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80045f2:	f7ff fb49 	bl	8003c88 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 80045f6:	2e00      	cmp	r6, #0
 80045f8:	d104      	bne.n	8004604 <QTimeEvt_ctorX+0x1c>
 80045fa:	2196      	movs	r1, #150	@ 0x96
 80045fc:	480a      	ldr	r0, [pc, #40]	@ (8004628 <QTimeEvt_ctorX+0x40>)

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 80045fe:	0049      	lsls	r1, r1, #1
 8004600:	f7fb ff64 	bl	80004cc <Q_onError>
 8004604:	2d00      	cmp	r5, #0
 8004606:	d002      	beq.n	800460e <QTimeEvt_ctorX+0x26>
 8004608:	219b      	movs	r1, #155	@ 0x9b
 800460a:	4807      	ldr	r0, [pc, #28]	@ (8004628 <QTimeEvt_ctorX+0x40>)
 800460c:	e7f7      	b.n	80045fe <QTimeEvt_ctorX+0x16>
    QF_CRIT_EXIT();
 800460e:	f7ff fb49 	bl	8003ca4 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 8004612:	0031      	movs	r1, r6
 8004614:	0020      	movs	r0, r4
 8004616:	f7ff fd49 	bl	80040ac <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 800461a:	70e5      	strb	r5, [r4, #3]
    me->next     = (QTimeEvt *)0;
 800461c:	60a5      	str	r5, [r4, #8]
    me->act      = act; // might be NULL for a time-event head
 800461e:	60e7      	str	r7, [r4, #12]
    me->ctr      = 0U;
 8004620:	6125      	str	r5, [r4, #16]
    me->interval = 0U;
 8004622:	6165      	str	r5, [r4, #20]
    me->tickRate = (uint8_t)tickRate;
 8004624:	8325      	strh	r5, [r4, #24]
    me->flags    = 0U;
}
 8004626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004628:	080071b7 	.word	0x080071b7

0800462c <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 800462c:	b570      	push	{r4, r5, r6, lr}
 800462e:	0004      	movs	r4, r0
 8004630:	0016      	movs	r6, r2
 8004632:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004634:	f7ff fb28 	bl	8003c88 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 8004638:	6922      	ldr	r2, [r4, #16]
#endif

    uint8_t const tickRate = me->tickRate;
 800463a:	7e23      	ldrb	r3, [r4, #24]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 800463c:	2d00      	cmp	r5, #0
 800463e:	d104      	bne.n	800464a <QTimeEvt_armX+0x1e>
 8004640:	21dc      	movs	r1, #220	@ 0xdc
 8004642:	4813      	ldr	r0, [pc, #76]	@ (8004690 <QTimeEvt_armX+0x64>)

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 8004644:	0049      	lsls	r1, r1, #1
 8004646:	f7fb ff41 	bl	80004cc <Q_onError>
 800464a:	2a00      	cmp	r2, #0
 800464c:	d002      	beq.n	8004654 <QTimeEvt_armX+0x28>
 800464e:	21e1      	movs	r1, #225	@ 0xe1
 8004650:	480f      	ldr	r0, [pc, #60]	@ (8004690 <QTimeEvt_armX+0x64>)
 8004652:	e7f7      	b.n	8004644 <QTimeEvt_armX+0x18>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 8004654:	68e2      	ldr	r2, [r4, #12]
 8004656:	2a00      	cmp	r2, #0
 8004658:	d102      	bne.n	8004660 <QTimeEvt_armX+0x34>
 800465a:	21e6      	movs	r1, #230	@ 0xe6
 800465c:	480c      	ldr	r0, [pc, #48]	@ (8004690 <QTimeEvt_armX+0x64>)
 800465e:	e7f1      	b.n	8004644 <QTimeEvt_armX+0x18>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 8004660:	2b00      	cmp	r3, #0
 8004662:	d002      	beq.n	800466a <QTimeEvt_armX+0x3e>
 8004664:	21eb      	movs	r1, #235	@ 0xeb
 8004666:	480a      	ldr	r0, [pc, #40]	@ (8004690 <QTimeEvt_armX+0x64>)
 8004668:	e7ec      	b.n	8004644 <QTimeEvt_armX+0x18>

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 800466a:	2319      	movs	r3, #25
    me->ctr = (QTimeEvtCtr)nTicks;
 800466c:	6125      	str	r5, [r4, #16]
    me->interval = (QTimeEvtCtr)interval;
 800466e:	6166      	str	r6, [r4, #20]
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 8004670:	56e3      	ldrsb	r3, [r4, r3]
 8004672:	7e62      	ldrb	r2, [r4, #25]
 8004674:	2b00      	cmp	r3, #0
 8004676:	db07      	blt.n	8004688 <QTimeEvt_armX+0x5c>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 8004678:	2380      	movs	r3, #128	@ 0x80
 800467a:	425b      	negs	r3, r3
 800467c:	4313      	orrs	r3, r2
 800467e:	7663      	strb	r3, [r4, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 8004680:	4b04      	ldr	r3, [pc, #16]	@ (8004694 <QTimeEvt_armX+0x68>)
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	60a2      	str	r2, [r4, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 8004686:	60dc      	str	r4, [r3, #12]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 8004688:	f7ff fb0c 	bl	8003ca4 <QF_crit_exit_>
}
 800468c:	bd70      	pop	{r4, r5, r6, pc}
 800468e:	46c0      	nop			@ (mov r8, r8)
 8004690:	080071b7 	.word	0x080071b7
 8004694:	200006a4 	.word	0x200006a4

08004698 <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 8004698:	b510      	push	{r4, lr}
 800469a:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800469c:	f7ff faf4 	bl	8003c88 <QF_crit_entry_>
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
    if (ctr != 0U) {
 80046a0:	6923      	ldr	r3, [r4, #16]
 80046a2:	2140      	movs	r1, #64	@ 0x40
 80046a4:	7e62      	ldrb	r2, [r4, #25]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d008      	beq.n	80046bc <QTimeEvt_disarm+0x24>
        wasArmed = true;
        me->flags |= QTE_FLAG_WAS_DISARMED;
        me->ctr = 0U; // schedule removal from the list
 80046aa:	2300      	movs	r3, #0
        me->flags |= QTE_FLAG_WAS_DISARMED;
 80046ac:	4311      	orrs	r1, r2
 80046ae:	7661      	strb	r1, [r4, #25]
        me->ctr = 0U; // schedule removal from the list
 80046b0:	6123      	str	r3, [r4, #16]
        wasArmed = true;
 80046b2:	2401      	movs	r4, #1
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 80046b4:	f7ff faf6 	bl	8003ca4 <QF_crit_exit_>

    return wasArmed;
}
 80046b8:	0020      	movs	r0, r4
 80046ba:	bd10      	pop	{r4, pc}
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 80046bc:	438a      	bics	r2, r1
 80046be:	7662      	strb	r2, [r4, #25]
    bool wasArmed = false;
 80046c0:	001c      	movs	r4, r3
 80046c2:	e7f7      	b.n	80046b4 <QTimeEvt_disarm+0x1c>

080046c4 <QTimeEvt_init>:
    for (uint_fast8_t tickRate = 0U;
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 80046c4:	2300      	movs	r3, #0
void QTimeEvt_init(void) {
 80046c6:	b510      	push	{r4, lr}
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 80046c8:	2204      	movs	r2, #4
 80046ca:	0019      	movs	r1, r3
 80046cc:	4801      	ldr	r0, [pc, #4]	@ (80046d4 <QTimeEvt_init+0x10>)
 80046ce:	f7ff ff8b 	bl	80045e8 <QTimeEvt_ctorX>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 80046d2:	bd10      	pop	{r4, pc}
 80046d4:	200006a4 	.word	0x200006a4

080046d8 <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 80046d8:	0003      	movs	r3, r0
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
    if (me->interval != 0U) { // periodic time evt?
 80046da:	695a      	ldr	r2, [r3, #20]
{
 80046dc:	0008      	movs	r0, r1
        me->ctr = me->interval; // rearm the time event
 80046de:	611a      	str	r2, [r3, #16]
    if (me->interval != 0U) { // periodic time evt?
 80046e0:	2a00      	cmp	r2, #0
 80046e2:	d001      	beq.n	80046e8 <QTimeEvt_expire_+0x10>
        prev = me; // advance to this time event
 80046e4:	0018      	movs	r0, r3
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
}
 80046e6:	4770      	bx	lr
        prev->next = me->next;
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	608a      	str	r2, [r1, #8]
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80046ec:	217f      	movs	r1, #127	@ 0x7f
 80046ee:	7e5a      	ldrb	r2, [r3, #25]
 80046f0:	400a      	ands	r2, r1
 80046f2:	765a      	strb	r2, [r3, #25]
    return prev;
 80046f4:	e7f7      	b.n	80046e6 <QTimeEvt_expire_+0xe>
	...

080046f8 <QTimeEvt_tick_>:
{
 80046f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046fa:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 80046fc:	f7ff fac4 	bl	8003c88 <QF_crit_entry_>
    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 8004700:	4d1e      	ldr	r5, [pc, #120]	@ (800477c <QTimeEvt_tick_+0x84>)
 8004702:	002e      	movs	r6, r5
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 8004704:	2c00      	cmp	r4, #0
 8004706:	d004      	beq.n	8004712 <QTimeEvt_tick_+0x1a>
 8004708:	21c8      	movs	r1, #200	@ 0xc8
 800470a:	481d      	ldr	r0, [pc, #116]	@ (8004780 <QTimeEvt_tick_+0x88>)
 800470c:	0089      	lsls	r1, r1, #2
 800470e:	f7fb fedd 	bl	80004cc <Q_onError>
        QTimeEvt *te = prev->next; // advance down the time evt. list
 8004712:	68ac      	ldr	r4, [r5, #8]
        if (te == (QTimeEvt *)0) { // end of the list?
 8004714:	2c00      	cmp	r4, #0
 8004716:	d105      	bne.n	8004724 <QTimeEvt_tick_+0x2c>
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 8004718:	68f4      	ldr	r4, [r6, #12]
            if (te == (void *)0) { // no newly-armed time events?
 800471a:	2c00      	cmp	r4, #0
 800471c:	d02a      	beq.n	8004774 <QTimeEvt_tick_+0x7c>
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 800471e:	2300      	movs	r3, #0
            prev->next = te;
 8004720:	60ac      	str	r4, [r5, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 8004722:	60f3      	str	r3, [r6, #12]
        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 8004724:	6923      	ldr	r3, [r4, #16]
        if (ctr == 0U) { // time event scheduled for removal?
 8004726:	2b00      	cmp	r3, #0
 8004728:	d10c      	bne.n	8004744 <QTimeEvt_tick_+0x4c>
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 800472a:	227f      	movs	r2, #127	@ 0x7f
            prev->next = te->next;
 800472c:	68a3      	ldr	r3, [r4, #8]
 800472e:	60ab      	str	r3, [r5, #8]
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004730:	7e63      	ldrb	r3, [r4, #25]
 8004732:	4013      	ands	r3, r2
 8004734:	7663      	strb	r3, [r4, #25]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004736:	f7ff fab5 	bl	8003ca4 <QF_crit_exit_>
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 800473a:	002c      	movs	r4, r5
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 800473c:	f7ff faa4 	bl	8003c88 <QF_crit_entry_>
    for (;;) {
 8004740:	0025      	movs	r5, r4
 8004742:	e7e6      	b.n	8004712 <QTimeEvt_tick_+0x1a>
        else if (ctr == 1U) { // is time event about to expire?
 8004744:	2b01      	cmp	r3, #1
 8004746:	d110      	bne.n	800476a <QTimeEvt_tick_+0x72>
            QActive * const act = (QActive *)te->act;
 8004748:	68e7      	ldr	r7, [r4, #12]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 800474a:	0029      	movs	r1, r5
 800474c:	003a      	movs	r2, r7
 800474e:	2300      	movs	r3, #0
 8004750:	0020      	movs	r0, r4
 8004752:	f7ff ffc1 	bl	80046d8 <QTimeEvt_expire_>
 8004756:	0005      	movs	r5, r0
            QF_CRIT_EXIT(); // exit crit. section before posting
 8004758:	f7ff faa4 	bl	8003ca4 <QF_crit_exit_>
            QACTIVE_POST(act, &te->super, sender);
 800475c:	2300      	movs	r3, #0
 800475e:	0021      	movs	r1, r4
 8004760:	0038      	movs	r0, r7
 8004762:	4a08      	ldr	r2, [pc, #32]	@ (8004784 <QTimeEvt_tick_+0x8c>)
 8004764:	f7ff fcba 	bl	80040dc <QActive_post_>
 8004768:	e7e7      	b.n	800473a <QTimeEvt_tick_+0x42>
            --ctr; // decrement the tick counter
 800476a:	3b01      	subs	r3, #1
            te->ctr = ctr; // update the member original
 800476c:	6123      	str	r3, [r4, #16]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 800476e:	f7ff fa99 	bl	8003ca4 <QF_crit_exit_>
 8004772:	e7e3      	b.n	800473c <QTimeEvt_tick_+0x44>
    QF_CRIT_EXIT();
 8004774:	f7ff fa96 	bl	8003ca4 <QF_crit_exit_>
}
 8004778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800477a:	46c0      	nop			@ (mov r8, r8)
 800477c:	200006a4 	.word	0x200006a4
 8004780:	080071b7 	.word	0x080071b7
 8004784:	0000ffff 	.word	0x0000ffff

08004788 <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8004788:	b510      	push	{r4, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 800478a:	4c0a      	ldr	r4, [pc, #40]	@ (80047b4 <QK_sched_+0x2c>)
 800478c:	0020      	movs	r0, r4
 800478e:	f7ff fef4 	bl	800457a <QPSet_notEmpty>
 8004792:	2800      	cmp	r0, #0
 8004794:	d101      	bne.n	800479a <QK_sched_+0x12>
    uint8_t p = 0U; // assume NO activation needed
 8004796:	2000      	movs	r0, #0
            }
        }
    }

    return p; // the next priority or 0
}
 8004798:	bd10      	pop	{r4, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 800479a:	0020      	movs	r0, r4
 800479c:	f7ff ff00 	bl	80045a0 <QPSet_findMax>
        if (p <= QK_priv_.actThre) {
 80047a0:	79a3      	ldrb	r3, [r4, #6]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80047a2:	b2c0      	uxtb	r0, r0
        if (p <= QK_priv_.actThre) {
 80047a4:	4283      	cmp	r3, r0
 80047a6:	d2f6      	bcs.n	8004796 <QK_sched_+0xe>
            if (p <= QK_priv_.lockCeil) {
 80047a8:	79e3      	ldrb	r3, [r4, #7]
 80047aa:	4283      	cmp	r3, r0
 80047ac:	d2f3      	bcs.n	8004796 <QK_sched_+0xe>
                QK_priv_.nextPrio = p; // next AO to run
 80047ae:	7160      	strb	r0, [r4, #5]
 80047b0:	e7f2      	b.n	8004798 <QK_sched_+0x10>
 80047b2:	46c0      	nop			@ (mov r8, r8)
 80047b4:	200006c0 	.word	0x200006c0

080047b8 <QK_sched_act_>:
    uint_fast8_t const pthre_in)
{
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 80047b8:	6943      	ldr	r3, [r0, #20]
{
 80047ba:	b570      	push	{r4, r5, r6, lr}
 80047bc:	000d      	movs	r5, r1
 80047be:	4c0c      	ldr	r4, [pc, #48]	@ (80047f0 <QK_sched_act_+0x38>)
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d103      	bne.n	80047cc <QK_sched_act_+0x14>
        QPSet_remove(&QK_priv_.readySet, p);
 80047c4:	7b01      	ldrb	r1, [r0, #12]
 80047c6:	0020      	movs	r0, r4
 80047c8:	f7ff fee3 	bl	8004592 <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 80047cc:	0020      	movs	r0, r4
 80047ce:	f7ff fecf 	bl	8004570 <QPSet_isEmpty>
 80047d2:	2800      	cmp	r0, #0
 80047d4:	d001      	beq.n	80047da <QK_sched_act_+0x22>
        p = 0U; // no activation needed
 80047d6:	2000      	movs	r0, #0
            }
        }
    }

    return p;
}
 80047d8:	bd70      	pop	{r4, r5, r6, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80047da:	0020      	movs	r0, r4
 80047dc:	f7ff fee0 	bl	80045a0 <QPSet_findMax>
        if (p <= pthre_in) {
 80047e0:	b2c3      	uxtb	r3, r0
 80047e2:	429d      	cmp	r5, r3
 80047e4:	d2f7      	bcs.n	80047d6 <QK_sched_act_+0x1e>
            if (p <= QK_priv_.lockCeil) {
 80047e6:	79e3      	ldrb	r3, [r4, #7]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80047e8:	b2c0      	uxtb	r0, r0
            if (p <= QK_priv_.lockCeil) {
 80047ea:	4283      	cmp	r3, r0
 80047ec:	d2f3      	bcs.n	80047d6 <QK_sched_act_+0x1e>
 80047ee:	e7f3      	b.n	80047d8 <QK_sched_act_+0x20>
 80047f0:	200006c0 	.word	0x200006c0

080047f4 <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 80047f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 80047f6:	4b24      	ldr	r3, [pc, #144]	@ (8004888 <QK_activate_+0x94>)
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 80047f8:	795c      	ldrb	r4, [r3, #5]
    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 80047fa:	791e      	ldrb	r6, [r3, #4]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 80047fc:	1e62      	subs	r2, r4, #1
 80047fe:	2a1f      	cmp	r2, #31
 8004800:	d903      	bls.n	800480a <QK_activate_+0x16>
 8004802:	2182      	movs	r1, #130	@ 0x82
 8004804:	4821      	ldr	r0, [pc, #132]	@ (800488c <QK_activate_+0x98>)
    uint8_t pthre_in = 0U; // assume preempting the idle thread
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
        QActive const * const a = QActive_registry_[prio_in];

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004806:	0089      	lsls	r1, r1, #2
 8004808:	e003      	b.n	8004812 <QK_activate_+0x1e>
    Q_REQUIRE_INCRIT(530, prio_in < p);
 800480a:	42a6      	cmp	r6, r4
 800480c:	d303      	bcc.n	8004816 <QK_activate_+0x22>
 800480e:	481f      	ldr	r0, [pc, #124]	@ (800488c <QK_activate_+0x98>)
 8004810:	491f      	ldr	r1, [pc, #124]	@ (8004890 <QK_activate_+0x9c>)
 8004812:	f7fb fe5b 	bl	80004cc <Q_onError>
    QK_priv_.nextPrio = 0U; // clear for the next time
 8004816:	2200      	movs	r2, #0
 8004818:	715a      	strb	r2, [r3, #5]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 800481a:	4296      	cmp	r6, r2
 800481c:	d011      	beq.n	8004842 <QK_activate_+0x4e>
        QActive const * const a = QActive_registry_[prio_in];
 800481e:	4b1d      	ldr	r3, [pc, #116]	@ (8004894 <QK_activate_+0xa0>)
 8004820:	00b2      	lsls	r2, r6, #2
 8004822:	58d3      	ldr	r3, [r2, r3]
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004824:	2b00      	cmp	r3, #0
 8004826:	d102      	bne.n	800482e <QK_activate_+0x3a>
 8004828:	2187      	movs	r1, #135	@ 0x87
 800482a:	4818      	ldr	r0, [pc, #96]	@ (800488c <QK_activate_+0x98>)
 800482c:	e7eb      	b.n	8004806 <QK_activate_+0x12>

        pthre_in = a->pthre;
 800482e:	7b5b      	ldrb	r3, [r3, #13]
 8004830:	9300      	str	r3, [sp, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 8004832:	4b18      	ldr	r3, [pc, #96]	@ (8004894 <QK_activate_+0xa0>)
 8004834:	00a2      	lsls	r2, r4, #2
 8004836:	58d5      	ldr	r5, [r2, r3]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8004838:	2d00      	cmp	r5, #0
 800483a:	d104      	bne.n	8004846 <QK_activate_+0x52>
 800483c:	4813      	ldr	r0, [pc, #76]	@ (800488c <QK_activate_+0x98>)
 800483e:	4916      	ldr	r1, [pc, #88]	@ (8004898 <QK_activate_+0xa4>)
 8004840:	e7e7      	b.n	8004812 <QK_activate_+0x1e>
    uint8_t pthre_in = 0U; // assume preempting the idle thread
 8004842:	9600      	str	r6, [sp, #0]
 8004844:	e7f5      	b.n	8004832 <QK_activate_+0x3e>
        uint8_t const pthre = a->pthre;
 8004846:	7b6b      	ldrb	r3, [r5, #13]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8004848:	4f0f      	ldr	r7, [pc, #60]	@ (8004888 <QK_activate_+0x94>)
        QK_priv_.actThre = pthre;
 800484a:	71bb      	strb	r3, [r7, #6]
        QK_priv_.actPrio = p;
 800484c:	713c      	strb	r4, [r7, #4]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 800484e:	f7ff fa0d 	bl	8003c6c <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 8004852:	0028      	movs	r0, r5
 8004854:	f7ff fc9a 	bl	800418c <QActive_get_>
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004858:	682b      	ldr	r3, [r5, #0]
 800485a:	0022      	movs	r2, r4
 800485c:	0001      	movs	r1, r0
 800485e:	685b      	ldr	r3, [r3, #4]
        QEvt const * const e = QActive_get_(a);
 8004860:	9001      	str	r0, [sp, #4]
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004862:	0028      	movs	r0, r5
 8004864:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 8004866:	9801      	ldr	r0, [sp, #4]
 8004868:	f7ff fd44 	bl	80042f4 <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 800486c:	f7ff f9f0 	bl	8003c50 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8004870:	0028      	movs	r0, r5
 8004872:	9900      	ldr	r1, [sp, #0]
 8004874:	f7ff ffa0 	bl	80047b8 <QK_sched_act_>
 8004878:	b2c4      	uxtb	r4, r0

    } while (p != 0U);
 800487a:	2c00      	cmp	r4, #0
 800487c:	d1d9      	bne.n	8004832 <QK_activate_+0x3e>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
    QK_priv_.actThre = pthre_in;
 800487e:	9b00      	ldr	r3, [sp, #0]
    QK_priv_.actPrio = prio_in;
 8004880:	713e      	strb	r6, [r7, #4]
    QK_priv_.actThre = pthre_in;
 8004882:	71bb      	strb	r3, [r7, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 8004884:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004886:	46c0      	nop			@ (mov r8, r8)
 8004888:	200006c0 	.word	0x200006c0
 800488c:	080071bf 	.word	0x080071bf
 8004890:	00000212 	.word	0x00000212
 8004894:	20000620 	.word	0x20000620
 8004898:	0000023a 	.word	0x0000023a

0800489c <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 800489c:	2221      	movs	r2, #33	@ 0x21
void QF_init(void) {
 800489e:	b510      	push	{r4, lr}
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 80048a0:	4b03      	ldr	r3, [pc, #12]	@ (80048b0 <QF_init+0x14>)
 80048a2:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 80048a4:	f7ff ff0e 	bl	80046c4 <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 80048a8:	f7ff fa0a 	bl	8003cc0 <QK_init>
#endif
}
 80048ac:	bd10      	pop	{r4, pc}
 80048ae:	46c0      	nop			@ (mov r8, r8)
 80048b0:	200006c0 	.word	0x200006c0

080048b4 <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 80048b4:	b510      	push	{r4, lr}
    QF_INT_DISABLE();
 80048b6:	f7ff f9cb 	bl	8003c50 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 80048ba:	2200      	movs	r2, #0
 80048bc:	4b07      	ldr	r3, [pc, #28]	@ (80048dc <QF_run+0x28>)
 80048be:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 80048c0:	f7ff ff62 	bl	8004788 <QK_sched_>
 80048c4:	2800      	cmp	r0, #0
 80048c6:	d001      	beq.n	80048cc <QF_run+0x18>
        QK_activate_();
 80048c8:	f7ff ff94 	bl	80047f4 <QK_activate_>
    }

    QF_INT_ENABLE();
 80048cc:	f7ff f9ce 	bl	8003c6c <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 80048d0:	f7fb fe62 	bl	8000598 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 80048d4:	f7fb fe9a 	bl	800060c <QK_onIdle>
    for (;;) { // QK idle loop...
 80048d8:	e7fc      	b.n	80048d4 <QF_run+0x20>
 80048da:	46c0      	nop			@ (mov r8, r8)
 80048dc:	200006c0 	.word	0x200006c0

080048e0 <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e2:	0004      	movs	r4, r0
 80048e4:	001e      	movs	r6, r3
 80048e6:	000f      	movs	r7, r1
 80048e8:	0015      	movs	r5, r2
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80048ea:	f7ff f9cd 	bl	8003c88 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 80048ee:	6823      	ldr	r3, [r4, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d104      	bne.n	80048fe <QActive_start+0x1e>
 80048f4:	21e1      	movs	r1, #225	@ 0xe1
 80048f6:	4813      	ldr	r0, [pc, #76]	@ (8004944 <QActive_start+0x64>)
 80048f8:	0089      	lsls	r1, r1, #2

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 80048fa:	f7fb fde7 	bl	80004cc <Q_onError>
 80048fe:	9b06      	ldr	r3, [sp, #24]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d002      	beq.n	800490a <QActive_start+0x2a>
 8004904:	480f      	ldr	r0, [pc, #60]	@ (8004944 <QActive_start+0x64>)
 8004906:	4910      	ldr	r1, [pc, #64]	@ (8004948 <QActive_start+0x68>)
 8004908:	e7f7      	b.n	80048fa <QActive_start+0x1a>
    QF_CRIT_EXIT();
 800490a:	f7ff f9cb 	bl	8003ca4 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
    QActive_register_(me); // register this AO with the framework
 800490e:	0020      	movs	r0, r4
    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 8004910:	81a7      	strh	r7, [r4, #12]
    QActive_register_(me); // register this AO with the framework
 8004912:	f7ff fddf 	bl	80044d4 <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 8004916:	0020      	movs	r0, r4
 8004918:	0032      	movs	r2, r6
 800491a:	0029      	movs	r1, r5
 800491c:	3014      	adds	r0, #20
 800491e:	f7ff fe45 	bl	80045ac <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	0020      	movs	r0, r4
 8004926:	7b22      	ldrb	r2, [r4, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	9908      	ldr	r1, [sp, #32]
 800492c:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 800492e:	f7ff f9ab 	bl	8003c88 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 8004932:	f7ff ff29 	bl	8004788 <QK_sched_>
 8004936:	2800      	cmp	r0, #0
 8004938:	d001      	beq.n	800493e <QActive_start+0x5e>
        QK_activate_();
 800493a:	f7ff ff5b 	bl	80047f4 <QK_activate_>
    }
    QF_CRIT_EXIT();
 800493e:	f7ff f9b1 	bl	8003ca4 <QF_crit_exit_>
}
 8004942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004944:	080071bf 	.word	0x080071bf
 8004948:	0000038e 	.word	0x0000038e

0800494c <std>:
 800494c:	2300      	movs	r3, #0
 800494e:	b510      	push	{r4, lr}
 8004950:	0004      	movs	r4, r0
 8004952:	6003      	str	r3, [r0, #0]
 8004954:	6043      	str	r3, [r0, #4]
 8004956:	6083      	str	r3, [r0, #8]
 8004958:	8181      	strh	r1, [r0, #12]
 800495a:	6643      	str	r3, [r0, #100]	@ 0x64
 800495c:	81c2      	strh	r2, [r0, #14]
 800495e:	6103      	str	r3, [r0, #16]
 8004960:	6143      	str	r3, [r0, #20]
 8004962:	6183      	str	r3, [r0, #24]
 8004964:	0019      	movs	r1, r3
 8004966:	2208      	movs	r2, #8
 8004968:	305c      	adds	r0, #92	@ 0x5c
 800496a:	f000 fa31 	bl	8004dd0 <memset>
 800496e:	4b0b      	ldr	r3, [pc, #44]	@ (800499c <std+0x50>)
 8004970:	6224      	str	r4, [r4, #32]
 8004972:	6263      	str	r3, [r4, #36]	@ 0x24
 8004974:	4b0a      	ldr	r3, [pc, #40]	@ (80049a0 <std+0x54>)
 8004976:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004978:	4b0a      	ldr	r3, [pc, #40]	@ (80049a4 <std+0x58>)
 800497a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800497c:	4b0a      	ldr	r3, [pc, #40]	@ (80049a8 <std+0x5c>)
 800497e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004980:	4b0a      	ldr	r3, [pc, #40]	@ (80049ac <std+0x60>)
 8004982:	429c      	cmp	r4, r3
 8004984:	d005      	beq.n	8004992 <std+0x46>
 8004986:	4b0a      	ldr	r3, [pc, #40]	@ (80049b0 <std+0x64>)
 8004988:	429c      	cmp	r4, r3
 800498a:	d002      	beq.n	8004992 <std+0x46>
 800498c:	4b09      	ldr	r3, [pc, #36]	@ (80049b4 <std+0x68>)
 800498e:	429c      	cmp	r4, r3
 8004990:	d103      	bne.n	800499a <std+0x4e>
 8004992:	0020      	movs	r0, r4
 8004994:	3058      	adds	r0, #88	@ 0x58
 8004996:	f000 fa9b 	bl	8004ed0 <__retarget_lock_init_recursive>
 800499a:	bd10      	pop	{r4, pc}
 800499c:	08004bf9 	.word	0x08004bf9
 80049a0:	08004c21 	.word	0x08004c21
 80049a4:	08004c59 	.word	0x08004c59
 80049a8:	08004c85 	.word	0x08004c85
 80049ac:	200006cc 	.word	0x200006cc
 80049b0:	20000734 	.word	0x20000734
 80049b4:	2000079c 	.word	0x2000079c

080049b8 <stdio_exit_handler>:
 80049b8:	b510      	push	{r4, lr}
 80049ba:	4a03      	ldr	r2, [pc, #12]	@ (80049c8 <stdio_exit_handler+0x10>)
 80049bc:	4903      	ldr	r1, [pc, #12]	@ (80049cc <stdio_exit_handler+0x14>)
 80049be:	4804      	ldr	r0, [pc, #16]	@ (80049d0 <stdio_exit_handler+0x18>)
 80049c0:	f000 f86c 	bl	8004a9c <_fwalk_sglue>
 80049c4:	bd10      	pop	{r4, pc}
 80049c6:	46c0      	nop			@ (mov r8, r8)
 80049c8:	20000014 	.word	0x20000014
 80049cc:	08005a29 	.word	0x08005a29
 80049d0:	20000024 	.word	0x20000024

080049d4 <cleanup_stdio>:
 80049d4:	6841      	ldr	r1, [r0, #4]
 80049d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004a04 <cleanup_stdio+0x30>)
 80049d8:	b510      	push	{r4, lr}
 80049da:	0004      	movs	r4, r0
 80049dc:	4299      	cmp	r1, r3
 80049de:	d001      	beq.n	80049e4 <cleanup_stdio+0x10>
 80049e0:	f001 f822 	bl	8005a28 <_fflush_r>
 80049e4:	68a1      	ldr	r1, [r4, #8]
 80049e6:	4b08      	ldr	r3, [pc, #32]	@ (8004a08 <cleanup_stdio+0x34>)
 80049e8:	4299      	cmp	r1, r3
 80049ea:	d002      	beq.n	80049f2 <cleanup_stdio+0x1e>
 80049ec:	0020      	movs	r0, r4
 80049ee:	f001 f81b 	bl	8005a28 <_fflush_r>
 80049f2:	68e1      	ldr	r1, [r4, #12]
 80049f4:	4b05      	ldr	r3, [pc, #20]	@ (8004a0c <cleanup_stdio+0x38>)
 80049f6:	4299      	cmp	r1, r3
 80049f8:	d002      	beq.n	8004a00 <cleanup_stdio+0x2c>
 80049fa:	0020      	movs	r0, r4
 80049fc:	f001 f814 	bl	8005a28 <_fflush_r>
 8004a00:	bd10      	pop	{r4, pc}
 8004a02:	46c0      	nop			@ (mov r8, r8)
 8004a04:	200006cc 	.word	0x200006cc
 8004a08:	20000734 	.word	0x20000734
 8004a0c:	2000079c 	.word	0x2000079c

08004a10 <global_stdio_init.part.0>:
 8004a10:	b510      	push	{r4, lr}
 8004a12:	4b09      	ldr	r3, [pc, #36]	@ (8004a38 <global_stdio_init.part.0+0x28>)
 8004a14:	4a09      	ldr	r2, [pc, #36]	@ (8004a3c <global_stdio_init.part.0+0x2c>)
 8004a16:	2104      	movs	r1, #4
 8004a18:	601a      	str	r2, [r3, #0]
 8004a1a:	4809      	ldr	r0, [pc, #36]	@ (8004a40 <global_stdio_init.part.0+0x30>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f7ff ff95 	bl	800494c <std>
 8004a22:	2201      	movs	r2, #1
 8004a24:	2109      	movs	r1, #9
 8004a26:	4807      	ldr	r0, [pc, #28]	@ (8004a44 <global_stdio_init.part.0+0x34>)
 8004a28:	f7ff ff90 	bl	800494c <std>
 8004a2c:	2202      	movs	r2, #2
 8004a2e:	2112      	movs	r1, #18
 8004a30:	4805      	ldr	r0, [pc, #20]	@ (8004a48 <global_stdio_init.part.0+0x38>)
 8004a32:	f7ff ff8b 	bl	800494c <std>
 8004a36:	bd10      	pop	{r4, pc}
 8004a38:	20000804 	.word	0x20000804
 8004a3c:	080049b9 	.word	0x080049b9
 8004a40:	200006cc 	.word	0x200006cc
 8004a44:	20000734 	.word	0x20000734
 8004a48:	2000079c 	.word	0x2000079c

08004a4c <__sfp_lock_acquire>:
 8004a4c:	b510      	push	{r4, lr}
 8004a4e:	4802      	ldr	r0, [pc, #8]	@ (8004a58 <__sfp_lock_acquire+0xc>)
 8004a50:	f000 fa3f 	bl	8004ed2 <__retarget_lock_acquire_recursive>
 8004a54:	bd10      	pop	{r4, pc}
 8004a56:	46c0      	nop			@ (mov r8, r8)
 8004a58:	2000080d 	.word	0x2000080d

08004a5c <__sfp_lock_release>:
 8004a5c:	b510      	push	{r4, lr}
 8004a5e:	4802      	ldr	r0, [pc, #8]	@ (8004a68 <__sfp_lock_release+0xc>)
 8004a60:	f000 fa38 	bl	8004ed4 <__retarget_lock_release_recursive>
 8004a64:	bd10      	pop	{r4, pc}
 8004a66:	46c0      	nop			@ (mov r8, r8)
 8004a68:	2000080d 	.word	0x2000080d

08004a6c <__sinit>:
 8004a6c:	b510      	push	{r4, lr}
 8004a6e:	0004      	movs	r4, r0
 8004a70:	f7ff ffec 	bl	8004a4c <__sfp_lock_acquire>
 8004a74:	6a23      	ldr	r3, [r4, #32]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d002      	beq.n	8004a80 <__sinit+0x14>
 8004a7a:	f7ff ffef 	bl	8004a5c <__sfp_lock_release>
 8004a7e:	bd10      	pop	{r4, pc}
 8004a80:	4b04      	ldr	r3, [pc, #16]	@ (8004a94 <__sinit+0x28>)
 8004a82:	6223      	str	r3, [r4, #32]
 8004a84:	4b04      	ldr	r3, [pc, #16]	@ (8004a98 <__sinit+0x2c>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1f6      	bne.n	8004a7a <__sinit+0xe>
 8004a8c:	f7ff ffc0 	bl	8004a10 <global_stdio_init.part.0>
 8004a90:	e7f3      	b.n	8004a7a <__sinit+0xe>
 8004a92:	46c0      	nop			@ (mov r8, r8)
 8004a94:	080049d5 	.word	0x080049d5
 8004a98:	20000804 	.word	0x20000804

08004a9c <_fwalk_sglue>:
 8004a9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a9e:	0014      	movs	r4, r2
 8004aa0:	2600      	movs	r6, #0
 8004aa2:	9000      	str	r0, [sp, #0]
 8004aa4:	9101      	str	r1, [sp, #4]
 8004aa6:	68a5      	ldr	r5, [r4, #8]
 8004aa8:	6867      	ldr	r7, [r4, #4]
 8004aaa:	3f01      	subs	r7, #1
 8004aac:	d504      	bpl.n	8004ab8 <_fwalk_sglue+0x1c>
 8004aae:	6824      	ldr	r4, [r4, #0]
 8004ab0:	2c00      	cmp	r4, #0
 8004ab2:	d1f8      	bne.n	8004aa6 <_fwalk_sglue+0xa>
 8004ab4:	0030      	movs	r0, r6
 8004ab6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ab8:	89ab      	ldrh	r3, [r5, #12]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d908      	bls.n	8004ad0 <_fwalk_sglue+0x34>
 8004abe:	220e      	movs	r2, #14
 8004ac0:	5eab      	ldrsh	r3, [r5, r2]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	d004      	beq.n	8004ad0 <_fwalk_sglue+0x34>
 8004ac6:	0029      	movs	r1, r5
 8004ac8:	9800      	ldr	r0, [sp, #0]
 8004aca:	9b01      	ldr	r3, [sp, #4]
 8004acc:	4798      	blx	r3
 8004ace:	4306      	orrs	r6, r0
 8004ad0:	3568      	adds	r5, #104	@ 0x68
 8004ad2:	e7ea      	b.n	8004aaa <_fwalk_sglue+0xe>

08004ad4 <iprintf>:
 8004ad4:	b40f      	push	{r0, r1, r2, r3}
 8004ad6:	b507      	push	{r0, r1, r2, lr}
 8004ad8:	4905      	ldr	r1, [pc, #20]	@ (8004af0 <iprintf+0x1c>)
 8004ada:	ab04      	add	r3, sp, #16
 8004adc:	6808      	ldr	r0, [r1, #0]
 8004ade:	cb04      	ldmia	r3!, {r2}
 8004ae0:	6881      	ldr	r1, [r0, #8]
 8004ae2:	9301      	str	r3, [sp, #4]
 8004ae4:	f000 fc82 	bl	80053ec <_vfiprintf_r>
 8004ae8:	b003      	add	sp, #12
 8004aea:	bc08      	pop	{r3}
 8004aec:	b004      	add	sp, #16
 8004aee:	4718      	bx	r3
 8004af0:	20000020 	.word	0x20000020

08004af4 <_puts_r>:
 8004af4:	6a03      	ldr	r3, [r0, #32]
 8004af6:	b570      	push	{r4, r5, r6, lr}
 8004af8:	0005      	movs	r5, r0
 8004afa:	000e      	movs	r6, r1
 8004afc:	6884      	ldr	r4, [r0, #8]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <_puts_r+0x12>
 8004b02:	f7ff ffb3 	bl	8004a6c <__sinit>
 8004b06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b08:	07db      	lsls	r3, r3, #31
 8004b0a:	d405      	bmi.n	8004b18 <_puts_r+0x24>
 8004b0c:	89a3      	ldrh	r3, [r4, #12]
 8004b0e:	059b      	lsls	r3, r3, #22
 8004b10:	d402      	bmi.n	8004b18 <_puts_r+0x24>
 8004b12:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b14:	f000 f9dd 	bl	8004ed2 <__retarget_lock_acquire_recursive>
 8004b18:	89a3      	ldrh	r3, [r4, #12]
 8004b1a:	071b      	lsls	r3, r3, #28
 8004b1c:	d502      	bpl.n	8004b24 <_puts_r+0x30>
 8004b1e:	6923      	ldr	r3, [r4, #16]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d11f      	bne.n	8004b64 <_puts_r+0x70>
 8004b24:	0021      	movs	r1, r4
 8004b26:	0028      	movs	r0, r5
 8004b28:	f000 f8f4 	bl	8004d14 <__swsetup_r>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	d019      	beq.n	8004b64 <_puts_r+0x70>
 8004b30:	2501      	movs	r5, #1
 8004b32:	426d      	negs	r5, r5
 8004b34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b36:	07db      	lsls	r3, r3, #31
 8004b38:	d405      	bmi.n	8004b46 <_puts_r+0x52>
 8004b3a:	89a3      	ldrh	r3, [r4, #12]
 8004b3c:	059b      	lsls	r3, r3, #22
 8004b3e:	d402      	bmi.n	8004b46 <_puts_r+0x52>
 8004b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b42:	f000 f9c7 	bl	8004ed4 <__retarget_lock_release_recursive>
 8004b46:	0028      	movs	r0, r5
 8004b48:	bd70      	pop	{r4, r5, r6, pc}
 8004b4a:	3601      	adds	r6, #1
 8004b4c:	60a3      	str	r3, [r4, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	da04      	bge.n	8004b5c <_puts_r+0x68>
 8004b52:	69a2      	ldr	r2, [r4, #24]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	dc16      	bgt.n	8004b86 <_puts_r+0x92>
 8004b58:	290a      	cmp	r1, #10
 8004b5a:	d014      	beq.n	8004b86 <_puts_r+0x92>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	1c5a      	adds	r2, r3, #1
 8004b60:	6022      	str	r2, [r4, #0]
 8004b62:	7019      	strb	r1, [r3, #0]
 8004b64:	68a3      	ldr	r3, [r4, #8]
 8004b66:	7831      	ldrb	r1, [r6, #0]
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	2900      	cmp	r1, #0
 8004b6c:	d1ed      	bne.n	8004b4a <_puts_r+0x56>
 8004b6e:	60a3      	str	r3, [r4, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	da0f      	bge.n	8004b94 <_puts_r+0xa0>
 8004b74:	0022      	movs	r2, r4
 8004b76:	0028      	movs	r0, r5
 8004b78:	310a      	adds	r1, #10
 8004b7a:	f000 f889 	bl	8004c90 <__swbuf_r>
 8004b7e:	3001      	adds	r0, #1
 8004b80:	d0d6      	beq.n	8004b30 <_puts_r+0x3c>
 8004b82:	250a      	movs	r5, #10
 8004b84:	e7d6      	b.n	8004b34 <_puts_r+0x40>
 8004b86:	0022      	movs	r2, r4
 8004b88:	0028      	movs	r0, r5
 8004b8a:	f000 f881 	bl	8004c90 <__swbuf_r>
 8004b8e:	3001      	adds	r0, #1
 8004b90:	d1e8      	bne.n	8004b64 <_puts_r+0x70>
 8004b92:	e7cd      	b.n	8004b30 <_puts_r+0x3c>
 8004b94:	6823      	ldr	r3, [r4, #0]
 8004b96:	1c5a      	adds	r2, r3, #1
 8004b98:	6022      	str	r2, [r4, #0]
 8004b9a:	220a      	movs	r2, #10
 8004b9c:	701a      	strb	r2, [r3, #0]
 8004b9e:	e7f0      	b.n	8004b82 <_puts_r+0x8e>

08004ba0 <puts>:
 8004ba0:	b510      	push	{r4, lr}
 8004ba2:	4b03      	ldr	r3, [pc, #12]	@ (8004bb0 <puts+0x10>)
 8004ba4:	0001      	movs	r1, r0
 8004ba6:	6818      	ldr	r0, [r3, #0]
 8004ba8:	f7ff ffa4 	bl	8004af4 <_puts_r>
 8004bac:	bd10      	pop	{r4, pc}
 8004bae:	46c0      	nop			@ (mov r8, r8)
 8004bb0:	20000020 	.word	0x20000020

08004bb4 <siprintf>:
 8004bb4:	b40e      	push	{r1, r2, r3}
 8004bb6:	b510      	push	{r4, lr}
 8004bb8:	2400      	movs	r4, #0
 8004bba:	490c      	ldr	r1, [pc, #48]	@ (8004bec <siprintf+0x38>)
 8004bbc:	b09d      	sub	sp, #116	@ 0x74
 8004bbe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004bc0:	9002      	str	r0, [sp, #8]
 8004bc2:	9006      	str	r0, [sp, #24]
 8004bc4:	9107      	str	r1, [sp, #28]
 8004bc6:	9104      	str	r1, [sp, #16]
 8004bc8:	4809      	ldr	r0, [pc, #36]	@ (8004bf0 <siprintf+0x3c>)
 8004bca:	490a      	ldr	r1, [pc, #40]	@ (8004bf4 <siprintf+0x40>)
 8004bcc:	cb04      	ldmia	r3!, {r2}
 8004bce:	9105      	str	r1, [sp, #20]
 8004bd0:	6800      	ldr	r0, [r0, #0]
 8004bd2:	a902      	add	r1, sp, #8
 8004bd4:	9301      	str	r3, [sp, #4]
 8004bd6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004bd8:	f000 fae2 	bl	80051a0 <_svfiprintf_r>
 8004bdc:	9b02      	ldr	r3, [sp, #8]
 8004bde:	701c      	strb	r4, [r3, #0]
 8004be0:	b01d      	add	sp, #116	@ 0x74
 8004be2:	bc10      	pop	{r4}
 8004be4:	bc08      	pop	{r3}
 8004be6:	b003      	add	sp, #12
 8004be8:	4718      	bx	r3
 8004bea:	46c0      	nop			@ (mov r8, r8)
 8004bec:	7fffffff 	.word	0x7fffffff
 8004bf0:	20000020 	.word	0x20000020
 8004bf4:	ffff0208 	.word	0xffff0208

08004bf8 <__sread>:
 8004bf8:	b570      	push	{r4, r5, r6, lr}
 8004bfa:	000c      	movs	r4, r1
 8004bfc:	250e      	movs	r5, #14
 8004bfe:	5f49      	ldrsh	r1, [r1, r5]
 8004c00:	f000 f914 	bl	8004e2c <_read_r>
 8004c04:	2800      	cmp	r0, #0
 8004c06:	db03      	blt.n	8004c10 <__sread+0x18>
 8004c08:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004c0a:	181b      	adds	r3, r3, r0
 8004c0c:	6563      	str	r3, [r4, #84]	@ 0x54
 8004c0e:	bd70      	pop	{r4, r5, r6, pc}
 8004c10:	89a3      	ldrh	r3, [r4, #12]
 8004c12:	4a02      	ldr	r2, [pc, #8]	@ (8004c1c <__sread+0x24>)
 8004c14:	4013      	ands	r3, r2
 8004c16:	81a3      	strh	r3, [r4, #12]
 8004c18:	e7f9      	b.n	8004c0e <__sread+0x16>
 8004c1a:	46c0      	nop			@ (mov r8, r8)
 8004c1c:	ffffefff 	.word	0xffffefff

08004c20 <__swrite>:
 8004c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c22:	001f      	movs	r7, r3
 8004c24:	898b      	ldrh	r3, [r1, #12]
 8004c26:	0005      	movs	r5, r0
 8004c28:	000c      	movs	r4, r1
 8004c2a:	0016      	movs	r6, r2
 8004c2c:	05db      	lsls	r3, r3, #23
 8004c2e:	d505      	bpl.n	8004c3c <__swrite+0x1c>
 8004c30:	230e      	movs	r3, #14
 8004c32:	5ec9      	ldrsh	r1, [r1, r3]
 8004c34:	2200      	movs	r2, #0
 8004c36:	2302      	movs	r3, #2
 8004c38:	f000 f8e4 	bl	8004e04 <_lseek_r>
 8004c3c:	89a3      	ldrh	r3, [r4, #12]
 8004c3e:	4a05      	ldr	r2, [pc, #20]	@ (8004c54 <__swrite+0x34>)
 8004c40:	0028      	movs	r0, r5
 8004c42:	4013      	ands	r3, r2
 8004c44:	81a3      	strh	r3, [r4, #12]
 8004c46:	0032      	movs	r2, r6
 8004c48:	230e      	movs	r3, #14
 8004c4a:	5ee1      	ldrsh	r1, [r4, r3]
 8004c4c:	003b      	movs	r3, r7
 8004c4e:	f000 f901 	bl	8004e54 <_write_r>
 8004c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c54:	ffffefff 	.word	0xffffefff

08004c58 <__sseek>:
 8004c58:	b570      	push	{r4, r5, r6, lr}
 8004c5a:	000c      	movs	r4, r1
 8004c5c:	250e      	movs	r5, #14
 8004c5e:	5f49      	ldrsh	r1, [r1, r5]
 8004c60:	f000 f8d0 	bl	8004e04 <_lseek_r>
 8004c64:	89a3      	ldrh	r3, [r4, #12]
 8004c66:	1c42      	adds	r2, r0, #1
 8004c68:	d103      	bne.n	8004c72 <__sseek+0x1a>
 8004c6a:	4a05      	ldr	r2, [pc, #20]	@ (8004c80 <__sseek+0x28>)
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	81a3      	strh	r3, [r4, #12]
 8004c70:	bd70      	pop	{r4, r5, r6, pc}
 8004c72:	2280      	movs	r2, #128	@ 0x80
 8004c74:	0152      	lsls	r2, r2, #5
 8004c76:	4313      	orrs	r3, r2
 8004c78:	81a3      	strh	r3, [r4, #12]
 8004c7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8004c7c:	e7f8      	b.n	8004c70 <__sseek+0x18>
 8004c7e:	46c0      	nop			@ (mov r8, r8)
 8004c80:	ffffefff 	.word	0xffffefff

08004c84 <__sclose>:
 8004c84:	b510      	push	{r4, lr}
 8004c86:	230e      	movs	r3, #14
 8004c88:	5ec9      	ldrsh	r1, [r1, r3]
 8004c8a:	f000 f8a9 	bl	8004de0 <_close_r>
 8004c8e:	bd10      	pop	{r4, pc}

08004c90 <__swbuf_r>:
 8004c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c92:	0006      	movs	r6, r0
 8004c94:	000d      	movs	r5, r1
 8004c96:	0014      	movs	r4, r2
 8004c98:	2800      	cmp	r0, #0
 8004c9a:	d004      	beq.n	8004ca6 <__swbuf_r+0x16>
 8004c9c:	6a03      	ldr	r3, [r0, #32]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <__swbuf_r+0x16>
 8004ca2:	f7ff fee3 	bl	8004a6c <__sinit>
 8004ca6:	69a3      	ldr	r3, [r4, #24]
 8004ca8:	60a3      	str	r3, [r4, #8]
 8004caa:	89a3      	ldrh	r3, [r4, #12]
 8004cac:	071b      	lsls	r3, r3, #28
 8004cae:	d502      	bpl.n	8004cb6 <__swbuf_r+0x26>
 8004cb0:	6923      	ldr	r3, [r4, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d109      	bne.n	8004cca <__swbuf_r+0x3a>
 8004cb6:	0021      	movs	r1, r4
 8004cb8:	0030      	movs	r0, r6
 8004cba:	f000 f82b 	bl	8004d14 <__swsetup_r>
 8004cbe:	2800      	cmp	r0, #0
 8004cc0:	d003      	beq.n	8004cca <__swbuf_r+0x3a>
 8004cc2:	2501      	movs	r5, #1
 8004cc4:	426d      	negs	r5, r5
 8004cc6:	0028      	movs	r0, r5
 8004cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cca:	6923      	ldr	r3, [r4, #16]
 8004ccc:	6820      	ldr	r0, [r4, #0]
 8004cce:	b2ef      	uxtb	r7, r5
 8004cd0:	1ac0      	subs	r0, r0, r3
 8004cd2:	6963      	ldr	r3, [r4, #20]
 8004cd4:	b2ed      	uxtb	r5, r5
 8004cd6:	4283      	cmp	r3, r0
 8004cd8:	dc05      	bgt.n	8004ce6 <__swbuf_r+0x56>
 8004cda:	0021      	movs	r1, r4
 8004cdc:	0030      	movs	r0, r6
 8004cde:	f000 fea3 	bl	8005a28 <_fflush_r>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	d1ed      	bne.n	8004cc2 <__swbuf_r+0x32>
 8004ce6:	68a3      	ldr	r3, [r4, #8]
 8004ce8:	3001      	adds	r0, #1
 8004cea:	3b01      	subs	r3, #1
 8004cec:	60a3      	str	r3, [r4, #8]
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	6022      	str	r2, [r4, #0]
 8004cf4:	701f      	strb	r7, [r3, #0]
 8004cf6:	6963      	ldr	r3, [r4, #20]
 8004cf8:	4283      	cmp	r3, r0
 8004cfa:	d004      	beq.n	8004d06 <__swbuf_r+0x76>
 8004cfc:	89a3      	ldrh	r3, [r4, #12]
 8004cfe:	07db      	lsls	r3, r3, #31
 8004d00:	d5e1      	bpl.n	8004cc6 <__swbuf_r+0x36>
 8004d02:	2d0a      	cmp	r5, #10
 8004d04:	d1df      	bne.n	8004cc6 <__swbuf_r+0x36>
 8004d06:	0021      	movs	r1, r4
 8004d08:	0030      	movs	r0, r6
 8004d0a:	f000 fe8d 	bl	8005a28 <_fflush_r>
 8004d0e:	2800      	cmp	r0, #0
 8004d10:	d0d9      	beq.n	8004cc6 <__swbuf_r+0x36>
 8004d12:	e7d6      	b.n	8004cc2 <__swbuf_r+0x32>

08004d14 <__swsetup_r>:
 8004d14:	4b2d      	ldr	r3, [pc, #180]	@ (8004dcc <__swsetup_r+0xb8>)
 8004d16:	b570      	push	{r4, r5, r6, lr}
 8004d18:	0005      	movs	r5, r0
 8004d1a:	6818      	ldr	r0, [r3, #0]
 8004d1c:	000c      	movs	r4, r1
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d004      	beq.n	8004d2c <__swsetup_r+0x18>
 8004d22:	6a03      	ldr	r3, [r0, #32]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <__swsetup_r+0x18>
 8004d28:	f7ff fea0 	bl	8004a6c <__sinit>
 8004d2c:	220c      	movs	r2, #12
 8004d2e:	5ea3      	ldrsh	r3, [r4, r2]
 8004d30:	071a      	lsls	r2, r3, #28
 8004d32:	d423      	bmi.n	8004d7c <__swsetup_r+0x68>
 8004d34:	06da      	lsls	r2, r3, #27
 8004d36:	d407      	bmi.n	8004d48 <__swsetup_r+0x34>
 8004d38:	2209      	movs	r2, #9
 8004d3a:	602a      	str	r2, [r5, #0]
 8004d3c:	2240      	movs	r2, #64	@ 0x40
 8004d3e:	2001      	movs	r0, #1
 8004d40:	4313      	orrs	r3, r2
 8004d42:	81a3      	strh	r3, [r4, #12]
 8004d44:	4240      	negs	r0, r0
 8004d46:	e03a      	b.n	8004dbe <__swsetup_r+0xaa>
 8004d48:	075b      	lsls	r3, r3, #29
 8004d4a:	d513      	bpl.n	8004d74 <__swsetup_r+0x60>
 8004d4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d4e:	2900      	cmp	r1, #0
 8004d50:	d008      	beq.n	8004d64 <__swsetup_r+0x50>
 8004d52:	0023      	movs	r3, r4
 8004d54:	3344      	adds	r3, #68	@ 0x44
 8004d56:	4299      	cmp	r1, r3
 8004d58:	d002      	beq.n	8004d60 <__swsetup_r+0x4c>
 8004d5a:	0028      	movs	r0, r5
 8004d5c:	f000 f8c4 	bl	8004ee8 <_free_r>
 8004d60:	2300      	movs	r3, #0
 8004d62:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d64:	2224      	movs	r2, #36	@ 0x24
 8004d66:	89a3      	ldrh	r3, [r4, #12]
 8004d68:	4393      	bics	r3, r2
 8004d6a:	81a3      	strh	r3, [r4, #12]
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	6063      	str	r3, [r4, #4]
 8004d70:	6923      	ldr	r3, [r4, #16]
 8004d72:	6023      	str	r3, [r4, #0]
 8004d74:	2308      	movs	r3, #8
 8004d76:	89a2      	ldrh	r2, [r4, #12]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	81a3      	strh	r3, [r4, #12]
 8004d7c:	6923      	ldr	r3, [r4, #16]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10b      	bne.n	8004d9a <__swsetup_r+0x86>
 8004d82:	21a0      	movs	r1, #160	@ 0xa0
 8004d84:	2280      	movs	r2, #128	@ 0x80
 8004d86:	89a3      	ldrh	r3, [r4, #12]
 8004d88:	0089      	lsls	r1, r1, #2
 8004d8a:	0092      	lsls	r2, r2, #2
 8004d8c:	400b      	ands	r3, r1
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d003      	beq.n	8004d9a <__swsetup_r+0x86>
 8004d92:	0021      	movs	r1, r4
 8004d94:	0028      	movs	r0, r5
 8004d96:	f000 fe9d 	bl	8005ad4 <__smakebuf_r>
 8004d9a:	220c      	movs	r2, #12
 8004d9c:	5ea3      	ldrsh	r3, [r4, r2]
 8004d9e:	2101      	movs	r1, #1
 8004da0:	001a      	movs	r2, r3
 8004da2:	400a      	ands	r2, r1
 8004da4:	420b      	tst	r3, r1
 8004da6:	d00b      	beq.n	8004dc0 <__swsetup_r+0xac>
 8004da8:	2200      	movs	r2, #0
 8004daa:	60a2      	str	r2, [r4, #8]
 8004dac:	6962      	ldr	r2, [r4, #20]
 8004dae:	4252      	negs	r2, r2
 8004db0:	61a2      	str	r2, [r4, #24]
 8004db2:	2000      	movs	r0, #0
 8004db4:	6922      	ldr	r2, [r4, #16]
 8004db6:	4282      	cmp	r2, r0
 8004db8:	d101      	bne.n	8004dbe <__swsetup_r+0xaa>
 8004dba:	061a      	lsls	r2, r3, #24
 8004dbc:	d4be      	bmi.n	8004d3c <__swsetup_r+0x28>
 8004dbe:	bd70      	pop	{r4, r5, r6, pc}
 8004dc0:	0799      	lsls	r1, r3, #30
 8004dc2:	d400      	bmi.n	8004dc6 <__swsetup_r+0xb2>
 8004dc4:	6962      	ldr	r2, [r4, #20]
 8004dc6:	60a2      	str	r2, [r4, #8]
 8004dc8:	e7f3      	b.n	8004db2 <__swsetup_r+0x9e>
 8004dca:	46c0      	nop			@ (mov r8, r8)
 8004dcc:	20000020 	.word	0x20000020

08004dd0 <memset>:
 8004dd0:	0003      	movs	r3, r0
 8004dd2:	1882      	adds	r2, r0, r2
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d100      	bne.n	8004dda <memset+0xa>
 8004dd8:	4770      	bx	lr
 8004dda:	7019      	strb	r1, [r3, #0]
 8004ddc:	3301      	adds	r3, #1
 8004dde:	e7f9      	b.n	8004dd4 <memset+0x4>

08004de0 <_close_r>:
 8004de0:	2300      	movs	r3, #0
 8004de2:	b570      	push	{r4, r5, r6, lr}
 8004de4:	4d06      	ldr	r5, [pc, #24]	@ (8004e00 <_close_r+0x20>)
 8004de6:	0004      	movs	r4, r0
 8004de8:	0008      	movs	r0, r1
 8004dea:	602b      	str	r3, [r5, #0]
 8004dec:	f7fc f8a4 	bl	8000f38 <_close>
 8004df0:	1c43      	adds	r3, r0, #1
 8004df2:	d103      	bne.n	8004dfc <_close_r+0x1c>
 8004df4:	682b      	ldr	r3, [r5, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d000      	beq.n	8004dfc <_close_r+0x1c>
 8004dfa:	6023      	str	r3, [r4, #0]
 8004dfc:	bd70      	pop	{r4, r5, r6, pc}
 8004dfe:	46c0      	nop			@ (mov r8, r8)
 8004e00:	20000808 	.word	0x20000808

08004e04 <_lseek_r>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	0004      	movs	r4, r0
 8004e08:	0008      	movs	r0, r1
 8004e0a:	0011      	movs	r1, r2
 8004e0c:	001a      	movs	r2, r3
 8004e0e:	2300      	movs	r3, #0
 8004e10:	4d05      	ldr	r5, [pc, #20]	@ (8004e28 <_lseek_r+0x24>)
 8004e12:	602b      	str	r3, [r5, #0]
 8004e14:	f7fc f89a 	bl	8000f4c <_lseek>
 8004e18:	1c43      	adds	r3, r0, #1
 8004e1a:	d103      	bne.n	8004e24 <_lseek_r+0x20>
 8004e1c:	682b      	ldr	r3, [r5, #0]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d000      	beq.n	8004e24 <_lseek_r+0x20>
 8004e22:	6023      	str	r3, [r4, #0]
 8004e24:	bd70      	pop	{r4, r5, r6, pc}
 8004e26:	46c0      	nop			@ (mov r8, r8)
 8004e28:	20000808 	.word	0x20000808

08004e2c <_read_r>:
 8004e2c:	b570      	push	{r4, r5, r6, lr}
 8004e2e:	0004      	movs	r4, r0
 8004e30:	0008      	movs	r0, r1
 8004e32:	0011      	movs	r1, r2
 8004e34:	001a      	movs	r2, r3
 8004e36:	2300      	movs	r3, #0
 8004e38:	4d05      	ldr	r5, [pc, #20]	@ (8004e50 <_read_r+0x24>)
 8004e3a:	602b      	str	r3, [r5, #0]
 8004e3c:	f7fc f861 	bl	8000f02 <_read>
 8004e40:	1c43      	adds	r3, r0, #1
 8004e42:	d103      	bne.n	8004e4c <_read_r+0x20>
 8004e44:	682b      	ldr	r3, [r5, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d000      	beq.n	8004e4c <_read_r+0x20>
 8004e4a:	6023      	str	r3, [r4, #0]
 8004e4c:	bd70      	pop	{r4, r5, r6, pc}
 8004e4e:	46c0      	nop			@ (mov r8, r8)
 8004e50:	20000808 	.word	0x20000808

08004e54 <_write_r>:
 8004e54:	b570      	push	{r4, r5, r6, lr}
 8004e56:	0004      	movs	r4, r0
 8004e58:	0008      	movs	r0, r1
 8004e5a:	0011      	movs	r1, r2
 8004e5c:	001a      	movs	r2, r3
 8004e5e:	2300      	movs	r3, #0
 8004e60:	4d05      	ldr	r5, [pc, #20]	@ (8004e78 <_write_r+0x24>)
 8004e62:	602b      	str	r3, [r5, #0]
 8004e64:	f7fc f85a 	bl	8000f1c <_write>
 8004e68:	1c43      	adds	r3, r0, #1
 8004e6a:	d103      	bne.n	8004e74 <_write_r+0x20>
 8004e6c:	682b      	ldr	r3, [r5, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d000      	beq.n	8004e74 <_write_r+0x20>
 8004e72:	6023      	str	r3, [r4, #0]
 8004e74:	bd70      	pop	{r4, r5, r6, pc}
 8004e76:	46c0      	nop			@ (mov r8, r8)
 8004e78:	20000808 	.word	0x20000808

08004e7c <__errno>:
 8004e7c:	4b01      	ldr	r3, [pc, #4]	@ (8004e84 <__errno+0x8>)
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	4770      	bx	lr
 8004e82:	46c0      	nop			@ (mov r8, r8)
 8004e84:	20000020 	.word	0x20000020

08004e88 <__libc_init_array>:
 8004e88:	b570      	push	{r4, r5, r6, lr}
 8004e8a:	2600      	movs	r6, #0
 8004e8c:	4c0c      	ldr	r4, [pc, #48]	@ (8004ec0 <__libc_init_array+0x38>)
 8004e8e:	4d0d      	ldr	r5, [pc, #52]	@ (8004ec4 <__libc_init_array+0x3c>)
 8004e90:	1b64      	subs	r4, r4, r5
 8004e92:	10a4      	asrs	r4, r4, #2
 8004e94:	42a6      	cmp	r6, r4
 8004e96:	d109      	bne.n	8004eac <__libc_init_array+0x24>
 8004e98:	2600      	movs	r6, #0
 8004e9a:	f000 fee9 	bl	8005c70 <_init>
 8004e9e:	4c0a      	ldr	r4, [pc, #40]	@ (8004ec8 <__libc_init_array+0x40>)
 8004ea0:	4d0a      	ldr	r5, [pc, #40]	@ (8004ecc <__libc_init_array+0x44>)
 8004ea2:	1b64      	subs	r4, r4, r5
 8004ea4:	10a4      	asrs	r4, r4, #2
 8004ea6:	42a6      	cmp	r6, r4
 8004ea8:	d105      	bne.n	8004eb6 <__libc_init_array+0x2e>
 8004eaa:	bd70      	pop	{r4, r5, r6, pc}
 8004eac:	00b3      	lsls	r3, r6, #2
 8004eae:	58eb      	ldr	r3, [r5, r3]
 8004eb0:	4798      	blx	r3
 8004eb2:	3601      	adds	r6, #1
 8004eb4:	e7ee      	b.n	8004e94 <__libc_init_array+0xc>
 8004eb6:	00b3      	lsls	r3, r6, #2
 8004eb8:	58eb      	ldr	r3, [r5, r3]
 8004eba:	4798      	blx	r3
 8004ebc:	3601      	adds	r6, #1
 8004ebe:	e7f2      	b.n	8004ea6 <__libc_init_array+0x1e>
 8004ec0:	080071c4 	.word	0x080071c4
 8004ec4:	080071c4 	.word	0x080071c4
 8004ec8:	080071c8 	.word	0x080071c8
 8004ecc:	080071c4 	.word	0x080071c4

08004ed0 <__retarget_lock_init_recursive>:
 8004ed0:	4770      	bx	lr

08004ed2 <__retarget_lock_acquire_recursive>:
 8004ed2:	4770      	bx	lr

08004ed4 <__retarget_lock_release_recursive>:
 8004ed4:	4770      	bx	lr

08004ed6 <memcpy>:
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	b510      	push	{r4, lr}
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d100      	bne.n	8004ee0 <memcpy+0xa>
 8004ede:	bd10      	pop	{r4, pc}
 8004ee0:	5ccc      	ldrb	r4, [r1, r3]
 8004ee2:	54c4      	strb	r4, [r0, r3]
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	e7f8      	b.n	8004eda <memcpy+0x4>

08004ee8 <_free_r>:
 8004ee8:	b570      	push	{r4, r5, r6, lr}
 8004eea:	0005      	movs	r5, r0
 8004eec:	1e0c      	subs	r4, r1, #0
 8004eee:	d010      	beq.n	8004f12 <_free_r+0x2a>
 8004ef0:	3c04      	subs	r4, #4
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	da00      	bge.n	8004efa <_free_r+0x12>
 8004ef8:	18e4      	adds	r4, r4, r3
 8004efa:	0028      	movs	r0, r5
 8004efc:	f000 f8e0 	bl	80050c0 <__malloc_lock>
 8004f00:	4a1d      	ldr	r2, [pc, #116]	@ (8004f78 <_free_r+0x90>)
 8004f02:	6813      	ldr	r3, [r2, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d105      	bne.n	8004f14 <_free_r+0x2c>
 8004f08:	6063      	str	r3, [r4, #4]
 8004f0a:	6014      	str	r4, [r2, #0]
 8004f0c:	0028      	movs	r0, r5
 8004f0e:	f000 f8df 	bl	80050d0 <__malloc_unlock>
 8004f12:	bd70      	pop	{r4, r5, r6, pc}
 8004f14:	42a3      	cmp	r3, r4
 8004f16:	d908      	bls.n	8004f2a <_free_r+0x42>
 8004f18:	6820      	ldr	r0, [r4, #0]
 8004f1a:	1821      	adds	r1, r4, r0
 8004f1c:	428b      	cmp	r3, r1
 8004f1e:	d1f3      	bne.n	8004f08 <_free_r+0x20>
 8004f20:	6819      	ldr	r1, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	1809      	adds	r1, r1, r0
 8004f26:	6021      	str	r1, [r4, #0]
 8004f28:	e7ee      	b.n	8004f08 <_free_r+0x20>
 8004f2a:	001a      	movs	r2, r3
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <_free_r+0x4e>
 8004f32:	42a3      	cmp	r3, r4
 8004f34:	d9f9      	bls.n	8004f2a <_free_r+0x42>
 8004f36:	6811      	ldr	r1, [r2, #0]
 8004f38:	1850      	adds	r0, r2, r1
 8004f3a:	42a0      	cmp	r0, r4
 8004f3c:	d10b      	bne.n	8004f56 <_free_r+0x6e>
 8004f3e:	6820      	ldr	r0, [r4, #0]
 8004f40:	1809      	adds	r1, r1, r0
 8004f42:	1850      	adds	r0, r2, r1
 8004f44:	6011      	str	r1, [r2, #0]
 8004f46:	4283      	cmp	r3, r0
 8004f48:	d1e0      	bne.n	8004f0c <_free_r+0x24>
 8004f4a:	6818      	ldr	r0, [r3, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	1841      	adds	r1, r0, r1
 8004f50:	6011      	str	r1, [r2, #0]
 8004f52:	6053      	str	r3, [r2, #4]
 8004f54:	e7da      	b.n	8004f0c <_free_r+0x24>
 8004f56:	42a0      	cmp	r0, r4
 8004f58:	d902      	bls.n	8004f60 <_free_r+0x78>
 8004f5a:	230c      	movs	r3, #12
 8004f5c:	602b      	str	r3, [r5, #0]
 8004f5e:	e7d5      	b.n	8004f0c <_free_r+0x24>
 8004f60:	6820      	ldr	r0, [r4, #0]
 8004f62:	1821      	adds	r1, r4, r0
 8004f64:	428b      	cmp	r3, r1
 8004f66:	d103      	bne.n	8004f70 <_free_r+0x88>
 8004f68:	6819      	ldr	r1, [r3, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	1809      	adds	r1, r1, r0
 8004f6e:	6021      	str	r1, [r4, #0]
 8004f70:	6063      	str	r3, [r4, #4]
 8004f72:	6054      	str	r4, [r2, #4]
 8004f74:	e7ca      	b.n	8004f0c <_free_r+0x24>
 8004f76:	46c0      	nop			@ (mov r8, r8)
 8004f78:	20000814 	.word	0x20000814

08004f7c <sbrk_aligned>:
 8004f7c:	b570      	push	{r4, r5, r6, lr}
 8004f7e:	4e0f      	ldr	r6, [pc, #60]	@ (8004fbc <sbrk_aligned+0x40>)
 8004f80:	000d      	movs	r5, r1
 8004f82:	6831      	ldr	r1, [r6, #0]
 8004f84:	0004      	movs	r4, r0
 8004f86:	2900      	cmp	r1, #0
 8004f88:	d102      	bne.n	8004f90 <sbrk_aligned+0x14>
 8004f8a:	f000 fe1b 	bl	8005bc4 <_sbrk_r>
 8004f8e:	6030      	str	r0, [r6, #0]
 8004f90:	0029      	movs	r1, r5
 8004f92:	0020      	movs	r0, r4
 8004f94:	f000 fe16 	bl	8005bc4 <_sbrk_r>
 8004f98:	1c43      	adds	r3, r0, #1
 8004f9a:	d103      	bne.n	8004fa4 <sbrk_aligned+0x28>
 8004f9c:	2501      	movs	r5, #1
 8004f9e:	426d      	negs	r5, r5
 8004fa0:	0028      	movs	r0, r5
 8004fa2:	bd70      	pop	{r4, r5, r6, pc}
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	1cc5      	adds	r5, r0, #3
 8004fa8:	439d      	bics	r5, r3
 8004faa:	42a8      	cmp	r0, r5
 8004fac:	d0f8      	beq.n	8004fa0 <sbrk_aligned+0x24>
 8004fae:	1a29      	subs	r1, r5, r0
 8004fb0:	0020      	movs	r0, r4
 8004fb2:	f000 fe07 	bl	8005bc4 <_sbrk_r>
 8004fb6:	3001      	adds	r0, #1
 8004fb8:	d1f2      	bne.n	8004fa0 <sbrk_aligned+0x24>
 8004fba:	e7ef      	b.n	8004f9c <sbrk_aligned+0x20>
 8004fbc:	20000810 	.word	0x20000810

08004fc0 <_malloc_r>:
 8004fc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fc2:	2203      	movs	r2, #3
 8004fc4:	1ccb      	adds	r3, r1, #3
 8004fc6:	4393      	bics	r3, r2
 8004fc8:	3308      	adds	r3, #8
 8004fca:	0005      	movs	r5, r0
 8004fcc:	001f      	movs	r7, r3
 8004fce:	2b0c      	cmp	r3, #12
 8004fd0:	d234      	bcs.n	800503c <_malloc_r+0x7c>
 8004fd2:	270c      	movs	r7, #12
 8004fd4:	42b9      	cmp	r1, r7
 8004fd6:	d833      	bhi.n	8005040 <_malloc_r+0x80>
 8004fd8:	0028      	movs	r0, r5
 8004fda:	f000 f871 	bl	80050c0 <__malloc_lock>
 8004fde:	4e37      	ldr	r6, [pc, #220]	@ (80050bc <_malloc_r+0xfc>)
 8004fe0:	6833      	ldr	r3, [r6, #0]
 8004fe2:	001c      	movs	r4, r3
 8004fe4:	2c00      	cmp	r4, #0
 8004fe6:	d12f      	bne.n	8005048 <_malloc_r+0x88>
 8004fe8:	0039      	movs	r1, r7
 8004fea:	0028      	movs	r0, r5
 8004fec:	f7ff ffc6 	bl	8004f7c <sbrk_aligned>
 8004ff0:	0004      	movs	r4, r0
 8004ff2:	1c43      	adds	r3, r0, #1
 8004ff4:	d15f      	bne.n	80050b6 <_malloc_r+0xf6>
 8004ff6:	6834      	ldr	r4, [r6, #0]
 8004ff8:	9400      	str	r4, [sp, #0]
 8004ffa:	9b00      	ldr	r3, [sp, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d14a      	bne.n	8005096 <_malloc_r+0xd6>
 8005000:	2c00      	cmp	r4, #0
 8005002:	d052      	beq.n	80050aa <_malloc_r+0xea>
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	0028      	movs	r0, r5
 8005008:	18e3      	adds	r3, r4, r3
 800500a:	9900      	ldr	r1, [sp, #0]
 800500c:	9301      	str	r3, [sp, #4]
 800500e:	f000 fdd9 	bl	8005bc4 <_sbrk_r>
 8005012:	9b01      	ldr	r3, [sp, #4]
 8005014:	4283      	cmp	r3, r0
 8005016:	d148      	bne.n	80050aa <_malloc_r+0xea>
 8005018:	6823      	ldr	r3, [r4, #0]
 800501a:	0028      	movs	r0, r5
 800501c:	1aff      	subs	r7, r7, r3
 800501e:	0039      	movs	r1, r7
 8005020:	f7ff ffac 	bl	8004f7c <sbrk_aligned>
 8005024:	3001      	adds	r0, #1
 8005026:	d040      	beq.n	80050aa <_malloc_r+0xea>
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	19db      	adds	r3, r3, r7
 800502c:	6023      	str	r3, [r4, #0]
 800502e:	6833      	ldr	r3, [r6, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	2a00      	cmp	r2, #0
 8005034:	d133      	bne.n	800509e <_malloc_r+0xde>
 8005036:	9b00      	ldr	r3, [sp, #0]
 8005038:	6033      	str	r3, [r6, #0]
 800503a:	e019      	b.n	8005070 <_malloc_r+0xb0>
 800503c:	2b00      	cmp	r3, #0
 800503e:	dac9      	bge.n	8004fd4 <_malloc_r+0x14>
 8005040:	230c      	movs	r3, #12
 8005042:	602b      	str	r3, [r5, #0]
 8005044:	2000      	movs	r0, #0
 8005046:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005048:	6821      	ldr	r1, [r4, #0]
 800504a:	1bc9      	subs	r1, r1, r7
 800504c:	d420      	bmi.n	8005090 <_malloc_r+0xd0>
 800504e:	290b      	cmp	r1, #11
 8005050:	d90a      	bls.n	8005068 <_malloc_r+0xa8>
 8005052:	19e2      	adds	r2, r4, r7
 8005054:	6027      	str	r7, [r4, #0]
 8005056:	42a3      	cmp	r3, r4
 8005058:	d104      	bne.n	8005064 <_malloc_r+0xa4>
 800505a:	6032      	str	r2, [r6, #0]
 800505c:	6863      	ldr	r3, [r4, #4]
 800505e:	6011      	str	r1, [r2, #0]
 8005060:	6053      	str	r3, [r2, #4]
 8005062:	e005      	b.n	8005070 <_malloc_r+0xb0>
 8005064:	605a      	str	r2, [r3, #4]
 8005066:	e7f9      	b.n	800505c <_malloc_r+0x9c>
 8005068:	6862      	ldr	r2, [r4, #4]
 800506a:	42a3      	cmp	r3, r4
 800506c:	d10e      	bne.n	800508c <_malloc_r+0xcc>
 800506e:	6032      	str	r2, [r6, #0]
 8005070:	0028      	movs	r0, r5
 8005072:	f000 f82d 	bl	80050d0 <__malloc_unlock>
 8005076:	0020      	movs	r0, r4
 8005078:	2207      	movs	r2, #7
 800507a:	300b      	adds	r0, #11
 800507c:	1d23      	adds	r3, r4, #4
 800507e:	4390      	bics	r0, r2
 8005080:	1ac2      	subs	r2, r0, r3
 8005082:	4298      	cmp	r0, r3
 8005084:	d0df      	beq.n	8005046 <_malloc_r+0x86>
 8005086:	1a1b      	subs	r3, r3, r0
 8005088:	50a3      	str	r3, [r4, r2]
 800508a:	e7dc      	b.n	8005046 <_malloc_r+0x86>
 800508c:	605a      	str	r2, [r3, #4]
 800508e:	e7ef      	b.n	8005070 <_malloc_r+0xb0>
 8005090:	0023      	movs	r3, r4
 8005092:	6864      	ldr	r4, [r4, #4]
 8005094:	e7a6      	b.n	8004fe4 <_malloc_r+0x24>
 8005096:	9c00      	ldr	r4, [sp, #0]
 8005098:	6863      	ldr	r3, [r4, #4]
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	e7ad      	b.n	8004ffa <_malloc_r+0x3a>
 800509e:	001a      	movs	r2, r3
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	42a3      	cmp	r3, r4
 80050a4:	d1fb      	bne.n	800509e <_malloc_r+0xde>
 80050a6:	2300      	movs	r3, #0
 80050a8:	e7da      	b.n	8005060 <_malloc_r+0xa0>
 80050aa:	230c      	movs	r3, #12
 80050ac:	0028      	movs	r0, r5
 80050ae:	602b      	str	r3, [r5, #0]
 80050b0:	f000 f80e 	bl	80050d0 <__malloc_unlock>
 80050b4:	e7c6      	b.n	8005044 <_malloc_r+0x84>
 80050b6:	6007      	str	r7, [r0, #0]
 80050b8:	e7da      	b.n	8005070 <_malloc_r+0xb0>
 80050ba:	46c0      	nop			@ (mov r8, r8)
 80050bc:	20000814 	.word	0x20000814

080050c0 <__malloc_lock>:
 80050c0:	b510      	push	{r4, lr}
 80050c2:	4802      	ldr	r0, [pc, #8]	@ (80050cc <__malloc_lock+0xc>)
 80050c4:	f7ff ff05 	bl	8004ed2 <__retarget_lock_acquire_recursive>
 80050c8:	bd10      	pop	{r4, pc}
 80050ca:	46c0      	nop			@ (mov r8, r8)
 80050cc:	2000080c 	.word	0x2000080c

080050d0 <__malloc_unlock>:
 80050d0:	b510      	push	{r4, lr}
 80050d2:	4802      	ldr	r0, [pc, #8]	@ (80050dc <__malloc_unlock+0xc>)
 80050d4:	f7ff fefe 	bl	8004ed4 <__retarget_lock_release_recursive>
 80050d8:	bd10      	pop	{r4, pc}
 80050da:	46c0      	nop			@ (mov r8, r8)
 80050dc:	2000080c 	.word	0x2000080c

080050e0 <__ssputs_r>:
 80050e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050e2:	688e      	ldr	r6, [r1, #8]
 80050e4:	b085      	sub	sp, #20
 80050e6:	001f      	movs	r7, r3
 80050e8:	000c      	movs	r4, r1
 80050ea:	680b      	ldr	r3, [r1, #0]
 80050ec:	9002      	str	r0, [sp, #8]
 80050ee:	9203      	str	r2, [sp, #12]
 80050f0:	42be      	cmp	r6, r7
 80050f2:	d830      	bhi.n	8005156 <__ssputs_r+0x76>
 80050f4:	210c      	movs	r1, #12
 80050f6:	5e62      	ldrsh	r2, [r4, r1]
 80050f8:	2190      	movs	r1, #144	@ 0x90
 80050fa:	00c9      	lsls	r1, r1, #3
 80050fc:	420a      	tst	r2, r1
 80050fe:	d028      	beq.n	8005152 <__ssputs_r+0x72>
 8005100:	2003      	movs	r0, #3
 8005102:	6921      	ldr	r1, [r4, #16]
 8005104:	1a5b      	subs	r3, r3, r1
 8005106:	9301      	str	r3, [sp, #4]
 8005108:	6963      	ldr	r3, [r4, #20]
 800510a:	4343      	muls	r3, r0
 800510c:	9801      	ldr	r0, [sp, #4]
 800510e:	0fdd      	lsrs	r5, r3, #31
 8005110:	18ed      	adds	r5, r5, r3
 8005112:	1c7b      	adds	r3, r7, #1
 8005114:	181b      	adds	r3, r3, r0
 8005116:	106d      	asrs	r5, r5, #1
 8005118:	42ab      	cmp	r3, r5
 800511a:	d900      	bls.n	800511e <__ssputs_r+0x3e>
 800511c:	001d      	movs	r5, r3
 800511e:	0552      	lsls	r2, r2, #21
 8005120:	d528      	bpl.n	8005174 <__ssputs_r+0x94>
 8005122:	0029      	movs	r1, r5
 8005124:	9802      	ldr	r0, [sp, #8]
 8005126:	f7ff ff4b 	bl	8004fc0 <_malloc_r>
 800512a:	1e06      	subs	r6, r0, #0
 800512c:	d02c      	beq.n	8005188 <__ssputs_r+0xa8>
 800512e:	9a01      	ldr	r2, [sp, #4]
 8005130:	6921      	ldr	r1, [r4, #16]
 8005132:	f7ff fed0 	bl	8004ed6 <memcpy>
 8005136:	89a2      	ldrh	r2, [r4, #12]
 8005138:	4b18      	ldr	r3, [pc, #96]	@ (800519c <__ssputs_r+0xbc>)
 800513a:	401a      	ands	r2, r3
 800513c:	2380      	movs	r3, #128	@ 0x80
 800513e:	4313      	orrs	r3, r2
 8005140:	81a3      	strh	r3, [r4, #12]
 8005142:	9b01      	ldr	r3, [sp, #4]
 8005144:	6126      	str	r6, [r4, #16]
 8005146:	18f6      	adds	r6, r6, r3
 8005148:	6026      	str	r6, [r4, #0]
 800514a:	003e      	movs	r6, r7
 800514c:	6165      	str	r5, [r4, #20]
 800514e:	1aed      	subs	r5, r5, r3
 8005150:	60a5      	str	r5, [r4, #8]
 8005152:	42be      	cmp	r6, r7
 8005154:	d900      	bls.n	8005158 <__ssputs_r+0x78>
 8005156:	003e      	movs	r6, r7
 8005158:	0032      	movs	r2, r6
 800515a:	9903      	ldr	r1, [sp, #12]
 800515c:	6820      	ldr	r0, [r4, #0]
 800515e:	f000 fcfa 	bl	8005b56 <memmove>
 8005162:	2000      	movs	r0, #0
 8005164:	68a3      	ldr	r3, [r4, #8]
 8005166:	1b9b      	subs	r3, r3, r6
 8005168:	60a3      	str	r3, [r4, #8]
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	199b      	adds	r3, r3, r6
 800516e:	6023      	str	r3, [r4, #0]
 8005170:	b005      	add	sp, #20
 8005172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005174:	002a      	movs	r2, r5
 8005176:	9802      	ldr	r0, [sp, #8]
 8005178:	f000 fd41 	bl	8005bfe <_realloc_r>
 800517c:	1e06      	subs	r6, r0, #0
 800517e:	d1e0      	bne.n	8005142 <__ssputs_r+0x62>
 8005180:	6921      	ldr	r1, [r4, #16]
 8005182:	9802      	ldr	r0, [sp, #8]
 8005184:	f7ff feb0 	bl	8004ee8 <_free_r>
 8005188:	230c      	movs	r3, #12
 800518a:	2001      	movs	r0, #1
 800518c:	9a02      	ldr	r2, [sp, #8]
 800518e:	4240      	negs	r0, r0
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	89a2      	ldrh	r2, [r4, #12]
 8005194:	3334      	adds	r3, #52	@ 0x34
 8005196:	4313      	orrs	r3, r2
 8005198:	81a3      	strh	r3, [r4, #12]
 800519a:	e7e9      	b.n	8005170 <__ssputs_r+0x90>
 800519c:	fffffb7f 	.word	0xfffffb7f

080051a0 <_svfiprintf_r>:
 80051a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051a2:	b0a1      	sub	sp, #132	@ 0x84
 80051a4:	9003      	str	r0, [sp, #12]
 80051a6:	001d      	movs	r5, r3
 80051a8:	898b      	ldrh	r3, [r1, #12]
 80051aa:	000f      	movs	r7, r1
 80051ac:	0016      	movs	r6, r2
 80051ae:	061b      	lsls	r3, r3, #24
 80051b0:	d511      	bpl.n	80051d6 <_svfiprintf_r+0x36>
 80051b2:	690b      	ldr	r3, [r1, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10e      	bne.n	80051d6 <_svfiprintf_r+0x36>
 80051b8:	2140      	movs	r1, #64	@ 0x40
 80051ba:	f7ff ff01 	bl	8004fc0 <_malloc_r>
 80051be:	6038      	str	r0, [r7, #0]
 80051c0:	6138      	str	r0, [r7, #16]
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d105      	bne.n	80051d2 <_svfiprintf_r+0x32>
 80051c6:	230c      	movs	r3, #12
 80051c8:	9a03      	ldr	r2, [sp, #12]
 80051ca:	6013      	str	r3, [r2, #0]
 80051cc:	2001      	movs	r0, #1
 80051ce:	4240      	negs	r0, r0
 80051d0:	e0cf      	b.n	8005372 <_svfiprintf_r+0x1d2>
 80051d2:	2340      	movs	r3, #64	@ 0x40
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	2300      	movs	r3, #0
 80051d8:	ac08      	add	r4, sp, #32
 80051da:	6163      	str	r3, [r4, #20]
 80051dc:	3320      	adds	r3, #32
 80051de:	7663      	strb	r3, [r4, #25]
 80051e0:	3310      	adds	r3, #16
 80051e2:	76a3      	strb	r3, [r4, #26]
 80051e4:	9507      	str	r5, [sp, #28]
 80051e6:	0035      	movs	r5, r6
 80051e8:	782b      	ldrb	r3, [r5, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <_svfiprintf_r+0x52>
 80051ee:	2b25      	cmp	r3, #37	@ 0x25
 80051f0:	d148      	bne.n	8005284 <_svfiprintf_r+0xe4>
 80051f2:	1bab      	subs	r3, r5, r6
 80051f4:	9305      	str	r3, [sp, #20]
 80051f6:	42b5      	cmp	r5, r6
 80051f8:	d00b      	beq.n	8005212 <_svfiprintf_r+0x72>
 80051fa:	0032      	movs	r2, r6
 80051fc:	0039      	movs	r1, r7
 80051fe:	9803      	ldr	r0, [sp, #12]
 8005200:	f7ff ff6e 	bl	80050e0 <__ssputs_r>
 8005204:	3001      	adds	r0, #1
 8005206:	d100      	bne.n	800520a <_svfiprintf_r+0x6a>
 8005208:	e0ae      	b.n	8005368 <_svfiprintf_r+0x1c8>
 800520a:	6963      	ldr	r3, [r4, #20]
 800520c:	9a05      	ldr	r2, [sp, #20]
 800520e:	189b      	adds	r3, r3, r2
 8005210:	6163      	str	r3, [r4, #20]
 8005212:	782b      	ldrb	r3, [r5, #0]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d100      	bne.n	800521a <_svfiprintf_r+0x7a>
 8005218:	e0a6      	b.n	8005368 <_svfiprintf_r+0x1c8>
 800521a:	2201      	movs	r2, #1
 800521c:	2300      	movs	r3, #0
 800521e:	4252      	negs	r2, r2
 8005220:	6062      	str	r2, [r4, #4]
 8005222:	a904      	add	r1, sp, #16
 8005224:	3254      	adds	r2, #84	@ 0x54
 8005226:	1852      	adds	r2, r2, r1
 8005228:	1c6e      	adds	r6, r5, #1
 800522a:	6023      	str	r3, [r4, #0]
 800522c:	60e3      	str	r3, [r4, #12]
 800522e:	60a3      	str	r3, [r4, #8]
 8005230:	7013      	strb	r3, [r2, #0]
 8005232:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005234:	4b54      	ldr	r3, [pc, #336]	@ (8005388 <_svfiprintf_r+0x1e8>)
 8005236:	2205      	movs	r2, #5
 8005238:	0018      	movs	r0, r3
 800523a:	7831      	ldrb	r1, [r6, #0]
 800523c:	9305      	str	r3, [sp, #20]
 800523e:	f000 fcd3 	bl	8005be8 <memchr>
 8005242:	1c75      	adds	r5, r6, #1
 8005244:	2800      	cmp	r0, #0
 8005246:	d11f      	bne.n	8005288 <_svfiprintf_r+0xe8>
 8005248:	6822      	ldr	r2, [r4, #0]
 800524a:	06d3      	lsls	r3, r2, #27
 800524c:	d504      	bpl.n	8005258 <_svfiprintf_r+0xb8>
 800524e:	2353      	movs	r3, #83	@ 0x53
 8005250:	a904      	add	r1, sp, #16
 8005252:	185b      	adds	r3, r3, r1
 8005254:	2120      	movs	r1, #32
 8005256:	7019      	strb	r1, [r3, #0]
 8005258:	0713      	lsls	r3, r2, #28
 800525a:	d504      	bpl.n	8005266 <_svfiprintf_r+0xc6>
 800525c:	2353      	movs	r3, #83	@ 0x53
 800525e:	a904      	add	r1, sp, #16
 8005260:	185b      	adds	r3, r3, r1
 8005262:	212b      	movs	r1, #43	@ 0x2b
 8005264:	7019      	strb	r1, [r3, #0]
 8005266:	7833      	ldrb	r3, [r6, #0]
 8005268:	2b2a      	cmp	r3, #42	@ 0x2a
 800526a:	d016      	beq.n	800529a <_svfiprintf_r+0xfa>
 800526c:	0035      	movs	r5, r6
 800526e:	2100      	movs	r1, #0
 8005270:	200a      	movs	r0, #10
 8005272:	68e3      	ldr	r3, [r4, #12]
 8005274:	782a      	ldrb	r2, [r5, #0]
 8005276:	1c6e      	adds	r6, r5, #1
 8005278:	3a30      	subs	r2, #48	@ 0x30
 800527a:	2a09      	cmp	r2, #9
 800527c:	d950      	bls.n	8005320 <_svfiprintf_r+0x180>
 800527e:	2900      	cmp	r1, #0
 8005280:	d111      	bne.n	80052a6 <_svfiprintf_r+0x106>
 8005282:	e017      	b.n	80052b4 <_svfiprintf_r+0x114>
 8005284:	3501      	adds	r5, #1
 8005286:	e7af      	b.n	80051e8 <_svfiprintf_r+0x48>
 8005288:	9b05      	ldr	r3, [sp, #20]
 800528a:	6822      	ldr	r2, [r4, #0]
 800528c:	1ac0      	subs	r0, r0, r3
 800528e:	2301      	movs	r3, #1
 8005290:	4083      	lsls	r3, r0
 8005292:	4313      	orrs	r3, r2
 8005294:	002e      	movs	r6, r5
 8005296:	6023      	str	r3, [r4, #0]
 8005298:	e7cc      	b.n	8005234 <_svfiprintf_r+0x94>
 800529a:	9b07      	ldr	r3, [sp, #28]
 800529c:	1d19      	adds	r1, r3, #4
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	9107      	str	r1, [sp, #28]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	db01      	blt.n	80052aa <_svfiprintf_r+0x10a>
 80052a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80052a8:	e004      	b.n	80052b4 <_svfiprintf_r+0x114>
 80052aa:	425b      	negs	r3, r3
 80052ac:	60e3      	str	r3, [r4, #12]
 80052ae:	2302      	movs	r3, #2
 80052b0:	4313      	orrs	r3, r2
 80052b2:	6023      	str	r3, [r4, #0]
 80052b4:	782b      	ldrb	r3, [r5, #0]
 80052b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80052b8:	d10c      	bne.n	80052d4 <_svfiprintf_r+0x134>
 80052ba:	786b      	ldrb	r3, [r5, #1]
 80052bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80052be:	d134      	bne.n	800532a <_svfiprintf_r+0x18a>
 80052c0:	9b07      	ldr	r3, [sp, #28]
 80052c2:	3502      	adds	r5, #2
 80052c4:	1d1a      	adds	r2, r3, #4
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	9207      	str	r2, [sp, #28]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	da01      	bge.n	80052d2 <_svfiprintf_r+0x132>
 80052ce:	2301      	movs	r3, #1
 80052d0:	425b      	negs	r3, r3
 80052d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80052d4:	4e2d      	ldr	r6, [pc, #180]	@ (800538c <_svfiprintf_r+0x1ec>)
 80052d6:	2203      	movs	r2, #3
 80052d8:	0030      	movs	r0, r6
 80052da:	7829      	ldrb	r1, [r5, #0]
 80052dc:	f000 fc84 	bl	8005be8 <memchr>
 80052e0:	2800      	cmp	r0, #0
 80052e2:	d006      	beq.n	80052f2 <_svfiprintf_r+0x152>
 80052e4:	2340      	movs	r3, #64	@ 0x40
 80052e6:	1b80      	subs	r0, r0, r6
 80052e8:	4083      	lsls	r3, r0
 80052ea:	6822      	ldr	r2, [r4, #0]
 80052ec:	3501      	adds	r5, #1
 80052ee:	4313      	orrs	r3, r2
 80052f0:	6023      	str	r3, [r4, #0]
 80052f2:	7829      	ldrb	r1, [r5, #0]
 80052f4:	2206      	movs	r2, #6
 80052f6:	4826      	ldr	r0, [pc, #152]	@ (8005390 <_svfiprintf_r+0x1f0>)
 80052f8:	1c6e      	adds	r6, r5, #1
 80052fa:	7621      	strb	r1, [r4, #24]
 80052fc:	f000 fc74 	bl	8005be8 <memchr>
 8005300:	2800      	cmp	r0, #0
 8005302:	d038      	beq.n	8005376 <_svfiprintf_r+0x1d6>
 8005304:	4b23      	ldr	r3, [pc, #140]	@ (8005394 <_svfiprintf_r+0x1f4>)
 8005306:	2b00      	cmp	r3, #0
 8005308:	d122      	bne.n	8005350 <_svfiprintf_r+0x1b0>
 800530a:	2207      	movs	r2, #7
 800530c:	9b07      	ldr	r3, [sp, #28]
 800530e:	3307      	adds	r3, #7
 8005310:	4393      	bics	r3, r2
 8005312:	3308      	adds	r3, #8
 8005314:	9307      	str	r3, [sp, #28]
 8005316:	6963      	ldr	r3, [r4, #20]
 8005318:	9a04      	ldr	r2, [sp, #16]
 800531a:	189b      	adds	r3, r3, r2
 800531c:	6163      	str	r3, [r4, #20]
 800531e:	e762      	b.n	80051e6 <_svfiprintf_r+0x46>
 8005320:	4343      	muls	r3, r0
 8005322:	0035      	movs	r5, r6
 8005324:	2101      	movs	r1, #1
 8005326:	189b      	adds	r3, r3, r2
 8005328:	e7a4      	b.n	8005274 <_svfiprintf_r+0xd4>
 800532a:	2300      	movs	r3, #0
 800532c:	200a      	movs	r0, #10
 800532e:	0019      	movs	r1, r3
 8005330:	3501      	adds	r5, #1
 8005332:	6063      	str	r3, [r4, #4]
 8005334:	782a      	ldrb	r2, [r5, #0]
 8005336:	1c6e      	adds	r6, r5, #1
 8005338:	3a30      	subs	r2, #48	@ 0x30
 800533a:	2a09      	cmp	r2, #9
 800533c:	d903      	bls.n	8005346 <_svfiprintf_r+0x1a6>
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0c8      	beq.n	80052d4 <_svfiprintf_r+0x134>
 8005342:	9109      	str	r1, [sp, #36]	@ 0x24
 8005344:	e7c6      	b.n	80052d4 <_svfiprintf_r+0x134>
 8005346:	4341      	muls	r1, r0
 8005348:	0035      	movs	r5, r6
 800534a:	2301      	movs	r3, #1
 800534c:	1889      	adds	r1, r1, r2
 800534e:	e7f1      	b.n	8005334 <_svfiprintf_r+0x194>
 8005350:	aa07      	add	r2, sp, #28
 8005352:	9200      	str	r2, [sp, #0]
 8005354:	0021      	movs	r1, r4
 8005356:	003a      	movs	r2, r7
 8005358:	4b0f      	ldr	r3, [pc, #60]	@ (8005398 <_svfiprintf_r+0x1f8>)
 800535a:	9803      	ldr	r0, [sp, #12]
 800535c:	e000      	b.n	8005360 <_svfiprintf_r+0x1c0>
 800535e:	bf00      	nop
 8005360:	9004      	str	r0, [sp, #16]
 8005362:	9b04      	ldr	r3, [sp, #16]
 8005364:	3301      	adds	r3, #1
 8005366:	d1d6      	bne.n	8005316 <_svfiprintf_r+0x176>
 8005368:	89bb      	ldrh	r3, [r7, #12]
 800536a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800536c:	065b      	lsls	r3, r3, #25
 800536e:	d500      	bpl.n	8005372 <_svfiprintf_r+0x1d2>
 8005370:	e72c      	b.n	80051cc <_svfiprintf_r+0x2c>
 8005372:	b021      	add	sp, #132	@ 0x84
 8005374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005376:	aa07      	add	r2, sp, #28
 8005378:	9200      	str	r2, [sp, #0]
 800537a:	0021      	movs	r1, r4
 800537c:	003a      	movs	r2, r7
 800537e:	4b06      	ldr	r3, [pc, #24]	@ (8005398 <_svfiprintf_r+0x1f8>)
 8005380:	9803      	ldr	r0, [sp, #12]
 8005382:	f000 f9bf 	bl	8005704 <_printf_i>
 8005386:	e7eb      	b.n	8005360 <_svfiprintf_r+0x1c0>
 8005388:	08005d10 	.word	0x08005d10
 800538c:	08005d16 	.word	0x08005d16
 8005390:	08005d1a 	.word	0x08005d1a
 8005394:	00000000 	.word	0x00000000
 8005398:	080050e1 	.word	0x080050e1

0800539c <__sfputc_r>:
 800539c:	6893      	ldr	r3, [r2, #8]
 800539e:	b510      	push	{r4, lr}
 80053a0:	3b01      	subs	r3, #1
 80053a2:	6093      	str	r3, [r2, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	da04      	bge.n	80053b2 <__sfputc_r+0x16>
 80053a8:	6994      	ldr	r4, [r2, #24]
 80053aa:	42a3      	cmp	r3, r4
 80053ac:	db07      	blt.n	80053be <__sfputc_r+0x22>
 80053ae:	290a      	cmp	r1, #10
 80053b0:	d005      	beq.n	80053be <__sfputc_r+0x22>
 80053b2:	6813      	ldr	r3, [r2, #0]
 80053b4:	1c58      	adds	r0, r3, #1
 80053b6:	6010      	str	r0, [r2, #0]
 80053b8:	7019      	strb	r1, [r3, #0]
 80053ba:	0008      	movs	r0, r1
 80053bc:	bd10      	pop	{r4, pc}
 80053be:	f7ff fc67 	bl	8004c90 <__swbuf_r>
 80053c2:	0001      	movs	r1, r0
 80053c4:	e7f9      	b.n	80053ba <__sfputc_r+0x1e>

080053c6 <__sfputs_r>:
 80053c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053c8:	0006      	movs	r6, r0
 80053ca:	000f      	movs	r7, r1
 80053cc:	0014      	movs	r4, r2
 80053ce:	18d5      	adds	r5, r2, r3
 80053d0:	42ac      	cmp	r4, r5
 80053d2:	d101      	bne.n	80053d8 <__sfputs_r+0x12>
 80053d4:	2000      	movs	r0, #0
 80053d6:	e007      	b.n	80053e8 <__sfputs_r+0x22>
 80053d8:	7821      	ldrb	r1, [r4, #0]
 80053da:	003a      	movs	r2, r7
 80053dc:	0030      	movs	r0, r6
 80053de:	f7ff ffdd 	bl	800539c <__sfputc_r>
 80053e2:	3401      	adds	r4, #1
 80053e4:	1c43      	adds	r3, r0, #1
 80053e6:	d1f3      	bne.n	80053d0 <__sfputs_r+0xa>
 80053e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053ec <_vfiprintf_r>:
 80053ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053ee:	b0a1      	sub	sp, #132	@ 0x84
 80053f0:	000f      	movs	r7, r1
 80053f2:	0015      	movs	r5, r2
 80053f4:	001e      	movs	r6, r3
 80053f6:	9003      	str	r0, [sp, #12]
 80053f8:	2800      	cmp	r0, #0
 80053fa:	d004      	beq.n	8005406 <_vfiprintf_r+0x1a>
 80053fc:	6a03      	ldr	r3, [r0, #32]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <_vfiprintf_r+0x1a>
 8005402:	f7ff fb33 	bl	8004a6c <__sinit>
 8005406:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005408:	07db      	lsls	r3, r3, #31
 800540a:	d405      	bmi.n	8005418 <_vfiprintf_r+0x2c>
 800540c:	89bb      	ldrh	r3, [r7, #12]
 800540e:	059b      	lsls	r3, r3, #22
 8005410:	d402      	bmi.n	8005418 <_vfiprintf_r+0x2c>
 8005412:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005414:	f7ff fd5d 	bl	8004ed2 <__retarget_lock_acquire_recursive>
 8005418:	89bb      	ldrh	r3, [r7, #12]
 800541a:	071b      	lsls	r3, r3, #28
 800541c:	d502      	bpl.n	8005424 <_vfiprintf_r+0x38>
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d113      	bne.n	800544c <_vfiprintf_r+0x60>
 8005424:	0039      	movs	r1, r7
 8005426:	9803      	ldr	r0, [sp, #12]
 8005428:	f7ff fc74 	bl	8004d14 <__swsetup_r>
 800542c:	2800      	cmp	r0, #0
 800542e:	d00d      	beq.n	800544c <_vfiprintf_r+0x60>
 8005430:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005432:	07db      	lsls	r3, r3, #31
 8005434:	d503      	bpl.n	800543e <_vfiprintf_r+0x52>
 8005436:	2001      	movs	r0, #1
 8005438:	4240      	negs	r0, r0
 800543a:	b021      	add	sp, #132	@ 0x84
 800543c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800543e:	89bb      	ldrh	r3, [r7, #12]
 8005440:	059b      	lsls	r3, r3, #22
 8005442:	d4f8      	bmi.n	8005436 <_vfiprintf_r+0x4a>
 8005444:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005446:	f7ff fd45 	bl	8004ed4 <__retarget_lock_release_recursive>
 800544a:	e7f4      	b.n	8005436 <_vfiprintf_r+0x4a>
 800544c:	2300      	movs	r3, #0
 800544e:	ac08      	add	r4, sp, #32
 8005450:	6163      	str	r3, [r4, #20]
 8005452:	3320      	adds	r3, #32
 8005454:	7663      	strb	r3, [r4, #25]
 8005456:	3310      	adds	r3, #16
 8005458:	76a3      	strb	r3, [r4, #26]
 800545a:	9607      	str	r6, [sp, #28]
 800545c:	002e      	movs	r6, r5
 800545e:	7833      	ldrb	r3, [r6, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <_vfiprintf_r+0x7c>
 8005464:	2b25      	cmp	r3, #37	@ 0x25
 8005466:	d148      	bne.n	80054fa <_vfiprintf_r+0x10e>
 8005468:	1b73      	subs	r3, r6, r5
 800546a:	9305      	str	r3, [sp, #20]
 800546c:	42ae      	cmp	r6, r5
 800546e:	d00b      	beq.n	8005488 <_vfiprintf_r+0x9c>
 8005470:	002a      	movs	r2, r5
 8005472:	0039      	movs	r1, r7
 8005474:	9803      	ldr	r0, [sp, #12]
 8005476:	f7ff ffa6 	bl	80053c6 <__sfputs_r>
 800547a:	3001      	adds	r0, #1
 800547c:	d100      	bne.n	8005480 <_vfiprintf_r+0x94>
 800547e:	e0ae      	b.n	80055de <_vfiprintf_r+0x1f2>
 8005480:	6963      	ldr	r3, [r4, #20]
 8005482:	9a05      	ldr	r2, [sp, #20]
 8005484:	189b      	adds	r3, r3, r2
 8005486:	6163      	str	r3, [r4, #20]
 8005488:	7833      	ldrb	r3, [r6, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d100      	bne.n	8005490 <_vfiprintf_r+0xa4>
 800548e:	e0a6      	b.n	80055de <_vfiprintf_r+0x1f2>
 8005490:	2201      	movs	r2, #1
 8005492:	2300      	movs	r3, #0
 8005494:	4252      	negs	r2, r2
 8005496:	6062      	str	r2, [r4, #4]
 8005498:	a904      	add	r1, sp, #16
 800549a:	3254      	adds	r2, #84	@ 0x54
 800549c:	1852      	adds	r2, r2, r1
 800549e:	1c75      	adds	r5, r6, #1
 80054a0:	6023      	str	r3, [r4, #0]
 80054a2:	60e3      	str	r3, [r4, #12]
 80054a4:	60a3      	str	r3, [r4, #8]
 80054a6:	7013      	strb	r3, [r2, #0]
 80054a8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80054aa:	4b59      	ldr	r3, [pc, #356]	@ (8005610 <_vfiprintf_r+0x224>)
 80054ac:	2205      	movs	r2, #5
 80054ae:	0018      	movs	r0, r3
 80054b0:	7829      	ldrb	r1, [r5, #0]
 80054b2:	9305      	str	r3, [sp, #20]
 80054b4:	f000 fb98 	bl	8005be8 <memchr>
 80054b8:	1c6e      	adds	r6, r5, #1
 80054ba:	2800      	cmp	r0, #0
 80054bc:	d11f      	bne.n	80054fe <_vfiprintf_r+0x112>
 80054be:	6822      	ldr	r2, [r4, #0]
 80054c0:	06d3      	lsls	r3, r2, #27
 80054c2:	d504      	bpl.n	80054ce <_vfiprintf_r+0xe2>
 80054c4:	2353      	movs	r3, #83	@ 0x53
 80054c6:	a904      	add	r1, sp, #16
 80054c8:	185b      	adds	r3, r3, r1
 80054ca:	2120      	movs	r1, #32
 80054cc:	7019      	strb	r1, [r3, #0]
 80054ce:	0713      	lsls	r3, r2, #28
 80054d0:	d504      	bpl.n	80054dc <_vfiprintf_r+0xf0>
 80054d2:	2353      	movs	r3, #83	@ 0x53
 80054d4:	a904      	add	r1, sp, #16
 80054d6:	185b      	adds	r3, r3, r1
 80054d8:	212b      	movs	r1, #43	@ 0x2b
 80054da:	7019      	strb	r1, [r3, #0]
 80054dc:	782b      	ldrb	r3, [r5, #0]
 80054de:	2b2a      	cmp	r3, #42	@ 0x2a
 80054e0:	d016      	beq.n	8005510 <_vfiprintf_r+0x124>
 80054e2:	002e      	movs	r6, r5
 80054e4:	2100      	movs	r1, #0
 80054e6:	200a      	movs	r0, #10
 80054e8:	68e3      	ldr	r3, [r4, #12]
 80054ea:	7832      	ldrb	r2, [r6, #0]
 80054ec:	1c75      	adds	r5, r6, #1
 80054ee:	3a30      	subs	r2, #48	@ 0x30
 80054f0:	2a09      	cmp	r2, #9
 80054f2:	d950      	bls.n	8005596 <_vfiprintf_r+0x1aa>
 80054f4:	2900      	cmp	r1, #0
 80054f6:	d111      	bne.n	800551c <_vfiprintf_r+0x130>
 80054f8:	e017      	b.n	800552a <_vfiprintf_r+0x13e>
 80054fa:	3601      	adds	r6, #1
 80054fc:	e7af      	b.n	800545e <_vfiprintf_r+0x72>
 80054fe:	9b05      	ldr	r3, [sp, #20]
 8005500:	6822      	ldr	r2, [r4, #0]
 8005502:	1ac0      	subs	r0, r0, r3
 8005504:	2301      	movs	r3, #1
 8005506:	4083      	lsls	r3, r0
 8005508:	4313      	orrs	r3, r2
 800550a:	0035      	movs	r5, r6
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	e7cc      	b.n	80054aa <_vfiprintf_r+0xbe>
 8005510:	9b07      	ldr	r3, [sp, #28]
 8005512:	1d19      	adds	r1, r3, #4
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	9107      	str	r1, [sp, #28]
 8005518:	2b00      	cmp	r3, #0
 800551a:	db01      	blt.n	8005520 <_vfiprintf_r+0x134>
 800551c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800551e:	e004      	b.n	800552a <_vfiprintf_r+0x13e>
 8005520:	425b      	negs	r3, r3
 8005522:	60e3      	str	r3, [r4, #12]
 8005524:	2302      	movs	r3, #2
 8005526:	4313      	orrs	r3, r2
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	7833      	ldrb	r3, [r6, #0]
 800552c:	2b2e      	cmp	r3, #46	@ 0x2e
 800552e:	d10c      	bne.n	800554a <_vfiprintf_r+0x15e>
 8005530:	7873      	ldrb	r3, [r6, #1]
 8005532:	2b2a      	cmp	r3, #42	@ 0x2a
 8005534:	d134      	bne.n	80055a0 <_vfiprintf_r+0x1b4>
 8005536:	9b07      	ldr	r3, [sp, #28]
 8005538:	3602      	adds	r6, #2
 800553a:	1d1a      	adds	r2, r3, #4
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	9207      	str	r2, [sp, #28]
 8005540:	2b00      	cmp	r3, #0
 8005542:	da01      	bge.n	8005548 <_vfiprintf_r+0x15c>
 8005544:	2301      	movs	r3, #1
 8005546:	425b      	negs	r3, r3
 8005548:	9309      	str	r3, [sp, #36]	@ 0x24
 800554a:	4d32      	ldr	r5, [pc, #200]	@ (8005614 <_vfiprintf_r+0x228>)
 800554c:	2203      	movs	r2, #3
 800554e:	0028      	movs	r0, r5
 8005550:	7831      	ldrb	r1, [r6, #0]
 8005552:	f000 fb49 	bl	8005be8 <memchr>
 8005556:	2800      	cmp	r0, #0
 8005558:	d006      	beq.n	8005568 <_vfiprintf_r+0x17c>
 800555a:	2340      	movs	r3, #64	@ 0x40
 800555c:	1b40      	subs	r0, r0, r5
 800555e:	4083      	lsls	r3, r0
 8005560:	6822      	ldr	r2, [r4, #0]
 8005562:	3601      	adds	r6, #1
 8005564:	4313      	orrs	r3, r2
 8005566:	6023      	str	r3, [r4, #0]
 8005568:	7831      	ldrb	r1, [r6, #0]
 800556a:	2206      	movs	r2, #6
 800556c:	482a      	ldr	r0, [pc, #168]	@ (8005618 <_vfiprintf_r+0x22c>)
 800556e:	1c75      	adds	r5, r6, #1
 8005570:	7621      	strb	r1, [r4, #24]
 8005572:	f000 fb39 	bl	8005be8 <memchr>
 8005576:	2800      	cmp	r0, #0
 8005578:	d040      	beq.n	80055fc <_vfiprintf_r+0x210>
 800557a:	4b28      	ldr	r3, [pc, #160]	@ (800561c <_vfiprintf_r+0x230>)
 800557c:	2b00      	cmp	r3, #0
 800557e:	d122      	bne.n	80055c6 <_vfiprintf_r+0x1da>
 8005580:	2207      	movs	r2, #7
 8005582:	9b07      	ldr	r3, [sp, #28]
 8005584:	3307      	adds	r3, #7
 8005586:	4393      	bics	r3, r2
 8005588:	3308      	adds	r3, #8
 800558a:	9307      	str	r3, [sp, #28]
 800558c:	6963      	ldr	r3, [r4, #20]
 800558e:	9a04      	ldr	r2, [sp, #16]
 8005590:	189b      	adds	r3, r3, r2
 8005592:	6163      	str	r3, [r4, #20]
 8005594:	e762      	b.n	800545c <_vfiprintf_r+0x70>
 8005596:	4343      	muls	r3, r0
 8005598:	002e      	movs	r6, r5
 800559a:	2101      	movs	r1, #1
 800559c:	189b      	adds	r3, r3, r2
 800559e:	e7a4      	b.n	80054ea <_vfiprintf_r+0xfe>
 80055a0:	2300      	movs	r3, #0
 80055a2:	200a      	movs	r0, #10
 80055a4:	0019      	movs	r1, r3
 80055a6:	3601      	adds	r6, #1
 80055a8:	6063      	str	r3, [r4, #4]
 80055aa:	7832      	ldrb	r2, [r6, #0]
 80055ac:	1c75      	adds	r5, r6, #1
 80055ae:	3a30      	subs	r2, #48	@ 0x30
 80055b0:	2a09      	cmp	r2, #9
 80055b2:	d903      	bls.n	80055bc <_vfiprintf_r+0x1d0>
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d0c8      	beq.n	800554a <_vfiprintf_r+0x15e>
 80055b8:	9109      	str	r1, [sp, #36]	@ 0x24
 80055ba:	e7c6      	b.n	800554a <_vfiprintf_r+0x15e>
 80055bc:	4341      	muls	r1, r0
 80055be:	002e      	movs	r6, r5
 80055c0:	2301      	movs	r3, #1
 80055c2:	1889      	adds	r1, r1, r2
 80055c4:	e7f1      	b.n	80055aa <_vfiprintf_r+0x1be>
 80055c6:	aa07      	add	r2, sp, #28
 80055c8:	9200      	str	r2, [sp, #0]
 80055ca:	0021      	movs	r1, r4
 80055cc:	003a      	movs	r2, r7
 80055ce:	4b14      	ldr	r3, [pc, #80]	@ (8005620 <_vfiprintf_r+0x234>)
 80055d0:	9803      	ldr	r0, [sp, #12]
 80055d2:	e000      	b.n	80055d6 <_vfiprintf_r+0x1ea>
 80055d4:	bf00      	nop
 80055d6:	9004      	str	r0, [sp, #16]
 80055d8:	9b04      	ldr	r3, [sp, #16]
 80055da:	3301      	adds	r3, #1
 80055dc:	d1d6      	bne.n	800558c <_vfiprintf_r+0x1a0>
 80055de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055e0:	07db      	lsls	r3, r3, #31
 80055e2:	d405      	bmi.n	80055f0 <_vfiprintf_r+0x204>
 80055e4:	89bb      	ldrh	r3, [r7, #12]
 80055e6:	059b      	lsls	r3, r3, #22
 80055e8:	d402      	bmi.n	80055f0 <_vfiprintf_r+0x204>
 80055ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80055ec:	f7ff fc72 	bl	8004ed4 <__retarget_lock_release_recursive>
 80055f0:	89bb      	ldrh	r3, [r7, #12]
 80055f2:	065b      	lsls	r3, r3, #25
 80055f4:	d500      	bpl.n	80055f8 <_vfiprintf_r+0x20c>
 80055f6:	e71e      	b.n	8005436 <_vfiprintf_r+0x4a>
 80055f8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80055fa:	e71e      	b.n	800543a <_vfiprintf_r+0x4e>
 80055fc:	aa07      	add	r2, sp, #28
 80055fe:	9200      	str	r2, [sp, #0]
 8005600:	0021      	movs	r1, r4
 8005602:	003a      	movs	r2, r7
 8005604:	4b06      	ldr	r3, [pc, #24]	@ (8005620 <_vfiprintf_r+0x234>)
 8005606:	9803      	ldr	r0, [sp, #12]
 8005608:	f000 f87c 	bl	8005704 <_printf_i>
 800560c:	e7e3      	b.n	80055d6 <_vfiprintf_r+0x1ea>
 800560e:	46c0      	nop			@ (mov r8, r8)
 8005610:	08005d10 	.word	0x08005d10
 8005614:	08005d16 	.word	0x08005d16
 8005618:	08005d1a 	.word	0x08005d1a
 800561c:	00000000 	.word	0x00000000
 8005620:	080053c7 	.word	0x080053c7

08005624 <_printf_common>:
 8005624:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005626:	0016      	movs	r6, r2
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	688a      	ldr	r2, [r1, #8]
 800562c:	690b      	ldr	r3, [r1, #16]
 800562e:	000c      	movs	r4, r1
 8005630:	9000      	str	r0, [sp, #0]
 8005632:	4293      	cmp	r3, r2
 8005634:	da00      	bge.n	8005638 <_printf_common+0x14>
 8005636:	0013      	movs	r3, r2
 8005638:	0022      	movs	r2, r4
 800563a:	6033      	str	r3, [r6, #0]
 800563c:	3243      	adds	r2, #67	@ 0x43
 800563e:	7812      	ldrb	r2, [r2, #0]
 8005640:	2a00      	cmp	r2, #0
 8005642:	d001      	beq.n	8005648 <_printf_common+0x24>
 8005644:	3301      	adds	r3, #1
 8005646:	6033      	str	r3, [r6, #0]
 8005648:	6823      	ldr	r3, [r4, #0]
 800564a:	069b      	lsls	r3, r3, #26
 800564c:	d502      	bpl.n	8005654 <_printf_common+0x30>
 800564e:	6833      	ldr	r3, [r6, #0]
 8005650:	3302      	adds	r3, #2
 8005652:	6033      	str	r3, [r6, #0]
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	2306      	movs	r3, #6
 8005658:	0015      	movs	r5, r2
 800565a:	401d      	ands	r5, r3
 800565c:	421a      	tst	r2, r3
 800565e:	d027      	beq.n	80056b0 <_printf_common+0x8c>
 8005660:	0023      	movs	r3, r4
 8005662:	3343      	adds	r3, #67	@ 0x43
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	1e5a      	subs	r2, r3, #1
 8005668:	4193      	sbcs	r3, r2
 800566a:	6822      	ldr	r2, [r4, #0]
 800566c:	0692      	lsls	r2, r2, #26
 800566e:	d430      	bmi.n	80056d2 <_printf_common+0xae>
 8005670:	0022      	movs	r2, r4
 8005672:	9901      	ldr	r1, [sp, #4]
 8005674:	9800      	ldr	r0, [sp, #0]
 8005676:	9d08      	ldr	r5, [sp, #32]
 8005678:	3243      	adds	r2, #67	@ 0x43
 800567a:	47a8      	blx	r5
 800567c:	3001      	adds	r0, #1
 800567e:	d025      	beq.n	80056cc <_printf_common+0xa8>
 8005680:	2206      	movs	r2, #6
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	2500      	movs	r5, #0
 8005686:	4013      	ands	r3, r2
 8005688:	2b04      	cmp	r3, #4
 800568a:	d105      	bne.n	8005698 <_printf_common+0x74>
 800568c:	6833      	ldr	r3, [r6, #0]
 800568e:	68e5      	ldr	r5, [r4, #12]
 8005690:	1aed      	subs	r5, r5, r3
 8005692:	43eb      	mvns	r3, r5
 8005694:	17db      	asrs	r3, r3, #31
 8005696:	401d      	ands	r5, r3
 8005698:	68a3      	ldr	r3, [r4, #8]
 800569a:	6922      	ldr	r2, [r4, #16]
 800569c:	4293      	cmp	r3, r2
 800569e:	dd01      	ble.n	80056a4 <_printf_common+0x80>
 80056a0:	1a9b      	subs	r3, r3, r2
 80056a2:	18ed      	adds	r5, r5, r3
 80056a4:	2600      	movs	r6, #0
 80056a6:	42b5      	cmp	r5, r6
 80056a8:	d120      	bne.n	80056ec <_printf_common+0xc8>
 80056aa:	2000      	movs	r0, #0
 80056ac:	e010      	b.n	80056d0 <_printf_common+0xac>
 80056ae:	3501      	adds	r5, #1
 80056b0:	68e3      	ldr	r3, [r4, #12]
 80056b2:	6832      	ldr	r2, [r6, #0]
 80056b4:	1a9b      	subs	r3, r3, r2
 80056b6:	42ab      	cmp	r3, r5
 80056b8:	ddd2      	ble.n	8005660 <_printf_common+0x3c>
 80056ba:	0022      	movs	r2, r4
 80056bc:	2301      	movs	r3, #1
 80056be:	9901      	ldr	r1, [sp, #4]
 80056c0:	9800      	ldr	r0, [sp, #0]
 80056c2:	9f08      	ldr	r7, [sp, #32]
 80056c4:	3219      	adds	r2, #25
 80056c6:	47b8      	blx	r7
 80056c8:	3001      	adds	r0, #1
 80056ca:	d1f0      	bne.n	80056ae <_printf_common+0x8a>
 80056cc:	2001      	movs	r0, #1
 80056ce:	4240      	negs	r0, r0
 80056d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056d2:	2030      	movs	r0, #48	@ 0x30
 80056d4:	18e1      	adds	r1, r4, r3
 80056d6:	3143      	adds	r1, #67	@ 0x43
 80056d8:	7008      	strb	r0, [r1, #0]
 80056da:	0021      	movs	r1, r4
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	3145      	adds	r1, #69	@ 0x45
 80056e0:	7809      	ldrb	r1, [r1, #0]
 80056e2:	18a2      	adds	r2, r4, r2
 80056e4:	3243      	adds	r2, #67	@ 0x43
 80056e6:	3302      	adds	r3, #2
 80056e8:	7011      	strb	r1, [r2, #0]
 80056ea:	e7c1      	b.n	8005670 <_printf_common+0x4c>
 80056ec:	0022      	movs	r2, r4
 80056ee:	2301      	movs	r3, #1
 80056f0:	9901      	ldr	r1, [sp, #4]
 80056f2:	9800      	ldr	r0, [sp, #0]
 80056f4:	9f08      	ldr	r7, [sp, #32]
 80056f6:	321a      	adds	r2, #26
 80056f8:	47b8      	blx	r7
 80056fa:	3001      	adds	r0, #1
 80056fc:	d0e6      	beq.n	80056cc <_printf_common+0xa8>
 80056fe:	3601      	adds	r6, #1
 8005700:	e7d1      	b.n	80056a6 <_printf_common+0x82>
	...

08005704 <_printf_i>:
 8005704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005706:	b08b      	sub	sp, #44	@ 0x2c
 8005708:	9206      	str	r2, [sp, #24]
 800570a:	000a      	movs	r2, r1
 800570c:	3243      	adds	r2, #67	@ 0x43
 800570e:	9307      	str	r3, [sp, #28]
 8005710:	9005      	str	r0, [sp, #20]
 8005712:	9203      	str	r2, [sp, #12]
 8005714:	7e0a      	ldrb	r2, [r1, #24]
 8005716:	000c      	movs	r4, r1
 8005718:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800571a:	2a78      	cmp	r2, #120	@ 0x78
 800571c:	d809      	bhi.n	8005732 <_printf_i+0x2e>
 800571e:	2a62      	cmp	r2, #98	@ 0x62
 8005720:	d80b      	bhi.n	800573a <_printf_i+0x36>
 8005722:	2a00      	cmp	r2, #0
 8005724:	d100      	bne.n	8005728 <_printf_i+0x24>
 8005726:	e0ba      	b.n	800589e <_printf_i+0x19a>
 8005728:	497a      	ldr	r1, [pc, #488]	@ (8005914 <_printf_i+0x210>)
 800572a:	9104      	str	r1, [sp, #16]
 800572c:	2a58      	cmp	r2, #88	@ 0x58
 800572e:	d100      	bne.n	8005732 <_printf_i+0x2e>
 8005730:	e08e      	b.n	8005850 <_printf_i+0x14c>
 8005732:	0025      	movs	r5, r4
 8005734:	3542      	adds	r5, #66	@ 0x42
 8005736:	702a      	strb	r2, [r5, #0]
 8005738:	e022      	b.n	8005780 <_printf_i+0x7c>
 800573a:	0010      	movs	r0, r2
 800573c:	3863      	subs	r0, #99	@ 0x63
 800573e:	2815      	cmp	r0, #21
 8005740:	d8f7      	bhi.n	8005732 <_printf_i+0x2e>
 8005742:	f7fa fceb 	bl	800011c <__gnu_thumb1_case_shi>
 8005746:	0016      	.short	0x0016
 8005748:	fff6001f 	.word	0xfff6001f
 800574c:	fff6fff6 	.word	0xfff6fff6
 8005750:	001ffff6 	.word	0x001ffff6
 8005754:	fff6fff6 	.word	0xfff6fff6
 8005758:	fff6fff6 	.word	0xfff6fff6
 800575c:	0036009f 	.word	0x0036009f
 8005760:	fff6007e 	.word	0xfff6007e
 8005764:	00b0fff6 	.word	0x00b0fff6
 8005768:	0036fff6 	.word	0x0036fff6
 800576c:	fff6fff6 	.word	0xfff6fff6
 8005770:	0082      	.short	0x0082
 8005772:	0025      	movs	r5, r4
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	3542      	adds	r5, #66	@ 0x42
 8005778:	1d11      	adds	r1, r2, #4
 800577a:	6019      	str	r1, [r3, #0]
 800577c:	6813      	ldr	r3, [r2, #0]
 800577e:	702b      	strb	r3, [r5, #0]
 8005780:	2301      	movs	r3, #1
 8005782:	e09e      	b.n	80058c2 <_printf_i+0x1be>
 8005784:	6818      	ldr	r0, [r3, #0]
 8005786:	6809      	ldr	r1, [r1, #0]
 8005788:	1d02      	adds	r2, r0, #4
 800578a:	060d      	lsls	r5, r1, #24
 800578c:	d50b      	bpl.n	80057a6 <_printf_i+0xa2>
 800578e:	6806      	ldr	r6, [r0, #0]
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	2e00      	cmp	r6, #0
 8005794:	da03      	bge.n	800579e <_printf_i+0x9a>
 8005796:	232d      	movs	r3, #45	@ 0x2d
 8005798:	9a03      	ldr	r2, [sp, #12]
 800579a:	4276      	negs	r6, r6
 800579c:	7013      	strb	r3, [r2, #0]
 800579e:	4b5d      	ldr	r3, [pc, #372]	@ (8005914 <_printf_i+0x210>)
 80057a0:	270a      	movs	r7, #10
 80057a2:	9304      	str	r3, [sp, #16]
 80057a4:	e018      	b.n	80057d8 <_printf_i+0xd4>
 80057a6:	6806      	ldr	r6, [r0, #0]
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	0649      	lsls	r1, r1, #25
 80057ac:	d5f1      	bpl.n	8005792 <_printf_i+0x8e>
 80057ae:	b236      	sxth	r6, r6
 80057b0:	e7ef      	b.n	8005792 <_printf_i+0x8e>
 80057b2:	6808      	ldr	r0, [r1, #0]
 80057b4:	6819      	ldr	r1, [r3, #0]
 80057b6:	c940      	ldmia	r1!, {r6}
 80057b8:	0605      	lsls	r5, r0, #24
 80057ba:	d402      	bmi.n	80057c2 <_printf_i+0xbe>
 80057bc:	0640      	lsls	r0, r0, #25
 80057be:	d500      	bpl.n	80057c2 <_printf_i+0xbe>
 80057c0:	b2b6      	uxth	r6, r6
 80057c2:	6019      	str	r1, [r3, #0]
 80057c4:	4b53      	ldr	r3, [pc, #332]	@ (8005914 <_printf_i+0x210>)
 80057c6:	270a      	movs	r7, #10
 80057c8:	9304      	str	r3, [sp, #16]
 80057ca:	2a6f      	cmp	r2, #111	@ 0x6f
 80057cc:	d100      	bne.n	80057d0 <_printf_i+0xcc>
 80057ce:	3f02      	subs	r7, #2
 80057d0:	0023      	movs	r3, r4
 80057d2:	2200      	movs	r2, #0
 80057d4:	3343      	adds	r3, #67	@ 0x43
 80057d6:	701a      	strb	r2, [r3, #0]
 80057d8:	6863      	ldr	r3, [r4, #4]
 80057da:	60a3      	str	r3, [r4, #8]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	db06      	blt.n	80057ee <_printf_i+0xea>
 80057e0:	2104      	movs	r1, #4
 80057e2:	6822      	ldr	r2, [r4, #0]
 80057e4:	9d03      	ldr	r5, [sp, #12]
 80057e6:	438a      	bics	r2, r1
 80057e8:	6022      	str	r2, [r4, #0]
 80057ea:	4333      	orrs	r3, r6
 80057ec:	d00c      	beq.n	8005808 <_printf_i+0x104>
 80057ee:	9d03      	ldr	r5, [sp, #12]
 80057f0:	0030      	movs	r0, r6
 80057f2:	0039      	movs	r1, r7
 80057f4:	f7fa fd22 	bl	800023c <__aeabi_uidivmod>
 80057f8:	9b04      	ldr	r3, [sp, #16]
 80057fa:	3d01      	subs	r5, #1
 80057fc:	5c5b      	ldrb	r3, [r3, r1]
 80057fe:	702b      	strb	r3, [r5, #0]
 8005800:	0033      	movs	r3, r6
 8005802:	0006      	movs	r6, r0
 8005804:	429f      	cmp	r7, r3
 8005806:	d9f3      	bls.n	80057f0 <_printf_i+0xec>
 8005808:	2f08      	cmp	r7, #8
 800580a:	d109      	bne.n	8005820 <_printf_i+0x11c>
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	07db      	lsls	r3, r3, #31
 8005810:	d506      	bpl.n	8005820 <_printf_i+0x11c>
 8005812:	6862      	ldr	r2, [r4, #4]
 8005814:	6923      	ldr	r3, [r4, #16]
 8005816:	429a      	cmp	r2, r3
 8005818:	dc02      	bgt.n	8005820 <_printf_i+0x11c>
 800581a:	2330      	movs	r3, #48	@ 0x30
 800581c:	3d01      	subs	r5, #1
 800581e:	702b      	strb	r3, [r5, #0]
 8005820:	9b03      	ldr	r3, [sp, #12]
 8005822:	1b5b      	subs	r3, r3, r5
 8005824:	6123      	str	r3, [r4, #16]
 8005826:	9b07      	ldr	r3, [sp, #28]
 8005828:	0021      	movs	r1, r4
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	9805      	ldr	r0, [sp, #20]
 800582e:	9b06      	ldr	r3, [sp, #24]
 8005830:	aa09      	add	r2, sp, #36	@ 0x24
 8005832:	f7ff fef7 	bl	8005624 <_printf_common>
 8005836:	3001      	adds	r0, #1
 8005838:	d148      	bne.n	80058cc <_printf_i+0x1c8>
 800583a:	2001      	movs	r0, #1
 800583c:	4240      	negs	r0, r0
 800583e:	b00b      	add	sp, #44	@ 0x2c
 8005840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005842:	2220      	movs	r2, #32
 8005844:	6809      	ldr	r1, [r1, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	6022      	str	r2, [r4, #0]
 800584a:	2278      	movs	r2, #120	@ 0x78
 800584c:	4932      	ldr	r1, [pc, #200]	@ (8005918 <_printf_i+0x214>)
 800584e:	9104      	str	r1, [sp, #16]
 8005850:	0021      	movs	r1, r4
 8005852:	3145      	adds	r1, #69	@ 0x45
 8005854:	700a      	strb	r2, [r1, #0]
 8005856:	6819      	ldr	r1, [r3, #0]
 8005858:	6822      	ldr	r2, [r4, #0]
 800585a:	c940      	ldmia	r1!, {r6}
 800585c:	0610      	lsls	r0, r2, #24
 800585e:	d402      	bmi.n	8005866 <_printf_i+0x162>
 8005860:	0650      	lsls	r0, r2, #25
 8005862:	d500      	bpl.n	8005866 <_printf_i+0x162>
 8005864:	b2b6      	uxth	r6, r6
 8005866:	6019      	str	r1, [r3, #0]
 8005868:	07d3      	lsls	r3, r2, #31
 800586a:	d502      	bpl.n	8005872 <_printf_i+0x16e>
 800586c:	2320      	movs	r3, #32
 800586e:	4313      	orrs	r3, r2
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	2e00      	cmp	r6, #0
 8005874:	d001      	beq.n	800587a <_printf_i+0x176>
 8005876:	2710      	movs	r7, #16
 8005878:	e7aa      	b.n	80057d0 <_printf_i+0xcc>
 800587a:	2220      	movs	r2, #32
 800587c:	6823      	ldr	r3, [r4, #0]
 800587e:	4393      	bics	r3, r2
 8005880:	6023      	str	r3, [r4, #0]
 8005882:	e7f8      	b.n	8005876 <_printf_i+0x172>
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	680d      	ldr	r5, [r1, #0]
 8005888:	1d10      	adds	r0, r2, #4
 800588a:	6949      	ldr	r1, [r1, #20]
 800588c:	6018      	str	r0, [r3, #0]
 800588e:	6813      	ldr	r3, [r2, #0]
 8005890:	062e      	lsls	r6, r5, #24
 8005892:	d501      	bpl.n	8005898 <_printf_i+0x194>
 8005894:	6019      	str	r1, [r3, #0]
 8005896:	e002      	b.n	800589e <_printf_i+0x19a>
 8005898:	066d      	lsls	r5, r5, #25
 800589a:	d5fb      	bpl.n	8005894 <_printf_i+0x190>
 800589c:	8019      	strh	r1, [r3, #0]
 800589e:	2300      	movs	r3, #0
 80058a0:	9d03      	ldr	r5, [sp, #12]
 80058a2:	6123      	str	r3, [r4, #16]
 80058a4:	e7bf      	b.n	8005826 <_printf_i+0x122>
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	1d11      	adds	r1, r2, #4
 80058aa:	6019      	str	r1, [r3, #0]
 80058ac:	6815      	ldr	r5, [r2, #0]
 80058ae:	2100      	movs	r1, #0
 80058b0:	0028      	movs	r0, r5
 80058b2:	6862      	ldr	r2, [r4, #4]
 80058b4:	f000 f998 	bl	8005be8 <memchr>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	d001      	beq.n	80058c0 <_printf_i+0x1bc>
 80058bc:	1b40      	subs	r0, r0, r5
 80058be:	6060      	str	r0, [r4, #4]
 80058c0:	6863      	ldr	r3, [r4, #4]
 80058c2:	6123      	str	r3, [r4, #16]
 80058c4:	2300      	movs	r3, #0
 80058c6:	9a03      	ldr	r2, [sp, #12]
 80058c8:	7013      	strb	r3, [r2, #0]
 80058ca:	e7ac      	b.n	8005826 <_printf_i+0x122>
 80058cc:	002a      	movs	r2, r5
 80058ce:	6923      	ldr	r3, [r4, #16]
 80058d0:	9906      	ldr	r1, [sp, #24]
 80058d2:	9805      	ldr	r0, [sp, #20]
 80058d4:	9d07      	ldr	r5, [sp, #28]
 80058d6:	47a8      	blx	r5
 80058d8:	3001      	adds	r0, #1
 80058da:	d0ae      	beq.n	800583a <_printf_i+0x136>
 80058dc:	6823      	ldr	r3, [r4, #0]
 80058de:	079b      	lsls	r3, r3, #30
 80058e0:	d415      	bmi.n	800590e <_printf_i+0x20a>
 80058e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058e4:	68e0      	ldr	r0, [r4, #12]
 80058e6:	4298      	cmp	r0, r3
 80058e8:	daa9      	bge.n	800583e <_printf_i+0x13a>
 80058ea:	0018      	movs	r0, r3
 80058ec:	e7a7      	b.n	800583e <_printf_i+0x13a>
 80058ee:	0022      	movs	r2, r4
 80058f0:	2301      	movs	r3, #1
 80058f2:	9906      	ldr	r1, [sp, #24]
 80058f4:	9805      	ldr	r0, [sp, #20]
 80058f6:	9e07      	ldr	r6, [sp, #28]
 80058f8:	3219      	adds	r2, #25
 80058fa:	47b0      	blx	r6
 80058fc:	3001      	adds	r0, #1
 80058fe:	d09c      	beq.n	800583a <_printf_i+0x136>
 8005900:	3501      	adds	r5, #1
 8005902:	68e3      	ldr	r3, [r4, #12]
 8005904:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005906:	1a9b      	subs	r3, r3, r2
 8005908:	42ab      	cmp	r3, r5
 800590a:	dcf0      	bgt.n	80058ee <_printf_i+0x1ea>
 800590c:	e7e9      	b.n	80058e2 <_printf_i+0x1de>
 800590e:	2500      	movs	r5, #0
 8005910:	e7f7      	b.n	8005902 <_printf_i+0x1fe>
 8005912:	46c0      	nop			@ (mov r8, r8)
 8005914:	08005d21 	.word	0x08005d21
 8005918:	08005d32 	.word	0x08005d32

0800591c <__sflush_r>:
 800591c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800591e:	220c      	movs	r2, #12
 8005920:	5e8b      	ldrsh	r3, [r1, r2]
 8005922:	0005      	movs	r5, r0
 8005924:	000c      	movs	r4, r1
 8005926:	071a      	lsls	r2, r3, #28
 8005928:	d456      	bmi.n	80059d8 <__sflush_r+0xbc>
 800592a:	684a      	ldr	r2, [r1, #4]
 800592c:	2a00      	cmp	r2, #0
 800592e:	dc02      	bgt.n	8005936 <__sflush_r+0x1a>
 8005930:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005932:	2a00      	cmp	r2, #0
 8005934:	dd4e      	ble.n	80059d4 <__sflush_r+0xb8>
 8005936:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005938:	2f00      	cmp	r7, #0
 800593a:	d04b      	beq.n	80059d4 <__sflush_r+0xb8>
 800593c:	2200      	movs	r2, #0
 800593e:	2080      	movs	r0, #128	@ 0x80
 8005940:	682e      	ldr	r6, [r5, #0]
 8005942:	602a      	str	r2, [r5, #0]
 8005944:	001a      	movs	r2, r3
 8005946:	0140      	lsls	r0, r0, #5
 8005948:	6a21      	ldr	r1, [r4, #32]
 800594a:	4002      	ands	r2, r0
 800594c:	4203      	tst	r3, r0
 800594e:	d033      	beq.n	80059b8 <__sflush_r+0x9c>
 8005950:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005952:	89a3      	ldrh	r3, [r4, #12]
 8005954:	075b      	lsls	r3, r3, #29
 8005956:	d506      	bpl.n	8005966 <__sflush_r+0x4a>
 8005958:	6863      	ldr	r3, [r4, #4]
 800595a:	1ad2      	subs	r2, r2, r3
 800595c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <__sflush_r+0x4a>
 8005962:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005964:	1ad2      	subs	r2, r2, r3
 8005966:	2300      	movs	r3, #0
 8005968:	0028      	movs	r0, r5
 800596a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800596c:	6a21      	ldr	r1, [r4, #32]
 800596e:	47b8      	blx	r7
 8005970:	89a2      	ldrh	r2, [r4, #12]
 8005972:	1c43      	adds	r3, r0, #1
 8005974:	d106      	bne.n	8005984 <__sflush_r+0x68>
 8005976:	6829      	ldr	r1, [r5, #0]
 8005978:	291d      	cmp	r1, #29
 800597a:	d846      	bhi.n	8005a0a <__sflush_r+0xee>
 800597c:	4b29      	ldr	r3, [pc, #164]	@ (8005a24 <__sflush_r+0x108>)
 800597e:	40cb      	lsrs	r3, r1
 8005980:	07db      	lsls	r3, r3, #31
 8005982:	d542      	bpl.n	8005a0a <__sflush_r+0xee>
 8005984:	2300      	movs	r3, #0
 8005986:	6063      	str	r3, [r4, #4]
 8005988:	6923      	ldr	r3, [r4, #16]
 800598a:	6023      	str	r3, [r4, #0]
 800598c:	04d2      	lsls	r2, r2, #19
 800598e:	d505      	bpl.n	800599c <__sflush_r+0x80>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d102      	bne.n	800599a <__sflush_r+0x7e>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d100      	bne.n	800599c <__sflush_r+0x80>
 800599a:	6560      	str	r0, [r4, #84]	@ 0x54
 800599c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800599e:	602e      	str	r6, [r5, #0]
 80059a0:	2900      	cmp	r1, #0
 80059a2:	d017      	beq.n	80059d4 <__sflush_r+0xb8>
 80059a4:	0023      	movs	r3, r4
 80059a6:	3344      	adds	r3, #68	@ 0x44
 80059a8:	4299      	cmp	r1, r3
 80059aa:	d002      	beq.n	80059b2 <__sflush_r+0x96>
 80059ac:	0028      	movs	r0, r5
 80059ae:	f7ff fa9b 	bl	8004ee8 <_free_r>
 80059b2:	2300      	movs	r3, #0
 80059b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80059b6:	e00d      	b.n	80059d4 <__sflush_r+0xb8>
 80059b8:	2301      	movs	r3, #1
 80059ba:	0028      	movs	r0, r5
 80059bc:	47b8      	blx	r7
 80059be:	0002      	movs	r2, r0
 80059c0:	1c43      	adds	r3, r0, #1
 80059c2:	d1c6      	bne.n	8005952 <__sflush_r+0x36>
 80059c4:	682b      	ldr	r3, [r5, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0c3      	beq.n	8005952 <__sflush_r+0x36>
 80059ca:	2b1d      	cmp	r3, #29
 80059cc:	d001      	beq.n	80059d2 <__sflush_r+0xb6>
 80059ce:	2b16      	cmp	r3, #22
 80059d0:	d11a      	bne.n	8005a08 <__sflush_r+0xec>
 80059d2:	602e      	str	r6, [r5, #0]
 80059d4:	2000      	movs	r0, #0
 80059d6:	e01e      	b.n	8005a16 <__sflush_r+0xfa>
 80059d8:	690e      	ldr	r6, [r1, #16]
 80059da:	2e00      	cmp	r6, #0
 80059dc:	d0fa      	beq.n	80059d4 <__sflush_r+0xb8>
 80059de:	680f      	ldr	r7, [r1, #0]
 80059e0:	600e      	str	r6, [r1, #0]
 80059e2:	1bba      	subs	r2, r7, r6
 80059e4:	9201      	str	r2, [sp, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	079b      	lsls	r3, r3, #30
 80059ea:	d100      	bne.n	80059ee <__sflush_r+0xd2>
 80059ec:	694a      	ldr	r2, [r1, #20]
 80059ee:	60a2      	str	r2, [r4, #8]
 80059f0:	9b01      	ldr	r3, [sp, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	ddee      	ble.n	80059d4 <__sflush_r+0xb8>
 80059f6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80059f8:	0032      	movs	r2, r6
 80059fa:	001f      	movs	r7, r3
 80059fc:	0028      	movs	r0, r5
 80059fe:	9b01      	ldr	r3, [sp, #4]
 8005a00:	6a21      	ldr	r1, [r4, #32]
 8005a02:	47b8      	blx	r7
 8005a04:	2800      	cmp	r0, #0
 8005a06:	dc07      	bgt.n	8005a18 <__sflush_r+0xfc>
 8005a08:	89a2      	ldrh	r2, [r4, #12]
 8005a0a:	2340      	movs	r3, #64	@ 0x40
 8005a0c:	2001      	movs	r0, #1
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	b21b      	sxth	r3, r3
 8005a12:	81a3      	strh	r3, [r4, #12]
 8005a14:	4240      	negs	r0, r0
 8005a16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a18:	9b01      	ldr	r3, [sp, #4]
 8005a1a:	1836      	adds	r6, r6, r0
 8005a1c:	1a1b      	subs	r3, r3, r0
 8005a1e:	9301      	str	r3, [sp, #4]
 8005a20:	e7e6      	b.n	80059f0 <__sflush_r+0xd4>
 8005a22:	46c0      	nop			@ (mov r8, r8)
 8005a24:	20400001 	.word	0x20400001

08005a28 <_fflush_r>:
 8005a28:	690b      	ldr	r3, [r1, #16]
 8005a2a:	b570      	push	{r4, r5, r6, lr}
 8005a2c:	0005      	movs	r5, r0
 8005a2e:	000c      	movs	r4, r1
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d102      	bne.n	8005a3a <_fflush_r+0x12>
 8005a34:	2500      	movs	r5, #0
 8005a36:	0028      	movs	r0, r5
 8005a38:	bd70      	pop	{r4, r5, r6, pc}
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d004      	beq.n	8005a48 <_fflush_r+0x20>
 8005a3e:	6a03      	ldr	r3, [r0, #32]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d101      	bne.n	8005a48 <_fflush_r+0x20>
 8005a44:	f7ff f812 	bl	8004a6c <__sinit>
 8005a48:	220c      	movs	r2, #12
 8005a4a:	5ea3      	ldrsh	r3, [r4, r2]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0f1      	beq.n	8005a34 <_fflush_r+0xc>
 8005a50:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005a52:	07d2      	lsls	r2, r2, #31
 8005a54:	d404      	bmi.n	8005a60 <_fflush_r+0x38>
 8005a56:	059b      	lsls	r3, r3, #22
 8005a58:	d402      	bmi.n	8005a60 <_fflush_r+0x38>
 8005a5a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a5c:	f7ff fa39 	bl	8004ed2 <__retarget_lock_acquire_recursive>
 8005a60:	0028      	movs	r0, r5
 8005a62:	0021      	movs	r1, r4
 8005a64:	f7ff ff5a 	bl	800591c <__sflush_r>
 8005a68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a6a:	0005      	movs	r5, r0
 8005a6c:	07db      	lsls	r3, r3, #31
 8005a6e:	d4e2      	bmi.n	8005a36 <_fflush_r+0xe>
 8005a70:	89a3      	ldrh	r3, [r4, #12]
 8005a72:	059b      	lsls	r3, r3, #22
 8005a74:	d4df      	bmi.n	8005a36 <_fflush_r+0xe>
 8005a76:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a78:	f7ff fa2c 	bl	8004ed4 <__retarget_lock_release_recursive>
 8005a7c:	e7db      	b.n	8005a36 <_fflush_r+0xe>
	...

08005a80 <__swhatbuf_r>:
 8005a80:	b570      	push	{r4, r5, r6, lr}
 8005a82:	000e      	movs	r6, r1
 8005a84:	001d      	movs	r5, r3
 8005a86:	230e      	movs	r3, #14
 8005a88:	5ec9      	ldrsh	r1, [r1, r3]
 8005a8a:	0014      	movs	r4, r2
 8005a8c:	b096      	sub	sp, #88	@ 0x58
 8005a8e:	2900      	cmp	r1, #0
 8005a90:	da0c      	bge.n	8005aac <__swhatbuf_r+0x2c>
 8005a92:	89b2      	ldrh	r2, [r6, #12]
 8005a94:	2380      	movs	r3, #128	@ 0x80
 8005a96:	0011      	movs	r1, r2
 8005a98:	4019      	ands	r1, r3
 8005a9a:	421a      	tst	r2, r3
 8005a9c:	d114      	bne.n	8005ac8 <__swhatbuf_r+0x48>
 8005a9e:	2380      	movs	r3, #128	@ 0x80
 8005aa0:	00db      	lsls	r3, r3, #3
 8005aa2:	2000      	movs	r0, #0
 8005aa4:	6029      	str	r1, [r5, #0]
 8005aa6:	6023      	str	r3, [r4, #0]
 8005aa8:	b016      	add	sp, #88	@ 0x58
 8005aaa:	bd70      	pop	{r4, r5, r6, pc}
 8005aac:	466a      	mov	r2, sp
 8005aae:	f000 f865 	bl	8005b7c <_fstat_r>
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	dbed      	blt.n	8005a92 <__swhatbuf_r+0x12>
 8005ab6:	23f0      	movs	r3, #240	@ 0xf0
 8005ab8:	9901      	ldr	r1, [sp, #4]
 8005aba:	021b      	lsls	r3, r3, #8
 8005abc:	4019      	ands	r1, r3
 8005abe:	4b04      	ldr	r3, [pc, #16]	@ (8005ad0 <__swhatbuf_r+0x50>)
 8005ac0:	18c9      	adds	r1, r1, r3
 8005ac2:	424b      	negs	r3, r1
 8005ac4:	4159      	adcs	r1, r3
 8005ac6:	e7ea      	b.n	8005a9e <__swhatbuf_r+0x1e>
 8005ac8:	2100      	movs	r1, #0
 8005aca:	2340      	movs	r3, #64	@ 0x40
 8005acc:	e7e9      	b.n	8005aa2 <__swhatbuf_r+0x22>
 8005ace:	46c0      	nop			@ (mov r8, r8)
 8005ad0:	ffffe000 	.word	0xffffe000

08005ad4 <__smakebuf_r>:
 8005ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ad6:	2602      	movs	r6, #2
 8005ad8:	898b      	ldrh	r3, [r1, #12]
 8005ada:	0005      	movs	r5, r0
 8005adc:	000c      	movs	r4, r1
 8005ade:	b085      	sub	sp, #20
 8005ae0:	4233      	tst	r3, r6
 8005ae2:	d007      	beq.n	8005af4 <__smakebuf_r+0x20>
 8005ae4:	0023      	movs	r3, r4
 8005ae6:	3347      	adds	r3, #71	@ 0x47
 8005ae8:	6023      	str	r3, [r4, #0]
 8005aea:	6123      	str	r3, [r4, #16]
 8005aec:	2301      	movs	r3, #1
 8005aee:	6163      	str	r3, [r4, #20]
 8005af0:	b005      	add	sp, #20
 8005af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005af4:	ab03      	add	r3, sp, #12
 8005af6:	aa02      	add	r2, sp, #8
 8005af8:	f7ff ffc2 	bl	8005a80 <__swhatbuf_r>
 8005afc:	9f02      	ldr	r7, [sp, #8]
 8005afe:	9001      	str	r0, [sp, #4]
 8005b00:	0039      	movs	r1, r7
 8005b02:	0028      	movs	r0, r5
 8005b04:	f7ff fa5c 	bl	8004fc0 <_malloc_r>
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	d108      	bne.n	8005b1e <__smakebuf_r+0x4a>
 8005b0c:	220c      	movs	r2, #12
 8005b0e:	5ea3      	ldrsh	r3, [r4, r2]
 8005b10:	059a      	lsls	r2, r3, #22
 8005b12:	d4ed      	bmi.n	8005af0 <__smakebuf_r+0x1c>
 8005b14:	2203      	movs	r2, #3
 8005b16:	4393      	bics	r3, r2
 8005b18:	431e      	orrs	r6, r3
 8005b1a:	81a6      	strh	r6, [r4, #12]
 8005b1c:	e7e2      	b.n	8005ae4 <__smakebuf_r+0x10>
 8005b1e:	2380      	movs	r3, #128	@ 0x80
 8005b20:	89a2      	ldrh	r2, [r4, #12]
 8005b22:	6020      	str	r0, [r4, #0]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	81a3      	strh	r3, [r4, #12]
 8005b28:	9b03      	ldr	r3, [sp, #12]
 8005b2a:	6120      	str	r0, [r4, #16]
 8005b2c:	6167      	str	r7, [r4, #20]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00c      	beq.n	8005b4c <__smakebuf_r+0x78>
 8005b32:	0028      	movs	r0, r5
 8005b34:	230e      	movs	r3, #14
 8005b36:	5ee1      	ldrsh	r1, [r4, r3]
 8005b38:	f000 f832 	bl	8005ba0 <_isatty_r>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	d005      	beq.n	8005b4c <__smakebuf_r+0x78>
 8005b40:	2303      	movs	r3, #3
 8005b42:	89a2      	ldrh	r2, [r4, #12]
 8005b44:	439a      	bics	r2, r3
 8005b46:	3b02      	subs	r3, #2
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	81a3      	strh	r3, [r4, #12]
 8005b4c:	89a3      	ldrh	r3, [r4, #12]
 8005b4e:	9a01      	ldr	r2, [sp, #4]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	81a3      	strh	r3, [r4, #12]
 8005b54:	e7cc      	b.n	8005af0 <__smakebuf_r+0x1c>

08005b56 <memmove>:
 8005b56:	b510      	push	{r4, lr}
 8005b58:	4288      	cmp	r0, r1
 8005b5a:	d902      	bls.n	8005b62 <memmove+0xc>
 8005b5c:	188b      	adds	r3, r1, r2
 8005b5e:	4298      	cmp	r0, r3
 8005b60:	d308      	bcc.n	8005b74 <memmove+0x1e>
 8005b62:	2300      	movs	r3, #0
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d007      	beq.n	8005b78 <memmove+0x22>
 8005b68:	5ccc      	ldrb	r4, [r1, r3]
 8005b6a:	54c4      	strb	r4, [r0, r3]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	e7f9      	b.n	8005b64 <memmove+0xe>
 8005b70:	5c8b      	ldrb	r3, [r1, r2]
 8005b72:	5483      	strb	r3, [r0, r2]
 8005b74:	3a01      	subs	r2, #1
 8005b76:	d2fb      	bcs.n	8005b70 <memmove+0x1a>
 8005b78:	bd10      	pop	{r4, pc}
	...

08005b7c <_fstat_r>:
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	b570      	push	{r4, r5, r6, lr}
 8005b80:	4d06      	ldr	r5, [pc, #24]	@ (8005b9c <_fstat_r+0x20>)
 8005b82:	0004      	movs	r4, r0
 8005b84:	0008      	movs	r0, r1
 8005b86:	0011      	movs	r1, r2
 8005b88:	602b      	str	r3, [r5, #0]
 8005b8a:	f7fb f9d8 	bl	8000f3e <_fstat>
 8005b8e:	1c43      	adds	r3, r0, #1
 8005b90:	d103      	bne.n	8005b9a <_fstat_r+0x1e>
 8005b92:	682b      	ldr	r3, [r5, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d000      	beq.n	8005b9a <_fstat_r+0x1e>
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	bd70      	pop	{r4, r5, r6, pc}
 8005b9c:	20000808 	.word	0x20000808

08005ba0 <_isatty_r>:
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	b570      	push	{r4, r5, r6, lr}
 8005ba4:	4d06      	ldr	r5, [pc, #24]	@ (8005bc0 <_isatty_r+0x20>)
 8005ba6:	0004      	movs	r4, r0
 8005ba8:	0008      	movs	r0, r1
 8005baa:	602b      	str	r3, [r5, #0]
 8005bac:	f7fb f9cc 	bl	8000f48 <_isatty>
 8005bb0:	1c43      	adds	r3, r0, #1
 8005bb2:	d103      	bne.n	8005bbc <_isatty_r+0x1c>
 8005bb4:	682b      	ldr	r3, [r5, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d000      	beq.n	8005bbc <_isatty_r+0x1c>
 8005bba:	6023      	str	r3, [r4, #0]
 8005bbc:	bd70      	pop	{r4, r5, r6, pc}
 8005bbe:	46c0      	nop			@ (mov r8, r8)
 8005bc0:	20000808 	.word	0x20000808

08005bc4 <_sbrk_r>:
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	b570      	push	{r4, r5, r6, lr}
 8005bc8:	4d06      	ldr	r5, [pc, #24]	@ (8005be4 <_sbrk_r+0x20>)
 8005bca:	0004      	movs	r4, r0
 8005bcc:	0008      	movs	r0, r1
 8005bce:	602b      	str	r3, [r5, #0]
 8005bd0:	f7fb f9be 	bl	8000f50 <_sbrk>
 8005bd4:	1c43      	adds	r3, r0, #1
 8005bd6:	d103      	bne.n	8005be0 <_sbrk_r+0x1c>
 8005bd8:	682b      	ldr	r3, [r5, #0]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d000      	beq.n	8005be0 <_sbrk_r+0x1c>
 8005bde:	6023      	str	r3, [r4, #0]
 8005be0:	bd70      	pop	{r4, r5, r6, pc}
 8005be2:	46c0      	nop			@ (mov r8, r8)
 8005be4:	20000808 	.word	0x20000808

08005be8 <memchr>:
 8005be8:	b2c9      	uxtb	r1, r1
 8005bea:	1882      	adds	r2, r0, r2
 8005bec:	4290      	cmp	r0, r2
 8005bee:	d101      	bne.n	8005bf4 <memchr+0xc>
 8005bf0:	2000      	movs	r0, #0
 8005bf2:	4770      	bx	lr
 8005bf4:	7803      	ldrb	r3, [r0, #0]
 8005bf6:	428b      	cmp	r3, r1
 8005bf8:	d0fb      	beq.n	8005bf2 <memchr+0xa>
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	e7f6      	b.n	8005bec <memchr+0x4>

08005bfe <_realloc_r>:
 8005bfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c00:	0006      	movs	r6, r0
 8005c02:	000c      	movs	r4, r1
 8005c04:	0015      	movs	r5, r2
 8005c06:	2900      	cmp	r1, #0
 8005c08:	d105      	bne.n	8005c16 <_realloc_r+0x18>
 8005c0a:	0011      	movs	r1, r2
 8005c0c:	f7ff f9d8 	bl	8004fc0 <_malloc_r>
 8005c10:	0004      	movs	r4, r0
 8005c12:	0020      	movs	r0, r4
 8005c14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c16:	2a00      	cmp	r2, #0
 8005c18:	d103      	bne.n	8005c22 <_realloc_r+0x24>
 8005c1a:	f7ff f965 	bl	8004ee8 <_free_r>
 8005c1e:	002c      	movs	r4, r5
 8005c20:	e7f7      	b.n	8005c12 <_realloc_r+0x14>
 8005c22:	f000 f81c 	bl	8005c5e <_malloc_usable_size_r>
 8005c26:	0007      	movs	r7, r0
 8005c28:	4285      	cmp	r5, r0
 8005c2a:	d802      	bhi.n	8005c32 <_realloc_r+0x34>
 8005c2c:	0843      	lsrs	r3, r0, #1
 8005c2e:	42ab      	cmp	r3, r5
 8005c30:	d3ef      	bcc.n	8005c12 <_realloc_r+0x14>
 8005c32:	0029      	movs	r1, r5
 8005c34:	0030      	movs	r0, r6
 8005c36:	f7ff f9c3 	bl	8004fc0 <_malloc_r>
 8005c3a:	9001      	str	r0, [sp, #4]
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	d101      	bne.n	8005c44 <_realloc_r+0x46>
 8005c40:	9c01      	ldr	r4, [sp, #4]
 8005c42:	e7e6      	b.n	8005c12 <_realloc_r+0x14>
 8005c44:	002a      	movs	r2, r5
 8005c46:	42bd      	cmp	r5, r7
 8005c48:	d900      	bls.n	8005c4c <_realloc_r+0x4e>
 8005c4a:	003a      	movs	r2, r7
 8005c4c:	0021      	movs	r1, r4
 8005c4e:	9801      	ldr	r0, [sp, #4]
 8005c50:	f7ff f941 	bl	8004ed6 <memcpy>
 8005c54:	0021      	movs	r1, r4
 8005c56:	0030      	movs	r0, r6
 8005c58:	f7ff f946 	bl	8004ee8 <_free_r>
 8005c5c:	e7f0      	b.n	8005c40 <_realloc_r+0x42>

08005c5e <_malloc_usable_size_r>:
 8005c5e:	1f0b      	subs	r3, r1, #4
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	1f18      	subs	r0, r3, #4
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	da01      	bge.n	8005c6c <_malloc_usable_size_r+0xe>
 8005c68:	580b      	ldr	r3, [r1, r0]
 8005c6a:	18c0      	adds	r0, r0, r3
 8005c6c:	4770      	bx	lr
	...

08005c70 <_init>:
 8005c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c72:	46c0      	nop			@ (mov r8, r8)
 8005c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c76:	bc08      	pop	{r3}
 8005c78:	469e      	mov	lr, r3
 8005c7a:	4770      	bx	lr

08005c7c <_fini>:
 8005c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7e:	46c0      	nop			@ (mov r8, r8)
 8005c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c82:	bc08      	pop	{r3}
 8005c84:	469e      	mov	lr, r3
 8005c86:	4770      	bx	lr
