{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603041798067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603041798068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 00:23:17 2020 " "Processing started: Mon Oct 19 00:23:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603041798068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603041798068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603041798068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603041798952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflip.v 2 2 " "Found 2 design units, including 2 entities, in source file d_flipflip.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/RegisterFile/D_FlipFlip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799012 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_Latch " "Found entity 2: D_Latch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/RegisterFile/D_FlipFlip.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603041799012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 5 5 " "Found 5 design units, including 5 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder.v" "" { Text "D:/HDL/RegisterFile/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799016 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder4to16 " "Found entity 2: Decoder4to16" {  } { { "Decoder.v" "" { Text "D:/HDL/RegisterFile/Decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799016 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder5to32 " "Found entity 3: Decoder5to32" {  } { { "Decoder.v" "" { Text "D:/HDL/RegisterFile/Decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799016 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder8to256 " "Found entity 4: Decoder8to256" {  } { { "Decoder.v" "" { Text "D:/HDL/RegisterFile/Decoder.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799016 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder10to1024 " "Found entity 5: Decoder10to1024" {  } { { "Decoder.v" "" { Text "D:/HDL/RegisterFile/Decoder.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603041799016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/HDL/RegisterFile/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603041799019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfilecell.v 2 2 " "Found 2 design units, including 2 entities, in source file registerfilecell.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileCell " "Found entity 1: RegisterFileCell" {  } { { "RegisterFileCell.v" "" { Text "D:/HDL/RegisterFile/RegisterFileCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799024 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFileCell_NBIT " "Found entity 2: RegisterFileCell_NBIT" {  } { { "RegisterFileCell.v" "" { Text "D:/HDL/RegisterFile/RegisterFileCell.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603041799024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "D:/HDL/RegisterFile/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603041799027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603041799027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q Register.v(6) " "Verilog HDL Implicit Net warning at Register.v(6): created implicit net for \"Q\"" {  } { { "Register.v" "" { Text "D:/HDL/RegisterFile/Register.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603041799027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603041799069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder5to32 Decoder5to32:decoder0 " "Elaborating entity \"Decoder5to32\" for hierarchy \"Decoder5to32:decoder0\"" {  } { { "RegisterFile.v" "decoder0" { Text "D:/HDL/RegisterFile/RegisterFile.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603041799088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4to16 Decoder5to32:decoder0\|Decoder4to16:decode0 " "Elaborating entity \"Decoder4to16\" for hierarchy \"Decoder5to32:decoder0\|Decoder4to16:decode0\"" {  } { { "Decoder.v" "decode0" { Text "D:/HDL/RegisterFile/Decoder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603041799118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Decoder5to32:decoder0\|Decoder4to16:decode0\|Decoder2to4:decode0 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Decoder5to32:decoder0\|Decoder4to16:decode0\|Decoder2to4:decode0\"" {  } { { "Decoder.v" "decode0" { Text "D:/HDL/RegisterFile/Decoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603041799155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileCell_NBIT RegisterFileCell_NBIT:rgCell32\[0\] " "Elaborating entity \"RegisterFileCell_NBIT\" for hierarchy \"RegisterFileCell_NBIT:rgCell32\[0\]\"" {  } { { "RegisterFile.v" "rgCell32\[0\]" { Text "D:/HDL/RegisterFile/RegisterFile.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603041799200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileCell RegisterFileCell_NBIT:rgCell32\[0\]\|RegisterFileCell:rgCell\[0\] " "Elaborating entity \"RegisterFileCell\" for hierarchy \"RegisterFileCell_NBIT:rgCell32\[0\]\|RegisterFileCell:rgCell\[0\]\"" {  } { { "RegisterFileCell.v" "rgCell\[0\]" { Text "D:/HDL/RegisterFile/RegisterFileCell.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603041799202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FlipFlop RegisterFileCell_NBIT:rgCell32\[0\]\|RegisterFileCell:rgCell\[0\]\|D_FlipFlop:dff " "Elaborating entity \"D_FlipFlop\" for hierarchy \"RegisterFileCell_NBIT:rgCell32\[0\]\|RegisterFileCell:rgCell\[0\]\|D_FlipFlop:dff\"" {  } { { "RegisterFileCell.v" "dff" { Text "D:/HDL/RegisterFile/RegisterFileCell.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603041799203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch RegisterFileCell_NBIT:rgCell32\[0\]\|RegisterFileCell:rgCell\[0\]\|D_FlipFlop:dff\|D_Latch:ff0 " "Elaborating entity \"D_Latch\" for hierarchy \"RegisterFileCell_NBIT:rgCell32\[0\]\|RegisterFileCell:rgCell\[0\]\|D_FlipFlop:dff\|D_Latch:ff0\"" {  } { { "D_FlipFlip.v" "ff0" { Text "D:/HDL/RegisterFile/D_FlipFlip.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603041799205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603041818973 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603041818973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4715 " "Implemented 4715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603041819498 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603041819498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4600 " "Implemented 4600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603041819498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603041819498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603041819623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 00:23:39 2020 " "Processing ended: Mon Oct 19 00:23:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603041819623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603041819623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603041819623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603041819623 ""}
