--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TimeTop.twx TimeTop.ncd -o TimeTop.twr TimeTop.pcf -ucf
TimeTop.ucf

Design file:              TimeTop.ncd
Physical constraint file: TimeTop.pcf
Device,package,speed:     xc3s200,tq144,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2712 paths analyzed, 722 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.512ns.
--------------------------------------------------------------------------------

Paths for end point u_15min/w15Digit3_3 (SLICE_X23Y6.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CLK1s/r1s (FF)
  Destination:          u_15min/w15Digit3_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_CLK1s/r1s to u_15min/w15Digit3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.XQ      Tcko                  0.626   u_CLK1s/r1s
                                                       u_CLK1s/r1s
    SLICE_X18Y7.F4       net (fanout=52)       2.682   u_CLK1s/r1s
    SLICE_X18Y7.X        Tilo                  0.529   u_15min/w15Digit1_and0000
                                                       u_15min/w15Digit1_not0003111
    SLICE_X21Y6.F2       net (fanout=4)        0.494   u_15min/w15Digit1_and0000
    SLICE_X21Y6.X        Tilo                  0.479   u_15min/w15Digit1<2>
                                                       u_15min/w15Digit3_not0002
    SLICE_X23Y6.CE       net (fanout=3)        2.177   u_15min/w15Digit3_not0002
    SLICE_X23Y6.CLK      Tceck                 0.524   u_15min/w15Digit3<3>
                                                       u_15min/w15Digit3_3
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (2.158ns logic, 5.353ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CLK1s/r1s (FF)
  Destination:          u_15min/w15Digit3_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.441ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_CLK1s/r1s to u_15min/w15Digit3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.XQ      Tcko                  0.626   u_CLK1s/r1s
                                                       u_CLK1s/r1s
    SLICE_X21Y9.F1       net (fanout=52)       2.810   u_CLK1s/r1s
    SLICE_X21Y9.X        Tilo                  0.479   u_15min/N2
                                                       u_15min/w15Digit2_not000221
    SLICE_X21Y6.F4       net (fanout=7)        0.346   u_15min/N2
    SLICE_X21Y6.X        Tilo                  0.479   u_15min/w15Digit1<2>
                                                       u_15min/w15Digit3_not0002
    SLICE_X23Y6.CE       net (fanout=3)        2.177   u_15min/w15Digit3_not0002
    SLICE_X23Y6.CLK      Tceck                 0.524   u_15min/w15Digit3<3>
                                                       u_15min/w15Digit3_3
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (2.108ns logic, 5.333ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_15min/w15Digit1_0 (FF)
  Destination:          u_15min/w15Digit3_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_15min/w15Digit1_0 to u_15min/w15Digit3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.YQ       Tcko                  0.626   u_15min/w15Digit1<1>
                                                       u_15min/w15Digit1_0
    SLICE_X18Y7.G2       net (fanout=6)        0.612   u_15min/w15Digit1<0>
    SLICE_X18Y7.Y        Tilo                  0.529   u_15min/w15Digit1_and0000
                                                       u_15min/w15Digit1_cmp_eq00001
    SLICE_X18Y7.F3       net (fanout=11)       0.043   u_15min/w15Digit1_cmp_eq0000
    SLICE_X18Y7.X        Tilo                  0.529   u_15min/w15Digit1_and0000
                                                       u_15min/w15Digit1_not0003111
    SLICE_X21Y6.F2       net (fanout=4)        0.494   u_15min/w15Digit1_and0000
    SLICE_X21Y6.X        Tilo                  0.479   u_15min/w15Digit1<2>
                                                       u_15min/w15Digit3_not0002
    SLICE_X23Y6.CE       net (fanout=3)        2.177   u_15min/w15Digit3_not0002
    SLICE_X23Y6.CLK      Tceck                 0.524   u_15min/w15Digit3<3>
                                                       u_15min/w15Digit3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.013ns (2.687ns logic, 3.326ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point u_15min/w15Digit3_2 (SLICE_X23Y6.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CLK1s/r1s (FF)
  Destination:          u_15min/w15Digit3_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_CLK1s/r1s to u_15min/w15Digit3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.XQ      Tcko                  0.626   u_CLK1s/r1s
                                                       u_CLK1s/r1s
    SLICE_X18Y7.F4       net (fanout=52)       2.682   u_CLK1s/r1s
    SLICE_X18Y7.X        Tilo                  0.529   u_15min/w15Digit1_and0000
                                                       u_15min/w15Digit1_not0003111
    SLICE_X21Y6.F2       net (fanout=4)        0.494   u_15min/w15Digit1_and0000
    SLICE_X21Y6.X        Tilo                  0.479   u_15min/w15Digit1<2>
                                                       u_15min/w15Digit3_not0002
    SLICE_X23Y6.CE       net (fanout=3)        2.177   u_15min/w15Digit3_not0002
    SLICE_X23Y6.CLK      Tceck                 0.524   u_15min/w15Digit3<3>
                                                       u_15min/w15Digit3_2
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (2.158ns logic, 5.353ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CLK1s/r1s (FF)
  Destination:          u_15min/w15Digit3_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.441ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_CLK1s/r1s to u_15min/w15Digit3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.XQ      Tcko                  0.626   u_CLK1s/r1s
                                                       u_CLK1s/r1s
    SLICE_X21Y9.F1       net (fanout=52)       2.810   u_CLK1s/r1s
    SLICE_X21Y9.X        Tilo                  0.479   u_15min/N2
                                                       u_15min/w15Digit2_not000221
    SLICE_X21Y6.F4       net (fanout=7)        0.346   u_15min/N2
    SLICE_X21Y6.X        Tilo                  0.479   u_15min/w15Digit1<2>
                                                       u_15min/w15Digit3_not0002
    SLICE_X23Y6.CE       net (fanout=3)        2.177   u_15min/w15Digit3_not0002
    SLICE_X23Y6.CLK      Tceck                 0.524   u_15min/w15Digit3<3>
                                                       u_15min/w15Digit3_2
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (2.108ns logic, 5.333ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_15min/w15Digit1_0 (FF)
  Destination:          u_15min/w15Digit3_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_15min/w15Digit1_0 to u_15min/w15Digit3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.YQ       Tcko                  0.626   u_15min/w15Digit1<1>
                                                       u_15min/w15Digit1_0
    SLICE_X18Y7.G2       net (fanout=6)        0.612   u_15min/w15Digit1<0>
    SLICE_X18Y7.Y        Tilo                  0.529   u_15min/w15Digit1_and0000
                                                       u_15min/w15Digit1_cmp_eq00001
    SLICE_X18Y7.F3       net (fanout=11)       0.043   u_15min/w15Digit1_cmp_eq0000
    SLICE_X18Y7.X        Tilo                  0.529   u_15min/w15Digit1_and0000
                                                       u_15min/w15Digit1_not0003111
    SLICE_X21Y6.F2       net (fanout=4)        0.494   u_15min/w15Digit1_and0000
    SLICE_X21Y6.X        Tilo                  0.479   u_15min/w15Digit1<2>
                                                       u_15min/w15Digit3_not0002
    SLICE_X23Y6.CE       net (fanout=3)        2.177   u_15min/w15Digit3_not0002
    SLICE_X23Y6.CLK      Tceck                 0.524   u_15min/w15Digit3<3>
                                                       u_15min/w15Digit3_2
    -------------------------------------------------  ---------------------------
    Total                                      6.013ns (2.687ns logic, 3.326ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point u_15min/w15Digit1_3 (SLICE_X19Y7.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CLK1s/r1s (FF)
  Destination:          u_15min/w15Digit1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_CLK1s/r1s to u_15min/w15Digit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.XQ      Tcko                  0.626   u_CLK1s/r1s
                                                       u_CLK1s/r1s
    SLICE_X20Y5.G4       net (fanout=52)       2.712   u_CLK1s/r1s
    SLICE_X20Y5.Y        Tilo                  0.529   u_15min/w15Digit1_or0001
                                                       u_15min/w15Digit1_or0001_SW0_SW0
    SLICE_X20Y5.F3       net (fanout=1)        0.014   u_15min/w15Digit1_or0001_SW0_SW0/O
    SLICE_X20Y5.X        Tilo                  0.529   u_15min/w15Digit1_or0001
                                                       u_15min/w15Digit1_or0001
    SLICE_X24Y7.F3       net (fanout=11)       0.974   u_15min/w15Digit1_or0001
    SLICE_X24Y7.X        Tilo                  0.529   u_Counts/wO<3>
                                                       u_15min/w15Digit1_not00031
    SLICE_X19Y7.CE       net (fanout=3)        0.968   u_15min/w15Digit1_not0003
    SLICE_X19Y7.CLK      Tceck                 0.524   u_15min/w15Digit1<3>
                                                       u_15min/w15Digit1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (2.737ns logic, 4.668ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_15min/w15Digit4_1 (FF)
  Destination:          u_15min/w15Digit1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.818ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_15min/w15Digit4_1 to u_15min/w15Digit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.XQ       Tcko                  0.626   u_15min/w15Digit4<1>
                                                       u_15min/w15Digit4_1
    SLICE_X21Y9.G1       net (fanout=4)        0.649   u_15min/w15Digit4<1>
    SLICE_X21Y9.Y        Tilo                  0.479   u_15min/N2
                                                       u_15min/Msub_w15Digit4_addsub0000_cy<2>11
    SLICE_X20Y5.F1       net (fanout=4)        0.540   u_15min/Msub_w15Digit4_addsub0000_cy<2>
    SLICE_X20Y5.X        Tilo                  0.529   u_15min/w15Digit1_or0001
                                                       u_15min/w15Digit1_or0001
    SLICE_X24Y7.F3       net (fanout=11)       0.974   u_15min/w15Digit1_or0001
    SLICE_X24Y7.X        Tilo                  0.529   u_Counts/wO<3>
                                                       u_15min/w15Digit1_not00031
    SLICE_X19Y7.CE       net (fanout=3)        0.968   u_15min/w15Digit1_not0003
    SLICE_X19Y7.CLK      Tceck                 0.524   u_15min/w15Digit1<3>
                                                       u_15min/w15Digit1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (2.687ns logic, 3.131ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_15min/w15Digit2_0 (FF)
  Destination:          u_15min/w15Digit1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_15min/w15Digit2_0 to u_15min/w15Digit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y2.XQ       Tcko                  0.626   u_15min/w15Digit2<0>
                                                       u_15min/w15Digit2_0
    SLICE_X20Y4.G2       net (fanout=5)        0.549   u_15min/w15Digit2<0>
    SLICE_X20Y4.Y        Tilo                  0.529   N116
                                                       u_15min/Msub_w15Digit2_addsub0000_cy<2>11
    SLICE_X20Y5.F2       net (fanout=7)        0.520   u_15min/Msub_w15Digit2_addsub0000_cy<2>
    SLICE_X20Y5.X        Tilo                  0.529   u_15min/w15Digit1_or0001
                                                       u_15min/w15Digit1_or0001
    SLICE_X24Y7.F3       net (fanout=11)       0.974   u_15min/w15Digit1_or0001
    SLICE_X24Y7.X        Tilo                  0.529   u_Counts/wO<3>
                                                       u_15min/w15Digit1_not00031
    SLICE_X19Y7.CE       net (fanout=3)        0.968   u_15min/w15Digit1_not0003
    SLICE_X19Y7.CLK      Tceck                 0.524   u_15min/w15Digit1<3>
                                                       u_15min/w15Digit1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (2.737ns logic, 3.011ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Push10/rDebouce_1 (SLICE_X14Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push10/rDebouce_0 (FF)
  Destination:          u_Push10/rDebouce_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push10/rDebouce_0 to u_Push10/rDebouce_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.YQ      Tcko                  0.501   u_Push10/rDebouce<1>
                                                       u_Push10/rDebouce_0
    SLICE_X14Y12.BX      net (fanout=2)        0.448   u_Push10/rDebouce<0>
    SLICE_X14Y12.CLK     Tckdi       (-Th)     0.246   u_Push10/rDebouce<1>
                                                       u_Push10/rDebouce_1
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point u_Push10/rDebouce_3 (SLICE_X15Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push10/rDebouce_2 (FF)
  Destination:          u_Push10/rDebouce_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push10/rDebouce_2 to u_Push10/rDebouce_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.YQ      Tcko                  0.501   u_Push10/rDebouce<3>
                                                       u_Push10/rDebouce_2
    SLICE_X15Y12.BX      net (fanout=2)        0.448   u_Push10/rDebouce<2>
    SLICE_X15Y12.CLK     Tckdi       (-Th)     0.246   u_Push10/rDebouce<3>
                                                       u_Push10/rDebouce_3
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point u_PushState/rDebouce_3 (SLICE_X12Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_PushState/rDebouce_2 (FF)
  Destination:          u_PushState/rDebouce_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_PushState/rDebouce_2 to u_PushState/rDebouce_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.YQ       Tcko                  0.501   u_PushState/rDebouce<3>
                                                       u_PushState/rDebouce_2
    SLICE_X12Y8.BX       net (fanout=2)        0.448   u_PushState/rDebouce<2>
    SLICE_X12Y8.CLK      Tckdi       (-Th)     0.246   u_PushState/rDebouce<3>
                                                       u_PushState/rDebouce_3
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_15min/w15Digit4<1>/SR
  Logical resource: u_15min/w15Digit4_1/SR
  Location pin: SLICE_X20Y8.SR
  Clock network: u_15min/w15Digit1_not0002_inv
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: u_15min/w15Digit4<1>/SR
  Logical resource: u_15min/w15Digit4_1/SR
  Location pin: SLICE_X20Y8.SR
  Clock network: u_15min/w15Digit1_not0002_inv
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_5min/w5Digit4<2>/SR
  Logical resource: u_5min/w5Digit4_2/SR
  Location pin: SLICE_X20Y20.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.512|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2712 paths, 0 nets, and 1256 connections

Design statistics:
   Minimum period:   7.512ns{1}   (Maximum frequency: 133.120MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 20 14:00:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



