LIBRARY ieee;
LIBRARY STD;
USE STD.textio.ALL;
USE ieee.std_logic_textio.ALL;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY SubBytes_TB IS
END ENTITY;

ARCHITECTURE SubBytes_TB_arc OF SubBytes_TB IS


	COMPONENT KeyExpansion IS
	PORT (
		clk      : IN STD_LOGIC;
		key  : IN STD_LOGIC_VECTOR(127 DOWNTO 0);
		key_out : OUT STD_LOGIC_VECTOR(1407 DOWNTO 0));

	END COMPONENT;

	SIGNAL clk : STD_LOGIC;
	SIGNAL data_in_TB : STD_LOGIC_VECTOR(127 DOWNTO 0);
	SIGNAL data_out_TB : STD_LOGIC_VECTOR(1407 DOWNTO 0);

BEGIN
	stimulus : PROCESS
	BEGIN
		clk <= '0';
		WAIT FOR 5 ns;
		clk <= '1';
		WAIT FOR 5 ns;
	END PROCESS;

	DUT : KeyExpansion PORT MAP(clk, data_in_TB, data_out_TB);

	PROCESS BEGIN
	data_in_TB <= x"2b7e151628aed2a6abf7158809cf4f3c"; wait for 50 ns;
	END PROCESS;

END ARCHITECTURE;