#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Sep 17 17:12:19 2018
# Process ID: 7688
# Current directory: g:/fifoteam/bat_tools/app
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7748
# Log file: g:/fifoteam/bat_tools/app/vivado.log
# Journal file: g:/fifoteam/bat_tools/app\vivado.jou
#-----------------------------------------------------------
start_gui
create_project managed_ip_project G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project -part xc7a100tfgg484-2 -ip
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 847.070 ; gain = 124.180
set_property target_simulator ModelSim [current_project]
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0 -dir g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {47} CONFIG.B_Width {1} CONFIG.SCLR {true} CONFIG.Out_Width {47} CONFIG.Latency {1} CONFIG.B_Value {0}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_0'...
generate_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_0'...
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci]
launch_runs -jobs 8 c_addsub_0_synth_1
[Mon Sep 17 18:27:52 2018] Launched c_addsub_0_synth_1...
Run output will be captured here: G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.runs/c_addsub_0_synth_1/runme.log
export_simulation -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci] -directory G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/sim_scripts -ip_user_files_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files -ipstatic_source_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name frame_info_adder47 -dir g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47
set_property -dict [list CONFIG.Component_Name {frame_info_adder47} CONFIG.Implementation {DSP48} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {47} CONFIG.B_Width {1} CONFIG.B_Constant {false} CONFIG.SCLR {true} CONFIG.Bypass {false} CONFIG.Out_Width {47} CONFIG.Latency {1} CONFIG.B_Value {0}] [get_ips frame_info_adder47]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'frame_info_adder47' to 'frame_info_adder47' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'frame_info_adder47'...
generate_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'frame_info_adder47'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'frame_info_adder47'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'frame_info_adder47'...
catch { config_ip_cache -export [get_ips -all frame_info_adder47] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP frame_info_adder47, cache-ID = 9602c4078225de0c; cache size = 0.153 MB.
export_ip_user_files -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci'
export_simulation -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -directory G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/sim_scripts -ip_user_files_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files -ipstatic_source_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci] -no_script -reset -force -quiet
remove_files  -fileset c_addsub_0 g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.runs/c_addsub_0_synth_1

INFO: [Project 1-386] Moving file 'g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci' from fileset 'c_addsub_0' to fileset 'sources_1'.
file delete -force g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0
reset_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
export_ip_user_files -of_objects  [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -sync -no_script -force -quiet
generate_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'frame_info_adder47'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'frame_info_adder47'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'frame_info_adder47'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'frame_info_adder47'...
catch { config_ip_cache -export [get_ips -all frame_info_adder47] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP frame_info_adder47, cache-ID = 9602c4078225de0c; cache size = 0.153 MB.
export_ip_user_files -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci'
export_simulation -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -directory G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/sim_scripts -ip_user_files_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files -ipstatic_source_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 17 18:56:07 2018...
