#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 18 13:15:56 2021
# Process ID: 1556
# Current directory: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16912 C:\Users\lucet\semester\21s-hardware-system-design\Project\proj\V1_Quantization\Verilog\mm_mul\mm_mul.xpr
# Log file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/vivado.log
# Journal file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.xpr
update_compile_order -fileset sources_1
reset_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_mm_multiplier_2.v
import_files -fileset sim_1 -norecurse C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_mm_multiplier_2.v
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_mm_multiplier.tcl
close_sim
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_mm_multiplier.tcl
close_sim
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_mm_multiplier.tcl
close_sim
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_mm_multiplier.tcl
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_mm_multiplier.tcl
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg}
close_sim
