Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/22.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/22.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  project_circuit.vho
Sim SDF file          :  project_circuit__vhdl.sdo
Sim dir               :  simulation\questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File project_circuit_run_msim_gate_vhdl.do already exists - backing up current file as project_circuit_run_msim_gate_vhdl.do.bak11
Probing transcript
Questa Intel FPGA Info: # Reading pref.tcl
Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64
Questa Intel FPGA Info: # //  Version 2021.2 win64 Apr 14 2021
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  Copyright 1991-2021 Mentor Graphics Corporation
Questa Intel FPGA Info: # //  All Rights Reserved.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade
Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of
Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential,
Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act,
Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information
Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act,
Questa Intel FPGA Info: # //  18 U.S.C. Section 1905.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # do project_circuit_run_msim_gate_vhdl.do
Questa Intel FPGA Info: # if {[file exists gate_work]} {
Questa Intel FPGA Info: # 	vdel -lib gate_work -all
Questa Intel FPGA Info: # }
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt14".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt15".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt16".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt17".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt18".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt19".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt20".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt21".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt22".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt23".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt24".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt25".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt26".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt27".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt28".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt29".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt30".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt31".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt32".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
Questa Intel FPGA Info: # vlib gate_work
Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at "gate_work".
Questa Intel FPGA Info: # Errors: 0, Warnings: 1
Questa Intel FPGA Info: # vmap work gate_work
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
Questa Intel FPGA Info: # vmap work gate_work 
Questa Intel FPGA Info: # Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
Questa Intel FPGA Info: # Modifying modelsim.ini
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vcom -93 -work work {project_circuit.vho}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Questa Intel FPGA Info: # Start time: 16:09:52 on Dec 05,2023
Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work project_circuit.vho 
Questa Intel FPGA Info: # -- Loading package STANDARD
Questa Intel FPGA Info: # -- Loading package TEXTIO
Questa Intel FPGA Info: # -- Loading package std_logic_1164
Questa Intel FPGA Info: # -- Loading package VITAL_Timing
Questa Intel FPGA Info: # -- Loading package VITAL_Primitives
Questa Intel FPGA Info: # -- Loading package cycloneive_atom_pack
Questa Intel FPGA Info: # -- Loading package cycloneive_components
Questa Intel FPGA Info: # -- Compiling entity hard_block
Questa Intel FPGA Info: # -- Compiling architecture structure of hard_block
Questa Intel FPGA Info: # -- Loading package dffeas_pack
Questa Intel FPGA Info: # -- Loading package altera_primitives_components
Questa Intel FPGA Info: # -- Compiling entity project_circuit
Questa Intel FPGA Info: # -- Compiling architecture structure of project_circuit
Questa Intel FPGA Info: # End time: 16:09:52 on Dec 05,2023, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vcom -93 -work work {C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/simulation/questa/proj_ckt_tb5.vhd}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Questa Intel FPGA Info: # Start time: 16:09:52 on Dec 05,2023
Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/simulation/questa/proj_ckt_tb5.vhd 
Questa Intel FPGA Info: # -- Loading package STANDARD
Questa Intel FPGA Info: # -- Loading package TEXTIO
Questa Intel FPGA Info: # -- Loading package std_logic_1164
Questa Intel FPGA Info: # -- Loading package VITAL_Timing
Questa Intel FPGA Info: # -- Loading package VITAL_Primitives
Questa Intel FPGA Info: # -- Loading package dffeas_pack
Questa Intel FPGA Info: # -- Loading package altera_primitives_components
Questa Intel FPGA Info: # -- Loading package cycloneive_atom_pack
Questa Intel FPGA Info: # -- Loading package cycloneive_components
Questa Intel FPGA Info: # -- Loading package std_logic_textio
Questa Intel FPGA Info: # -- Loading package std_logic_arith
Questa Intel FPGA Info: # -- Loading package STD_LOGIC_UNSIGNED
Questa Intel FPGA Info: # -- Compiling entity proj_ckt_tb5
Questa Intel FPGA Info: # -- Compiling architecture proj_ckt_tb5_arch of proj_ckt_tb5
Questa Intel FPGA Info: # End time: 16:09:52 on Dec 05,2023, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  proj_ckt_tb5
Questa Intel FPGA Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" proj_ckt_tb5 
Questa Intel FPGA Info: # Start time: 16:09:52 on Dec 05,2023
Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized...
Questa Intel FPGA Info: # Loading std.standard
Questa Intel FPGA Info: # Loading std.textio(body)
Questa Intel FPGA Info: # Loading ieee.std_logic_1164(body)
Questa Intel FPGA Info: # Loading ieee.vital_timing(body)
Questa Intel FPGA Info: # Loading ieee.vital_primitives(body)
Questa Intel FPGA Info: # Loading altera.dffeas_pack
Questa Intel FPGA Info: # Loading altera.altera_primitives_components
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_atom_pack(body)
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_components
Questa Intel FPGA Info: # Loading ieee.std_logic_textio(body)
Questa Intel FPGA Info: # Loading ieee.std_logic_arith(body)
Questa Intel FPGA Info: # Loading ieee.std_logic_unsigned(body)
Questa Intel FPGA Info: # Loading work.proj_ckt_tb5(proj_ckt_tb5_arch)#1
Questa Intel FPGA Info: # Loading work.project_circuit(structure)#1
Questa Intel FPGA Info: # Loading work.hard_block(structure)#1
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_io_obuf(arch)#1
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_io_ibuf(arch)#1
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)#1
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_ena_reg(behave)#1
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#1
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#2
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#3
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6
Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#2
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#7
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#8
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#9
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#10
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#11
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#12
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#13
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#14
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#15
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#16
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#17
Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#3
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#18
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#19
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#20
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#21
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#22
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#23
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#24
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#25
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#26
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#27
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#28
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#29
Questa Intel FPGA Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#30
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # add wave *
Questa Intel FPGA Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
Questa Intel FPGA Info: #           File in use by: Musayed Ahmed Yash  Hostname: MUSAYED-LAPTOP  ProcessID: 2604
Questa Intel FPGA Info: #           Attempting to use alternate WLF file "./wlftwbabsm".
Questa Intel FPGA Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
Questa Intel FPGA Info: #           Using alternate file: ./wlftwbabsm
Questa Intel FPGA Info: # view structure
Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct
Questa Intel FPGA Info: # view signals
Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree
Questa Intel FPGA Info: # run -all
Questa Intel FPGA Info: # End time: 17:51:32 on Dec 05,2023, Elapsed time: 1:41:40
Questa Intel FPGA Info: # Errors: 0, Warnings: 2
Info: NativeLink simulation flow was successful
