# fpga_interconnect
interconnecting bus written in VHDL for accessing data in FPGA modules

This module allows assigning data to an address with connect_data_to_address procedure and bus can be initialized with init_bus procedure

the bus was implemented in a walkthrough video 
https://www.youtube.com/watch?v=HEmYQm4TuZU
