# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sd_testing_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../sd_testing_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../sd_files/sd_controller.v" \

sv xil_defaultlib  --include "../../../../sd_testing_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../final_project/final_project.srcs/sources_1/new/display_8hex.sv" \
"../../../../sd_testing_1.srcs/sources_1/new/main.sv" \
"../../../../sd_testing_1.srcs/sim_1/new/main_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
