#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Dec 12 20:39:25 2020
# Process ID: 10156
# Current directory: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5000 C:\D\An3\An3_sem1_exerc\SSC\SSC_proiect\Multiplicator_CPA_16\Multiplicator_CPA_16.xpr
# Log file: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/vivado.log
# Journal file: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 799.152 ; gain = 142.891
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a50tcsg324-1
current_run [get_runs synth_2]
set_property top Inmultire_mainn_CPA_16 [current_fileset]
set_property target_language VHDL [current_project]
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Control_Unit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/MPG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/carry_prop_adder.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/carry_prop_adder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/displ7seg.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/displ7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/full_adder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd:1]
[Sat Dec 12 20:43:43 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 20:44:41 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 20:46:42 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 21:08:10 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 21:08:54 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 21:10:11 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 21:14:47 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 21:15:33 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 21:16:56 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 21:24:00 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 21:24:50 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 21:26:08 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 21:30:02 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 21:31:04 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 21:32:22 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 21:39:04 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 21:39:51 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 21:41:11 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/.Xil/Vivado-10156-DESKTOP-PS7LJIR/dcp/Inmultire_mainn_CPA_16.xdc]
Finished Parsing XDC File [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/.Xil/Vivado-10156-DESKTOP-PS7LJIR/dcp/Inmultire_mainn_CPA_16.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1044.320 ; gain = 0.012
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1044.320 ; gain = 0.012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1301.637 ; gain = 449.945
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 21:42:38 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 21:43:28 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 21:44:53 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 21:53:22 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 21:54:09 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 21:55:31 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 22:04:07 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 22:05:07 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 22:08:00 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 22:08:58 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 22:10:56 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 22:24:05 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 22:25:00 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 22:26:57 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 22:36:24 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 22:37:21 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 22:39:24 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 22:46:33 2020] Launched synth_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Sat Dec 12 22:47:30 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Dec 12 22:49:55 2020] Launched impl_2...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 22:57:41 2020...
