{
  "name": "fpga-support",
  "displayName": "FPGA Develop Support",
  "description": "Language support for TCL&HDL",
  "version": "0.0.1",
  "publisher": "sterben",
  "repository": "https://github.com/go2sh/tcl-language-support",
  "engines": {
    "vscode": "^1.41.0"
  },
  "categories": [
    "Extension Packs",
    "Programming Languages",
    "Snippets"
  ],
  "activationEvents": [
    "onLanguage:tcl",
    "onLanguage:vhdl",
		"onLanguage:verilog",
    "onLanguage:systemverilog",
    "onCommand:extension.instance",
    "onCommand:extension.testbench"
  ],
  "main": "./src/extension",
  "contributes": {
		"configuration": {
			"title": "HDL configuration",
			"properties": {
				"verilog.linting.linter": {
					"scope": "window",
					"type": "string",
					"enum": [
						"xvlog",
						"iverilog",
						"verilator",
						"modelsim",
						"none"
					],
					"default": "none",
					"description": "Select the verilog linter. Possible values are 'iverilog', 'verilator', xvlog' or 'none'"
				},
				"verilog.ctags.path": {
					"scope": "window",
					"type": "string",
					"default": "ctags",
					"description": "A path to the installation of Universal Ctags"
				},
				"verilog.logging.enabled": {
					"scope": "window",
					"type": "boolean",
					"default": false,
					"description": "Enable logging for this extension"
				}
			}
		},
    "languages": [
      {
        "id": "tcl",
        "aliases": [
          "TCL",
          "Xilinx Constraints File",
          "Synopsis Constraints File"
        ],
        "extensions": [
          ".tcl",
          ".sdc",
          ".xdc"
        ],
        "configuration": "./config/tcl.configuration.json"
      },
      {
        "id": "vhdl",
        "aliases": [
          "VHDL", 
          "vhdl"
        ],
        "extensions": [
          ".vhd",
          ".vhdl",
          ".vho",
          ".vht"
        ],
        "configuration": "./config/vhdl.configuration.json"
      },
			{
				"id": "verilog",
				"aliases": [
					"Verilog",
					"verilog"
				],
				"extensions": [
          ".v",
          ".V",
					".vh",
					".vl"
				],
				"configuration": "./config/verilog.configuration.json"
			},
			{
				"id": "systemverilog",
				"aliases": [
					"System Verilog",
					"systemverilog"
				],
				"extensions": [
					".sv",
					".SV"
				],
				"configuration": "./config/systemverilog.configuration.json"
			}
    ],
    "grammars": [
      {
        "language": "tcl",
        "scopeName": "source.tcl",
        "path": "./syntaxes/tcl.json"
      },
      {
        "language": "vhdl",
        "scopeName": "source.vhdl",
        "path": "./syntaxes/vhdl.json"
      },
			{
				"language": "verilog",
				"scopeName": "source.verilog",
				"path": "./syntaxes/verilog.json"
			},
			{
				"language": "systemverilog",
				"scopeName": "source.systemverilog",
				"path": "./syntaxes/systemverilog.json"
			}
    ],
    "snippets": [
      {
        "language": "tcl",
        "path": "./snippets/tcl.json"
      },
      {
        "language": "vhdl",
        "path": "./snippets/vhdl.json"
      },
			{
				"language": "verilog",
				"path": "./snippets/verilog.json"
			},
			{
				"language": "systemverilog",
				"path": "./snippets/systemverilog.json"
			}
    ],
    "commands": [
      {
          "command": "extension.instance",
          "title": "Instance"
      },
      {
          "command": "extension.testbench",
          "title": "Testbench"
      }
    ]
  },
  "scripts": {
    "vscode:prepublish": "npm run build:grammar",
    "build:grammar": "ts-node --files ./scripts/build.ts"
  },
  "devDependencies": {
    "@types/js-yaml": "^3.12.1",
    "@types/node": "^13.5.0",
    "@types/plist": "^3.0.2",
    "js-yaml": "^3.13.1",
    "plist": "^3.0.1",
    "ts-node": "^8.6.2",
    "typescript": "^3.7.5"
  }
}
