Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 29 00:18:57 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_system_timing_summary_routed.rpt -rpx top_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_system
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.948        0.000                      0                  291        0.156        0.000                      0                  291        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.948        0.000                      0                  291        0.156        0.000                      0                  291        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 2.385ns (46.838%)  route 2.707ns (53.162%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.407    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.521    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.635    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__6/O[1]
                         net (fo=1, routed)           1.101    10.070    U_DISPLAY_LETTER_CONTROLLER/data0[30]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.331    10.401 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[30]_i_1/O
                         net (fo=1, routed)           0.000    10.401    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[30]
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.586    15.008    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[30]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDCE (Setup_fdce_C_D)        0.075    15.349    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[30]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 2.241ns (49.650%)  route 2.273ns (50.350%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.407    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.521    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.635    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__6/O[0]
                         net (fo=1, routed)           0.667     9.524    U_DISPLAY_LETTER_CONTROLLER/data0[29]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.299     9.823 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[29]_i_1/O
                         net (fo=1, routed)           0.000     9.823    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[29]
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.586    15.008    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[29]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDCE (Setup_fdce_C_D)        0.031    15.305    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[29]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.997ns (44.708%)  route 2.470ns (55.292%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.606 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/O[3]
                         net (fo=1, routed)           0.864     9.470    U_DISPLAY_LETTER_CONTROLLER/data0[20]
    SLICE_X4Y104         LUT5 (Prop_lut5_I4_O)        0.306     9.776 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[20]_i_1/O
                         net (fo=1, routed)           0.000     9.776    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[20]
    SLICE_X4Y104         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.587    15.009    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[20]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDCE (Setup_fdce_C_D)        0.031    15.281    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 2.013ns (45.393%)  route 2.422ns (54.607%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.407    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.629 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4/O[0]
                         net (fo=1, routed)           0.816     9.445    U_DISPLAY_LETTER_CONTROLLER/data0[21]
    SLICE_X6Y105         LUT5 (Prop_lut5_I4_O)        0.299     9.744 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[21]_i_1/O
                         net (fo=1, routed)           0.000     9.744    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[21]
    SLICE_X6Y105         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.587    15.009    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[21]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.077    15.327    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 2.111ns (48.211%)  route 2.268ns (51.789%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.407    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.720 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4/O[3]
                         net (fo=1, routed)           0.662     9.382    U_DISPLAY_LETTER_CONTROLLER/data0[24]
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.306     9.688 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[24]_i_1/O
                         net (fo=1, routed)           0.000     9.688    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[24]
    SLICE_X4Y105         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.587    15.009    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[24]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.031    15.281    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[24]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.899ns (43.938%)  route 2.423ns (56.062%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.515 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/O[0]
                         net (fo=1, routed)           0.817     9.332    U_DISPLAY_LETTER_CONTROLLER/data0[17]
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.299     9.631 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[17]_i_1/O
                         net (fo=1, routed)           0.000     9.631    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[17]
    SLICE_X3Y104         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.589    15.011    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[17]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.029    15.264    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 2.289ns (52.070%)  route 2.107ns (47.930%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.407    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.521    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.635    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.874 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__6/O[2]
                         net (fo=1, routed)           0.501     9.375    U_DISPLAY_LETTER_CONTROLLER/data0[31]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.330     9.705 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[31]_i_1/O
                         net (fo=1, routed)           0.000     9.705    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[31]
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.586    15.008    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[31]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDCE (Setup_fdce_C_D)        0.075    15.349    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[31]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 2.147ns (50.470%)  route 2.107ns (49.530%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.407    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.521    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.760 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5/O[2]
                         net (fo=1, routed)           0.501     9.261    U_DISPLAY_LETTER_CONTROLLER/data0[27]
    SLICE_X4Y106         LUT5 (Prop_lut5_I4_O)        0.302     9.563 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[27]_i_1/O
                         net (fo=1, routed)           0.000     9.563    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[27]
    SLICE_X4Y106         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.587    15.009    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[27]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.031    15.281    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[27]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 2.225ns (52.304%)  route 2.029ns (47.696%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.293    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.407    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.521    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.834 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__5/O[3]
                         net (fo=1, routed)           0.423     9.257    U_DISPLAY_LETTER_CONTROLLER/data0[28]
    SLICE_X4Y106         LUT5 (Prop_lut5_I4_O)        0.306     9.563 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[28]_i_1/O
                         net (fo=1, routed)           0.000     9.563    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[28]
    SLICE_X4Y106         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.587    15.009    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[28]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.031    15.281    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[28]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.805ns (42.785%)  route 2.414ns (57.215%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.707     5.309    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.606     7.371    U_DISPLAY_LETTER_CONTROLLER/countPrescaler[0]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.951 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.951    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.179    U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.418 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler0_carry__2/O[2]
                         net (fo=1, routed)           0.808     9.226    U_DISPLAY_LETTER_CONTROLLER/data0[15]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.302     9.528 r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler[15]_i_1/O
                         net (fo=1, routed)           0.000     9.528    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_0[15]
    SLICE_X3Y103         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.589    15.011    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[15]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y103         FDCE (Setup_fdce_C_D)        0.031    15.266    U_DISPLAY_LETTER_CONTROLLER/countPrescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/dato_rx_reg[0]/Q
                         net (fo=1, routed)           0.117     1.773    U_DISPLAY_LETTER_CONTROLLER/Q[0]
    SLICE_X4Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     2.031    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.066     1.617    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.787%)  route 0.121ns (46.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  U_RECEIVER/RDB_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/RDB_Out_reg[5]/Q
                         net (fo=3, routed)           0.121     1.778    U_RECEIVER/p_3_in
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.075     1.606    U_RECEIVER/dato_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.128     1.643 r  U_RECEIVER/dato_rx_reg[7]/Q
                         net (fo=1, routed)           0.059     1.702    U_DISPLAY_LETTER_CONTROLLER/Q[7]
    SLICE_X2Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[7]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.000     1.528    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.595     1.514    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[0]/Q
                         net (fo=2, routed)           0.115     1.770    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg_n_0_[0]
    SLICE_X6Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     2.031    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[8]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.064     1.594    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.238%)  route 0.129ns (47.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.595     1.514    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  U_RECEIVER/RDB_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_RECEIVER/RDB_Out_reg[7]/Q
                         net (fo=3, routed)           0.129     1.784    U_RECEIVER/p_1_in
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[6]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.076     1.607    U_RECEIVER/dato_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.595     1.514    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[16]/Q
                         net (fo=2, routed)           0.110     1.788    U_DISPLAY_LETTER_CONTROLLER/data2[0]
    SLICE_X5Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     2.031    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[24]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y111         FDCE (Hold_fdce_C_D)         0.066     1.596    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.595     1.514    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[39]/Q
                         net (fo=2, routed)           0.123     1.778    U_DISPLAY_LETTER_CONTROLLER/data4[7]
    SLICE_X4Y110         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     2.031    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[47]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.070     1.584    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.148ns (67.297%)  route 0.072ns (32.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.595     1.514    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.148     1.662 r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[9]/Q
                         net (fo=2, routed)           0.072     1.734    U_DISPLAY_LETTER_CONTROLLER/data1[1]
    SLICE_X6Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     2.031    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[17]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.023     1.537    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.146%)  route 0.119ns (45.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  U_RECEIVER/RDB_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/RDB_Out_reg[4]/Q
                         net (fo=3, routed)           0.119     1.776    U_RECEIVER/p_4_in
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  U_RECEIVER/dato_rx_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.047     1.578    U_RECEIVER/dato_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.595     1.514    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[52]/Q
                         net (fo=2, routed)           0.133     1.788    U_DISPLAY_LETTER_CONTROLLER/data6[4]
    SLICE_X4Y110         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     2.031    U_DISPLAY_LETTER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[60]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.075     1.589    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    U_DISPLAY_LETTER_CONTROLLER/SEG_AG_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y103    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y104    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y110    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y110    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y109    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[32]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y111    U_DISPLAY_LETTER_CONTROLLER/RegNumberOut_reg[33]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112    U_RECEIVER/RDB_Out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112    U_RECEIVER/RDB_Out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112    U_RECEIVER/RDB_Out_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112    U_RECEIVER/RDB_Out_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112    U_RECEIVER/RDB_Out_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110    U_DISPLAY_LETTER_CONTROLLER/AND_70_reg[3]/C



