/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module FIFO36K_synch_primitive_inst(rst, clk, wr_en, rd_en, push, pop, empty, full, almost_empty, almost_full, prog_empty, prog_full, overflow, underflow);
  input wr_en;
  output underflow;
  input rst;
  input rd_en;
  input [35:0] push;
  output prog_full;
  output prog_empty;
  output [35:0] pop;
  output overflow;
  output full;
  output empty;
  input clk;
  output almost_full;
  output almost_empty;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$514 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$513 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$512 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$511 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$510 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$509 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$508 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$507 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$506 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$505 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$504 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$503 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$502 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$501 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$500 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$499 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$498 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$497 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$496 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$495 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$494 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$493 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$492 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$491 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$490 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$489 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$488 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$487 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$486 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$485 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$484 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$clkbufmap.cc:298:execute$398 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$almost_empty ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$almost_full ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$empty ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$full ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$overflow ;
  wire [35:0] \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$prog_empty ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$prog_full ;
  wire [35:0] \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$rd_en ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$rst ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$underflow ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$wr_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:10.10-10.22" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.almost_empty ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:11.10-11.21" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.almost_full ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:3.9-3.12" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:8.10-8.15" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.empty ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:9.10-9.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.full ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:14.10-14.18" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.overflow ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:7.17-7.20" *)
  wire [35:0] \$auto$rs_design_edit.cc:820:execute$525.pop ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:12.10-12.20" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.prog_empty ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:13.10-13.19" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.prog_full ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:6.16-6.20" *)
  wire [35:0] \$auto$rs_design_edit.cc:820:execute$525.push ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:5.9-5.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.rd_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:2.9-2.12" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.rst ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:15.10-15.19" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.underflow ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:4.9-4.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$525.wr_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:4.9-4.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:4.9-4.14" *)
  wire wr_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:15.10-15.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:15.10-15.19" *)
  wire underflow;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:2.9-2.12" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:2.9-2.12" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:5.9-5.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:5.9-5.14" *)
  wire rd_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:6.16-6.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:6.16-6.20" *)
  wire [35:0] push;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:13.10-13.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:13.10-13.19" *)
  wire prog_full;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:12.10-12.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:12.10-12.20" *)
  wire prog_empty;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:7.17-7.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:7.17-7.20" *)
  wire [35:0] pop;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:14.10-14.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:14.10-14.18" *)
  wire overflow;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:9.10-9.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:9.10-9.14" *)
  wire full;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:8.10-8.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:8.10-8.15" *)
  wire empty;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:3.9-3.12" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:3.9-3.12" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:11.10-11.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:11.10-11.21" *)
  wire almost_full;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:10.10-10.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:10.10-10.22" *)
  wire almost_empty;
  wire \$iopadmap$wr_en ;
  wire \$iopadmap$underflow ;
  wire \$iopadmap$rst ;
  wire \$iopadmap$rd_en ;
  wire [35:0] \$iopadmap$push ;
  wire \$iopadmap$prog_full ;
  wire \$iopadmap$prog_empty ;
  wire [35:0] \$iopadmap$pop ;
  wire \$iopadmap$overflow ;
  wire \$iopadmap$full ;
  wire \$iopadmap$empty ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$almost_full ;
  wire \$iopadmap$almost_empty ;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  wire \$auto$rs_design_edit.cc:568:execute$484 ;
  wire \$auto$rs_design_edit.cc:568:execute$485 ;
  wire \$auto$rs_design_edit.cc:568:execute$486 ;
  wire \$auto$rs_design_edit.cc:568:execute$487 ;
  wire \$auto$rs_design_edit.cc:568:execute$488 ;
  wire \$auto$rs_design_edit.cc:568:execute$489 ;
  wire \$auto$rs_design_edit.cc:568:execute$490 ;
  wire \$auto$rs_design_edit.cc:568:execute$491 ;
  wire \$auto$rs_design_edit.cc:568:execute$492 ;
  wire \$auto$rs_design_edit.cc:568:execute$493 ;
  wire \$auto$rs_design_edit.cc:568:execute$494 ;
  wire \$auto$rs_design_edit.cc:568:execute$495 ;
  wire \$auto$rs_design_edit.cc:568:execute$496 ;
  wire \$auto$rs_design_edit.cc:568:execute$497 ;
  wire \$auto$rs_design_edit.cc:568:execute$498 ;
  wire \$auto$rs_design_edit.cc:568:execute$499 ;
  wire \$auto$rs_design_edit.cc:568:execute$500 ;
  wire \$auto$rs_design_edit.cc:568:execute$501 ;
  wire \$auto$rs_design_edit.cc:568:execute$502 ;
  wire \$auto$rs_design_edit.cc:568:execute$503 ;
  wire \$auto$rs_design_edit.cc:568:execute$504 ;
  wire \$auto$rs_design_edit.cc:568:execute$505 ;
  wire \$auto$rs_design_edit.cc:568:execute$506 ;
  wire \$auto$rs_design_edit.cc:568:execute$507 ;
  wire \$auto$rs_design_edit.cc:568:execute$508 ;
  wire \$auto$rs_design_edit.cc:568:execute$509 ;
  wire \$auto$rs_design_edit.cc:568:execute$510 ;
  wire \$auto$rs_design_edit.cc:568:execute$511 ;
  wire \$auto$rs_design_edit.cc:568:execute$512 ;
  wire \$auto$rs_design_edit.cc:568:execute$513 ;
  wire \$auto$rs_design_edit.cc:568:execute$514 ;
  wire \$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$auto$rs_design_edit.cc:568:execute$523 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.almost_empty  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$almost_empty ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.almost_empty )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.almost_full  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$almost_full ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.almost_full )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$484 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.empty  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$empty ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.empty )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.full  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$full ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.full )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.overflow  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$overflow ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.overflow )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_10  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [10]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_11  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [11]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_12  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [12]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_13  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [13]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_14  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [14]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_15  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [15]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_16  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [16]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_17  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [17]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_18  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [18]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_19  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [19]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_20  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [20]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_21  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [21]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_22  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [22]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_23  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [23]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_24  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [24]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_25  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [25]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_26  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [26]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_27  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [27]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_28  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [28]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_29  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [29]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_30  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [30]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_31  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [31]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_32  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [32]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_33  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [33]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_34  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [34]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_35  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [35]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.pop_9  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop [9]),
    .O(\$auto$rs_design_edit.cc:820:execute$525.pop [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.prog_empty  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$prog_empty ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.prog_empty )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.prog_full  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$prog_full ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.prog_full )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$485 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$486 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$487 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [10]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$488 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [11]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$489 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [12]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$490 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [13]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$491 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [14]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$492 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [15]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$493 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [16]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$494 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [17]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$495 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [18]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$496 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [19]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$497 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$498 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [20]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$499 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [21]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$500 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [22]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$501 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [23]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$502 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [24]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$503 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [25]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$504 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [26]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$505 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [27]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$506 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [28]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$507 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [29]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$508 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$509 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [30]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$510 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [31]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_32  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$511 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [32]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_33  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$512 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [33]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_34  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$513 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [34]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_35  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$514 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [35]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$515 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$516 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$517 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$518 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$519 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.push_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$520 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.push [9]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.rd_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$521 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.rd_en ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$rd_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.rst  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$522 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.rst ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$rst )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.underflow  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$underflow ),
    .O(\$auto$rs_design_edit.cc:820:execute$525.underflow )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$FIFO36K_synch_primitive_inst.wr_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$523 ),
    .I(\$auto$rs_design_edit.cc:820:execute$525.wr_en ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$wr_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$clkbufmap.cc:265:execute$396  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$clkbufmap.cc:298:execute$398 )
  );
  fabric_FIFO36K_synch_primitive_inst \$auto$rs_design_edit.cc:818:execute$524  (
    .\$auto$rs_design_edit.cc:568:execute$523 (\$auto$rs_design_edit.cc:568:execute$523 ),
    .\$auto$rs_design_edit.cc:568:execute$522 (\$auto$rs_design_edit.cc:568:execute$522 ),
    .\$auto$rs_design_edit.cc:568:execute$521 (\$auto$rs_design_edit.cc:568:execute$521 ),
    .\$auto$rs_design_edit.cc:568:execute$520 (\$auto$rs_design_edit.cc:568:execute$520 ),
    .\$auto$rs_design_edit.cc:568:execute$519 (\$auto$rs_design_edit.cc:568:execute$519 ),
    .\$auto$rs_design_edit.cc:568:execute$518 (\$auto$rs_design_edit.cc:568:execute$518 ),
    .\$auto$rs_design_edit.cc:568:execute$517 (\$auto$rs_design_edit.cc:568:execute$517 ),
    .\$auto$rs_design_edit.cc:568:execute$516 (\$auto$rs_design_edit.cc:568:execute$516 ),
    .\$auto$rs_design_edit.cc:568:execute$515 (\$auto$rs_design_edit.cc:568:execute$515 ),
    .\$auto$rs_design_edit.cc:568:execute$514 (\$auto$rs_design_edit.cc:568:execute$514 ),
    .\$auto$rs_design_edit.cc:568:execute$513 (\$auto$rs_design_edit.cc:568:execute$513 ),
    .\$auto$rs_design_edit.cc:568:execute$512 (\$auto$rs_design_edit.cc:568:execute$512 ),
    .\$auto$rs_design_edit.cc:568:execute$511 (\$auto$rs_design_edit.cc:568:execute$511 ),
    .\$auto$rs_design_edit.cc:568:execute$510 (\$auto$rs_design_edit.cc:568:execute$510 ),
    .\$auto$rs_design_edit.cc:568:execute$509 (\$auto$rs_design_edit.cc:568:execute$509 ),
    .\$auto$rs_design_edit.cc:568:execute$508 (\$auto$rs_design_edit.cc:568:execute$508 ),
    .\$auto$rs_design_edit.cc:568:execute$507 (\$auto$rs_design_edit.cc:568:execute$507 ),
    .\$auto$rs_design_edit.cc:568:execute$506 (\$auto$rs_design_edit.cc:568:execute$506 ),
    .\$auto$rs_design_edit.cc:568:execute$505 (\$auto$rs_design_edit.cc:568:execute$505 ),
    .\$auto$rs_design_edit.cc:568:execute$504 (\$auto$rs_design_edit.cc:568:execute$504 ),
    .\$auto$rs_design_edit.cc:568:execute$503 (\$auto$rs_design_edit.cc:568:execute$503 ),
    .\$auto$rs_design_edit.cc:568:execute$502 (\$auto$rs_design_edit.cc:568:execute$502 ),
    .\$auto$rs_design_edit.cc:568:execute$501 (\$auto$rs_design_edit.cc:568:execute$501 ),
    .\$auto$rs_design_edit.cc:568:execute$500 (\$auto$rs_design_edit.cc:568:execute$500 ),
    .\$auto$rs_design_edit.cc:568:execute$499 (\$auto$rs_design_edit.cc:568:execute$499 ),
    .\$auto$rs_design_edit.cc:568:execute$498 (\$auto$rs_design_edit.cc:568:execute$498 ),
    .\$auto$rs_design_edit.cc:568:execute$497 (\$auto$rs_design_edit.cc:568:execute$497 ),
    .\$auto$rs_design_edit.cc:568:execute$496 (\$auto$rs_design_edit.cc:568:execute$496 ),
    .\$auto$rs_design_edit.cc:568:execute$495 (\$auto$rs_design_edit.cc:568:execute$495 ),
    .\$auto$rs_design_edit.cc:568:execute$494 (\$auto$rs_design_edit.cc:568:execute$494 ),
    .\$auto$rs_design_edit.cc:568:execute$493 (\$auto$rs_design_edit.cc:568:execute$493 ),
    .\$auto$rs_design_edit.cc:568:execute$492 (\$auto$rs_design_edit.cc:568:execute$492 ),
    .\$auto$rs_design_edit.cc:568:execute$491 (\$auto$rs_design_edit.cc:568:execute$491 ),
    .\$auto$rs_design_edit.cc:568:execute$490 (\$auto$rs_design_edit.cc:568:execute$490 ),
    .\$auto$rs_design_edit.cc:568:execute$489 (\$auto$rs_design_edit.cc:568:execute$489 ),
    .\$auto$rs_design_edit.cc:568:execute$488 (\$auto$rs_design_edit.cc:568:execute$488 ),
    .\$auto$rs_design_edit.cc:568:execute$487 (\$auto$rs_design_edit.cc:568:execute$487 ),
    .\$auto$rs_design_edit.cc:568:execute$486 (\$auto$rs_design_edit.cc:568:execute$486 ),
    .\$auto$rs_design_edit.cc:568:execute$485 (\$auto$rs_design_edit.cc:568:execute$485 ),
    .\$auto$rs_design_edit.cc:568:execute$484 (\$auto$rs_design_edit.cc:568:execute$484 ),
    .\$auto$clkbufmap.cc:298:execute$398 (\$auto$clkbufmap.cc:298:execute$398 ),
    .\$iopadmap$almost_empty (\$iopadmap$almost_empty ),
    .\$iopadmap$almost_full (\$iopadmap$almost_full ),
    .\$iopadmap$empty (\$iopadmap$empty ),
    .\$iopadmap$full (\$iopadmap$full ),
    .\$iopadmap$overflow (\$iopadmap$overflow ),
    .\$iopadmap$pop (\$iopadmap$pop ),
    .\$iopadmap$prog_empty (\$iopadmap$prog_empty ),
    .\$iopadmap$prog_full (\$iopadmap$prog_full ),
    .\$iopadmap$push (\$iopadmap$push ),
    .\$iopadmap$rd_en (\$iopadmap$rd_en ),
    .\$iopadmap$rst (\$iopadmap$rst ),
    .\$iopadmap$underflow (\$iopadmap$underflow ),
    .\$iopadmap$wr_en (\$iopadmap$wr_en )
  );
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$523  = \$auto$rs_design_edit.cc:568:execute$523 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$522  = \$auto$rs_design_edit.cc:568:execute$522 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$521  = \$auto$rs_design_edit.cc:568:execute$521 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$520  = \$auto$rs_design_edit.cc:568:execute$520 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$519  = \$auto$rs_design_edit.cc:568:execute$519 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$518  = \$auto$rs_design_edit.cc:568:execute$518 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$517  = \$auto$rs_design_edit.cc:568:execute$517 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$516  = \$auto$rs_design_edit.cc:568:execute$516 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$515  = \$auto$rs_design_edit.cc:568:execute$515 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$514  = \$auto$rs_design_edit.cc:568:execute$514 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$513  = \$auto$rs_design_edit.cc:568:execute$513 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$512  = \$auto$rs_design_edit.cc:568:execute$512 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$511  = \$auto$rs_design_edit.cc:568:execute$511 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$510  = \$auto$rs_design_edit.cc:568:execute$510 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$509  = \$auto$rs_design_edit.cc:568:execute$509 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$508  = \$auto$rs_design_edit.cc:568:execute$508 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$507  = \$auto$rs_design_edit.cc:568:execute$507 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$506  = \$auto$rs_design_edit.cc:568:execute$506 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$505  = \$auto$rs_design_edit.cc:568:execute$505 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$504  = \$auto$rs_design_edit.cc:568:execute$504 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$503  = \$auto$rs_design_edit.cc:568:execute$503 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$502  = \$auto$rs_design_edit.cc:568:execute$502 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$501  = \$auto$rs_design_edit.cc:568:execute$501 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$500  = \$auto$rs_design_edit.cc:568:execute$500 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$499  = \$auto$rs_design_edit.cc:568:execute$499 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$498  = \$auto$rs_design_edit.cc:568:execute$498 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$497  = \$auto$rs_design_edit.cc:568:execute$497 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$496  = \$auto$rs_design_edit.cc:568:execute$496 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$495  = \$auto$rs_design_edit.cc:568:execute$495 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$494  = \$auto$rs_design_edit.cc:568:execute$494 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$493  = \$auto$rs_design_edit.cc:568:execute$493 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$492  = \$auto$rs_design_edit.cc:568:execute$492 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$491  = \$auto$rs_design_edit.cc:568:execute$491 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$490  = \$auto$rs_design_edit.cc:568:execute$490 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$489  = \$auto$rs_design_edit.cc:568:execute$489 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$488  = \$auto$rs_design_edit.cc:568:execute$488 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$487  = \$auto$rs_design_edit.cc:568:execute$487 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$486  = \$auto$rs_design_edit.cc:568:execute$486 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$485  = \$auto$rs_design_edit.cc:568:execute$485 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$rs_design_edit.cc:568:execute$484  = \$auto$rs_design_edit.cc:568:execute$484 ;
  assign \$auto$clkbufmap.cc:298:execute$398  = \$flatten$auto$rs_design_edit.cc:820:execute$525.$auto$clkbufmap.cc:298:execute$398 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$almost_empty  = \$iopadmap$almost_empty ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$almost_full  = \$iopadmap$almost_full ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$empty  = \$iopadmap$empty ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$full  = \$iopadmap$full ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$overflow  = \$iopadmap$overflow ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$pop  = \$iopadmap$pop ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$prog_empty  = \$iopadmap$prog_empty ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$prog_full  = \$iopadmap$prog_full ;
  assign \$iopadmap$push  = \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$push ;
  assign \$iopadmap$rd_en  = \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$rd_en ;
  assign \$iopadmap$rst  = \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$rst ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$underflow  = \$iopadmap$underflow ;
  assign \$iopadmap$wr_en  = \$flatten$auto$rs_design_edit.cc:820:execute$525.$iopadmap$wr_en ;
  assign almost_empty = \$auto$rs_design_edit.cc:820:execute$525.almost_empty ;
  assign almost_full = \$auto$rs_design_edit.cc:820:execute$525.almost_full ;
  assign \$auto$rs_design_edit.cc:820:execute$525.clk  = clk;
  assign empty = \$auto$rs_design_edit.cc:820:execute$525.empty ;
  assign full = \$auto$rs_design_edit.cc:820:execute$525.full ;
  assign overflow = \$auto$rs_design_edit.cc:820:execute$525.overflow ;
  assign pop = \$auto$rs_design_edit.cc:820:execute$525.pop ;
  assign prog_empty = \$auto$rs_design_edit.cc:820:execute$525.prog_empty ;
  assign prog_full = \$auto$rs_design_edit.cc:820:execute$525.prog_full ;
  assign \$auto$rs_design_edit.cc:820:execute$525.push  = push;
  assign \$auto$rs_design_edit.cc:820:execute$525.rd_en  = rd_en;
  assign \$auto$rs_design_edit.cc:820:execute$525.rst  = rst;
  assign underflow = \$auto$rs_design_edit.cc:820:execute$525.underflow ;
  assign \$auto$rs_design_edit.cc:820:execute$525.wr_en  = wr_en;
endmodule
