<annotationInfo>
<annotationInfo>
<item  id="9" filename="pool/pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11" filename="pool/pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="16" filename="pool/pooling.cpp" linenumber="13" name="zext_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln13_fu_757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="17" filename="pool/pooling.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln13_1_fu_761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="18" filename="pool/pooling.cpp" linenumber="13" name="zext_ln13_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln13_2_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="pool/pooling.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln13_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="pool/pooling.cpp" linenumber="13" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="pool/pooling.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_781_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_25_fu_6131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="pool/pooling.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_1948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_fu_1953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_1_fu_2402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_2_fu_2408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_1_fu_2413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_3_fu_2642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_4_fu_2648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="42" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_2_fu_2653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_5_fu_3098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_6_fu_3104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_3_fu_3109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_7_fu_3338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_8_fu_3344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_4_fu_3349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_9_fu_3794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_10_fu_3800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_5_fu_3805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_11_fu_4034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_12_fu_4040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_6_fu_4045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_13_fu_4490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_14_fu_4496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_7_fu_4501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_15_fu_4730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_16_fu_4736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_8_fu_4741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_17_fu_5186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_18_fu_5192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_9_fu_5197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_19_fu_5426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_20_fu_5432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_10_fu_5437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_21_fu_5907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_22_fu_5913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_11_fu_5918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_23_fu_5923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_24_fu_5929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_12_fu_6137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_fu_6325_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="pool/pooling.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mul_mucud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="pool/pooling.cpp" linenumber="28" name="tmp_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_144_fu_796_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="pool/pooling.cpp" linenumber="28" name="tmp_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_145_fu_805_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_91_fu_1630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_1_fu_1635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="pool/pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_1639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_1_fu_1644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_92_fu_818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_93_fu_1958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_1963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_1967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_2_fu_1972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_2_fu_829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="pool/pooling.cpp" linenumber="28" name="tmp_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_146_fu_834_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="pool/pooling.cpp" linenumber="28" name="tmp_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_147_fu_844_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_4_fu_852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_3_fu_2189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_4_fu_2194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_5_fu_2199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_5_fu_857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="pool/pooling.cpp" linenumber="28" name="tmp_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_148_fu_862_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="pool/pooling.cpp" linenumber="28" name="tmp_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_149_fu_872_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_6_fu_880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_6_fu_2658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_7_fu_2663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_7_fu_2668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_8_fu_1006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="pool/pooling.cpp" linenumber="28" name="tmp_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_150_fu_1011_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="pool/pooling.cpp" linenumber="28" name="tmp_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_151_fu_1021_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_8_fu_1029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="127" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_9_fu_2885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_10_fu_2890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_9_fu_2895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="131" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_11_fu_1034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="pool/pooling.cpp" linenumber="28" name="tmp_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_152_fu_1039_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="pool/pooling.cpp" linenumber="28" name="tmp_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_153_fu_1049_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_10_fu_1057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_12_fu_3354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_13_fu_3359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_11_fu_3364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_14_fu_1162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="pool/pooling.cpp" linenumber="28" name="tmp_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_154_fu_1167_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="pool/pooling.cpp" linenumber="28" name="tmp_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_155_fu_1177_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_12_fu_1185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_15_fu_3581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_16_fu_3586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_13_fu_3591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_17_fu_1190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="pool/pooling.cpp" linenumber="28" name="tmp_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_156_fu_1195_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="pool/pooling.cpp" linenumber="28" name="tmp_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_157_fu_1205_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_14_fu_1213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_18_fu_4050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_19_fu_4055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_15_fu_4060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_20_fu_1318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="159" filename="pool/pooling.cpp" linenumber="28" name="tmp_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_158_fu_1323_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="pool/pooling.cpp" linenumber="28" name="tmp_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_159_fu_1333_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_16_fu_1341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_21_fu_4277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_22_fu_4282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_17_fu_4287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="167" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_23_fu_1346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="pool/pooling.cpp" linenumber="28" name="tmp_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_160_fu_1351_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="pool/pooling.cpp" linenumber="28" name="tmp_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_161_fu_1361_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_18_fu_1369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_24_fu_4746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_25_fu_4751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_19_fu_4756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_26_fu_1474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="pool/pooling.cpp" linenumber="28" name="tmp_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_162_fu_1479_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="pool/pooling.cpp" linenumber="28" name="tmp_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_163_fu_1489_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_20_fu_1497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="181" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_27_fu_4973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_28_fu_4978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_21_fu_4983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_29_fu_1502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="pool/pooling.cpp" linenumber="28" name="tmp_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_164_fu_1507_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="pool/pooling.cpp" linenumber="28" name="tmp_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_165_fu_1517_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_22_fu_1525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="190" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_30_fu_5442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="191" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_31_fu_5447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_23_fu_5452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_32_fu_1649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="pool/pooling.cpp" linenumber="28" name="tmp_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_166_fu_1654_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="pool/pooling.cpp" linenumber="28" name="tmp_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_167_fu_1664_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_24_fu_1672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_33_fu_5669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_34_fu_5674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_25_fu_5679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="204" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="pool/pooling.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2_fu_889_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="209" filename="pool/pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="210" filename="pool/pooling.cpp" linenumber="28" name="tmp_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="211" filename="pool/pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="212" filename="pool/pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_927_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="214" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_1777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="215" filename="pool/pooling.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_4_fu_1781_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_1791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="217" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_1795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="218" filename="pool/pooling.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_5_fu_1798_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="219" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_3_fu_1808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="220" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_1812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="221" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_1818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_1824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="223" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_1830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="224" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_1836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="225" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_1842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="226" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_1848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="pool/pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_1854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="229" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_1860_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="pool/pooling.cpp" linenumber="25" name="or_ln25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln25_fu_935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="231" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_1_fu_6333_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="pool/pooling.cpp" linenumber="28" name="mul_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mul_mucud_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="233" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_4_fu_944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="234" filename="pool/pooling.cpp" linenumber="28" name="tmp_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_168_reg_6499" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="235" filename="pool/pooling.cpp" linenumber="28" name="tmp_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_169_fu_1867_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="236" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_3_fu_1874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_94_fu_1879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="239" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_27_fu_1884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="240" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_35_fu_1888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_4_fu_1893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="243" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_36_fu_1977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="244" filename="pool/pooling.cpp" linenumber="28" name="tmp_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_170_fu_1982_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="pool/pooling.cpp" linenumber="28" name="tmp_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_171_fu_1992_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_28_fu_2000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_37_fu_2204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="249" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_38_fu_2209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="250" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_29_fu_2214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="252" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_39_fu_2418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="253" filename="pool/pooling.cpp" linenumber="28" name="tmp_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_172_fu_2423_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="254" filename="pool/pooling.cpp" linenumber="28" name="tmp_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_173_fu_2433_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="255" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_30_fu_2441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_40_fu_2446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="258" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_41_fu_2451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="259" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_31_fu_2456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="261" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_42_fu_2673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="pool/pooling.cpp" linenumber="28" name="tmp_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_174_fu_2678_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="263" filename="pool/pooling.cpp" linenumber="28" name="tmp_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_175_fu_2688_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="264" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_32_fu_2696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="266" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_43_fu_2900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_44_fu_2905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_33_fu_2910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_45_fu_3114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="271" filename="pool/pooling.cpp" linenumber="28" name="tmp_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_176_fu_3119_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="pool/pooling.cpp" linenumber="28" name="tmp_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_177_fu_3129_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_34_fu_3137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_46_fu_3142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="276" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_47_fu_3147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="277" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_35_fu_3152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="279" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_48_fu_3369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="280" filename="pool/pooling.cpp" linenumber="28" name="tmp_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_178_fu_3374_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="281" filename="pool/pooling.cpp" linenumber="28" name="tmp_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_179_fu_3384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_36_fu_3392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="284" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_49_fu_3596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="285" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_50_fu_3601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="286" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_37_fu_3606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="288" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_51_fu_3810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="289" filename="pool/pooling.cpp" linenumber="28" name="tmp_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_180_fu_3815_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="pool/pooling.cpp" linenumber="28" name="tmp_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_181_fu_3825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="291" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_38_fu_3833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_52_fu_3838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="294" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_53_fu_3843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_39_fu_3848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_54_fu_4065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="298" filename="pool/pooling.cpp" linenumber="28" name="tmp_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_182_fu_4070_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="299" filename="pool/pooling.cpp" linenumber="28" name="tmp_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_183_fu_4080_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_40_fu_4088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_55_fu_4292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_56_fu_4297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_41_fu_4302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_57_fu_4506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="pool/pooling.cpp" linenumber="28" name="tmp_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_184_fu_4511_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="pool/pooling.cpp" linenumber="28" name="tmp_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_185_fu_4521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="309" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_42_fu_4529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="311" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_58_fu_4534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="312" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_59_fu_4539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="313" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_43_fu_4544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="315" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_60_fu_4761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="316" filename="pool/pooling.cpp" linenumber="28" name="tmp_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_186_fu_4766_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="pool/pooling.cpp" linenumber="28" name="tmp_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_187_fu_4776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_44_fu_4784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="320" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_61_fu_4988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="321" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_62_fu_4993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="322" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_45_fu_4998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="324" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_63_fu_5202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="pool/pooling.cpp" linenumber="28" name="tmp_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_188_fu_5207_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="pool/pooling.cpp" linenumber="28" name="tmp_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_189_fu_5217_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_46_fu_5225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="329" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_64_fu_5230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_65_fu_5235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_47_fu_5240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_66_fu_5457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="334" filename="pool/pooling.cpp" linenumber="28" name="tmp_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_190_fu_5462_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="pool/pooling.cpp" linenumber="28" name="tmp_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_191_fu_5472_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_48_fu_5480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_67_fu_5684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_68_fu_5689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_49_fu_5694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_69_fu_5699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="343" filename="pool/pooling.cpp" linenumber="28" name="tmp_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_192_reg_6895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="344" filename="pool/pooling.cpp" linenumber="28" name="tmp_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_193_fu_5934_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_50_fu_5941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="347" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_70_fu_5714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_71_fu_5719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="349" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_51_fu_5946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="352" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_3_fu_2005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="353" filename="pool/pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_2009_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="354" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_5_fu_2019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_4_fu_2023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="pool/pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_8_fu_2026_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_6_fu_2036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_2040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_7_fu_2046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_3_fu_2052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="361" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_8_fu_2058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_9_fu_2064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_4_fu_2070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="364" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_3_fu_2076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="365" filename="pool/pooling.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_4_fu_2082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_2088_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="369" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_5_fu_2096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="370" filename="pool/pooling.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_2100_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_7_fu_2110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_6_fu_2114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="373" filename="pool/pooling.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_10_fu_2118_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="374" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_8_fu_2128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="375" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_10_fu_2132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="376" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_11_fu_2138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="377" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_5_fu_2144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_12_fu_2150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_13_fu_2156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_6_fu_2162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_5_fu_2168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="pool/pooling.cpp" linenumber="28" name="tmp_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="383" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_6_fu_2174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="384" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_3_fu_2180_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_7_fu_956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="388" filename="pool/pooling.cpp" linenumber="28" name="tmp_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_12_fu_960_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="389" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_9_fu_970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="390" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_14_fu_974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_15_fu_980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_7_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="393" filename="pool/pooling.cpp" linenumber="28" name="tmp_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="394" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_7_fu_992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_998_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="397" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_8_fu_2219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="398" filename="pool/pooling.cpp" linenumber="28" name="tmp_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_14_fu_2223_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="399" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_10_fu_2233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_9_fu_2237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="401" filename="pool/pooling.cpp" linenumber="28" name="tmp_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_15_fu_2240_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_11_fu_2250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_16_fu_2254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_17_fu_2260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="405" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_8_fu_2266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="406" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_18_fu_2272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_19_fu_2278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_9_fu_2284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="409" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_8_fu_2290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="pool/pooling.cpp" linenumber="28" name="tmp_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_9_fu_2296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_5_fu_2302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="414" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_10_fu_2310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="415" filename="pool/pooling.cpp" linenumber="28" name="tmp_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_17_fu_2314_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="416" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_12_fu_2324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_11_fu_2328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="418" filename="pool/pooling.cpp" linenumber="28" name="tmp_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_18_fu_2332_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="419" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_13_fu_2342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="420" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_20_fu_2346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="421" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_21_fu_2352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_10_fu_2358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_22_fu_2364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_23_fu_2370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_11_fu_2376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_10_fu_2382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="pool/pooling.cpp" linenumber="28" name="tmp_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="428" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_11_fu_2388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="429" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_6_fu_2394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_12_fu_2461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="432" filename="pool/pooling.cpp" linenumber="28" name="tmp_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_20_fu_2465_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="433" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_14_fu_2475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="434" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_13_fu_2479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="435" filename="pool/pooling.cpp" linenumber="28" name="tmp_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_21_fu_2482_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="436" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_15_fu_2492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="437" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_24_fu_2496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="438" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_25_fu_2502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="439" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_12_fu_2508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="440" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_26_fu_2514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="441" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_27_fu_2520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_13_fu_2526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_12_fu_2532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="pool/pooling.cpp" linenumber="28" name="tmp_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="445" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_13_fu_2538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="446" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_7_fu_2544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="449" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_14_fu_1062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="pool/pooling.cpp" linenumber="28" name="tmp_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_23_fu_1066_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_16_fu_1076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_28_fu_1080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="453" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_29_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="454" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_14_fu_1092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="455" filename="pool/pooling.cpp" linenumber="28" name="tmp_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="456" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_14_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="457" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_8_fu_1104_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="459" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_15_fu_2552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="pool/pooling.cpp" linenumber="28" name="tmp_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_25_fu_2556_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="461" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_17_fu_2566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_16_fu_2570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="pool/pooling.cpp" linenumber="28" name="tmp_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_26_fu_2573_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="464" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_18_fu_2583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="465" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_30_fu_2587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="466" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_31_fu_2593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_15_fu_2599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_32_fu_2605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="469" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_33_fu_2611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="470" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_16_fu_2617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="471" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_15_fu_2623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="pool/pooling.cpp" linenumber="28" name="tmp_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_16_fu_2629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="474" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_9_fu_2635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="476" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_17_fu_2701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="477" filename="pool/pooling.cpp" linenumber="28" name="tmp_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_28_fu_2705_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_19_fu_2715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="479" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_18_fu_2719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="pool/pooling.cpp" linenumber="28" name="tmp_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_29_fu_2722_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="481" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_20_fu_2732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="482" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_34_fu_2736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_35_fu_2742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="484" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_17_fu_2748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="485" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_36_fu_2754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_37_fu_2760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_18_fu_2766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_17_fu_2772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="489" filename="pool/pooling.cpp" linenumber="28" name="tmp_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="490" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_18_fu_2778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="491" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_10_fu_2784_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_19_fu_2792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="pool/pooling.cpp" linenumber="28" name="tmp_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_31_fu_2796_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_21_fu_2806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="496" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_20_fu_2810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="497" filename="pool/pooling.cpp" linenumber="28" name="tmp_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_32_fu_2814_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="498" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_22_fu_2824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="499" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_38_fu_2828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="500" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_39_fu_2834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="501" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_19_fu_2840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="502" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_40_fu_2846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_41_fu_2852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_20_fu_2858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="505" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_19_fu_2864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="pool/pooling.cpp" linenumber="28" name="tmp_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_20_fu_2870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_11_fu_2876_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="511" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_21_fu_1112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="512" filename="pool/pooling.cpp" linenumber="28" name="tmp_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_34_fu_1116_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="513" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_23_fu_1126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="514" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_42_fu_1130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="515" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_43_fu_1136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="516" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_21_fu_1142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="517" filename="pool/pooling.cpp" linenumber="28" name="tmp_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="518" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_21_fu_1148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="519" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_12_fu_1154_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="521" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_22_fu_2915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="522" filename="pool/pooling.cpp" linenumber="28" name="tmp_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_36_fu_2919_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_24_fu_2929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_23_fu_2933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="525" filename="pool/pooling.cpp" linenumber="28" name="tmp_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_37_fu_2936_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="526" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_25_fu_2946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_44_fu_2950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="528" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_45_fu_2956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="529" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_22_fu_2962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="530" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_46_fu_2968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_47_fu_2974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_23_fu_2980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="533" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_22_fu_2986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="534" filename="pool/pooling.cpp" linenumber="28" name="tmp_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_23_fu_2992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_13_fu_2998_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="538" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_24_fu_3006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="539" filename="pool/pooling.cpp" linenumber="28" name="tmp_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_39_fu_3010_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="540" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_26_fu_3020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="541" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_25_fu_3024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="542" filename="pool/pooling.cpp" linenumber="28" name="tmp_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_40_fu_3028_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="543" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_27_fu_3038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="544" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_48_fu_3042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="545" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_49_fu_3048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="546" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_24_fu_3054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="547" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_50_fu_3060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_51_fu_3066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="549" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_25_fu_3072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_24_fu_3078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="551" filename="pool/pooling.cpp" linenumber="28" name="tmp_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_25_fu_3084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="553" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_14_fu_3090_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_26_fu_3157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="556" filename="pool/pooling.cpp" linenumber="28" name="tmp_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_42_fu_3161_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_28_fu_3171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="558" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_27_fu_3175_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="559" filename="pool/pooling.cpp" linenumber="28" name="tmp_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_43_fu_3178_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="560" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_29_fu_3188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="561" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_52_fu_3192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="562" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_53_fu_3198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="563" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_26_fu_3204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="564" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_54_fu_3210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="565" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_55_fu_3216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_27_fu_3222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="567" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_26_fu_3228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="568" filename="pool/pooling.cpp" linenumber="28" name="tmp_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="569" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_27_fu_3234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="570" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_15_fu_3240_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_28_fu_1218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="574" filename="pool/pooling.cpp" linenumber="28" name="tmp_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_45_fu_1222_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_30_fu_1232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="576" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_56_fu_1236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="577" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_57_fu_1242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_28_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="579" filename="pool/pooling.cpp" linenumber="28" name="tmp_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_28_fu_1254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="581" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_16_fu_1260_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="583" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_29_fu_3248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="pool/pooling.cpp" linenumber="28" name="tmp_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_47_fu_3252_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="585" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_31_fu_3262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_30_fu_3266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="587" filename="pool/pooling.cpp" linenumber="28" name="tmp_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_48_fu_3269_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="588" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_32_fu_3279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="589" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_58_fu_3283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="590" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_59_fu_3289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="591" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_29_fu_3295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="592" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_60_fu_3301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="593" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_61_fu_3307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="594" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_30_fu_3313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="595" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_29_fu_3319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="596" filename="pool/pooling.cpp" linenumber="28" name="tmp_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_30_fu_3325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="598" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_17_fu_3331_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="600" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_31_fu_3397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="601" filename="pool/pooling.cpp" linenumber="28" name="tmp_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_50_fu_3401_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_33_fu_3411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_32_fu_3415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="604" filename="pool/pooling.cpp" linenumber="28" name="tmp_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_51_fu_3418_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="605" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_34_fu_3428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="606" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_62_fu_3432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_63_fu_3438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="608" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_31_fu_3444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="609" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_64_fu_3450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_65_fu_3456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_32_fu_3462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_31_fu_3468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="pool/pooling.cpp" linenumber="28" name="tmp_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="614" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_32_fu_3474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_18_fu_3480_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="617" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_33_fu_3488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="618" filename="pool/pooling.cpp" linenumber="28" name="tmp_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_53_fu_3492_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="619" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_35_fu_3502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="620" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_34_fu_3506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="621" filename="pool/pooling.cpp" linenumber="28" name="tmp_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_54_fu_3510_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="622" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_36_fu_3520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="623" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_66_fu_3524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="624" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_67_fu_3530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="625" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_33_fu_3536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="626" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_68_fu_3542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_69_fu_3548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_34_fu_3554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="629" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_33_fu_3560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="pool/pooling.cpp" linenumber="28" name="tmp_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="631" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_34_fu_3566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="632" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_19_fu_3572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_35_fu_1268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="pool/pooling.cpp" linenumber="28" name="tmp_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_56_fu_1272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_37_fu_1282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_70_fu_1286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_71_fu_1292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_35_fu_1298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="641" filename="pool/pooling.cpp" linenumber="28" name="tmp_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="642" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_35_fu_1304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="643" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_20_fu_1310_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="645" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_36_fu_3611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="646" filename="pool/pooling.cpp" linenumber="28" name="tmp_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_58_fu_3615_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="647" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_38_fu_3625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="648" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_37_fu_3629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="649" filename="pool/pooling.cpp" linenumber="28" name="tmp_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_59_fu_3632_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_39_fu_3642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="651" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_72_fu_3646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_73_fu_3652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="653" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_36_fu_3658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="654" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_74_fu_3664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="655" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_75_fu_3670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="656" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_37_fu_3676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="657" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_36_fu_3682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="pool/pooling.cpp" linenumber="28" name="tmp_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_37_fu_3688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_21_fu_3694_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="662" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_38_fu_3702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="663" filename="pool/pooling.cpp" linenumber="28" name="tmp_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_61_fu_3706_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="664" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_40_fu_3716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="665" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_39_fu_3720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="666" filename="pool/pooling.cpp" linenumber="28" name="tmp_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_62_fu_3724_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="667" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_41_fu_3734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="668" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_76_fu_3738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="669" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_77_fu_3744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_38_fu_3750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="671" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_78_fu_3756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_79_fu_3762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="673" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_39_fu_3768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="674" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_38_fu_3774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="pool/pooling.cpp" linenumber="28" name="tmp_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_39_fu_3780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="677" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_22_fu_3786_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_40_fu_3853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="pool/pooling.cpp" linenumber="28" name="tmp_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_64_fu_3857_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="681" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_42_fu_3867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_41_fu_3871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="683" filename="pool/pooling.cpp" linenumber="28" name="tmp_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_65_fu_3874_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="684" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_43_fu_3884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="685" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_80_fu_3888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="686" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_81_fu_3894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="687" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_40_fu_3900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_82_fu_3906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="689" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_83_fu_3912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_41_fu_3918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_40_fu_3924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="pool/pooling.cpp" linenumber="28" name="tmp_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="693" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_41_fu_3930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="694" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_23_fu_3936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="697" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_42_fu_1374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="698" filename="pool/pooling.cpp" linenumber="28" name="tmp_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_67_fu_1378_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="699" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_44_fu_1388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="700" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_84_fu_1392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="701" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_85_fu_1398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_42_fu_1404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="703" filename="pool/pooling.cpp" linenumber="28" name="tmp_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="704" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_42_fu_1410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="705" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_24_fu_1416_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="707" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_43_fu_3944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="708" filename="pool/pooling.cpp" linenumber="28" name="tmp_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_69_fu_3948_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="709" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_45_fu_3958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_44_fu_3962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="711" filename="pool/pooling.cpp" linenumber="28" name="tmp_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_70_fu_3965_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_46_fu_3975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_86_fu_3979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="714" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_87_fu_3985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_43_fu_3991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="716" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_88_fu_3997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_89_fu_4003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_44_fu_4009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_43_fu_4015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="pool/pooling.cpp" linenumber="28" name="tmp_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="721" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_44_fu_4021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="722" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_25_fu_4027_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="724" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_45_fu_4093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="725" filename="pool/pooling.cpp" linenumber="28" name="tmp_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_72_fu_4097_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="726" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_47_fu_4107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="727" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_46_fu_4111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="728" filename="pool/pooling.cpp" linenumber="28" name="tmp_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_73_fu_4114_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="729" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_48_fu_4124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="730" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_90_fu_4128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="731" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_91_fu_4134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="732" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_45_fu_4140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="733" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_92_fu_4146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="734" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_93_fu_4152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="735" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_46_fu_4158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_45_fu_4164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="737" filename="pool/pooling.cpp" linenumber="28" name="tmp_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_46_fu_4170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_26_fu_4176_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="741" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_47_fu_4184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="pool/pooling.cpp" linenumber="28" name="tmp_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_75_fu_4188_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_49_fu_4198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="744" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_48_fu_4202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="745" filename="pool/pooling.cpp" linenumber="28" name="tmp_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_76_fu_4206_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="746" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_50_fu_4216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_94_fu_4220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="748" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_95_fu_4226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="749" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_47_fu_4232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="750" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_96_fu_4238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="751" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_97_fu_4244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="752" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_48_fu_4250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="753" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_47_fu_4256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="754" filename="pool/pooling.cpp" linenumber="28" name="tmp_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="755" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_48_fu_4262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="756" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_27_fu_4268_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="759" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_49_fu_1424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="760" filename="pool/pooling.cpp" linenumber="28" name="tmp_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_78_fu_1428_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="761" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_51_fu_1438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_98_fu_1442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_99_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="764" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_49_fu_1454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="pool/pooling.cpp" linenumber="28" name="tmp_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_49_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_28_fu_1466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="769" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_50_fu_4307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="770" filename="pool/pooling.cpp" linenumber="28" name="tmp_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_80_fu_4311_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="771" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_52_fu_4321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="772" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_51_fu_4325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="773" filename="pool/pooling.cpp" linenumber="28" name="tmp_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_81_fu_4328_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="774" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_53_fu_4338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_100_fu_4342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="776" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_101_fu_4348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="777" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_50_fu_4354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="778" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_102_fu_4360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="779" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_103_fu_4366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_51_fu_4372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="781" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_50_fu_4378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="pool/pooling.cpp" linenumber="28" name="tmp_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_51_fu_4384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_29_fu_4390_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="786" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_52_fu_4398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="787" filename="pool/pooling.cpp" linenumber="28" name="tmp_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_83_fu_4402_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_54_fu_4412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="789" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_53_fu_4416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="790" filename="pool/pooling.cpp" linenumber="28" name="tmp_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_84_fu_4420_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="791" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_55_fu_4430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="792" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_104_fu_4434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="793" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_105_fu_4440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="794" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_52_fu_4446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="795" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_106_fu_4452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="796" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_107_fu_4458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="797" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_53_fu_4464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_52_fu_4470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="799" filename="pool/pooling.cpp" linenumber="28" name="tmp_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_53_fu_4476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="801" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_30_fu_4482_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_54_fu_4549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="804" filename="pool/pooling.cpp" linenumber="28" name="tmp_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_86_fu_4553_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_56_fu_4563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="806" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_55_fu_4567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="807" filename="pool/pooling.cpp" linenumber="28" name="tmp_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_87_fu_4570_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="808" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_57_fu_4580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="809" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_108_fu_4584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="810" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_109_fu_4590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="811" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_54_fu_4596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="812" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_110_fu_4602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="813" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_111_fu_4608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="814" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_55_fu_4614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="815" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_54_fu_4620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="pool/pooling.cpp" linenumber="28" name="tmp_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="817" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_55_fu_4626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="818" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_31_fu_4632_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="821" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_56_fu_1530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="822" filename="pool/pooling.cpp" linenumber="28" name="tmp_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_89_fu_1534_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_58_fu_1544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="824" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_112_fu_1548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="825" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_113_fu_1554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="826" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_56_fu_1560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="827" filename="pool/pooling.cpp" linenumber="28" name="tmp_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_56_fu_1566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="829" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_32_fu_1572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="831" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_57_fu_4640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="832" filename="pool/pooling.cpp" linenumber="28" name="tmp_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_91_fu_4644_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="833" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_59_fu_4654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="834" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_58_fu_4658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="835" filename="pool/pooling.cpp" linenumber="28" name="tmp_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_92_fu_4661_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="836" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_60_fu_4671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="837" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_114_fu_4675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="838" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_115_fu_4681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="839" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_57_fu_4687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="840" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_116_fu_4693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="841" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_117_fu_4699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_58_fu_4705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="843" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_57_fu_4711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="844" filename="pool/pooling.cpp" linenumber="28" name="tmp_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="845" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_58_fu_4717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="846" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_33_fu_4723_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_59_fu_4789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="849" filename="pool/pooling.cpp" linenumber="28" name="tmp_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_94_fu_4793_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_61_fu_4803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_60_fu_4807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="pool/pooling.cpp" linenumber="28" name="tmp_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_95_fu_4810_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="853" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_62_fu_4820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="854" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_118_fu_4824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="855" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_119_fu_4830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="856" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_59_fu_4836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="857" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_120_fu_4842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="858" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_121_fu_4848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="859" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_60_fu_4854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_59_fu_4860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="861" filename="pool/pooling.cpp" linenumber="28" name="tmp_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_60_fu_4866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="863" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_34_fu_4872_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="865" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_61_fu_4880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="866" filename="pool/pooling.cpp" linenumber="28" name="tmp_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_97_fu_4884_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_63_fu_4894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_62_fu_4898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="869" filename="pool/pooling.cpp" linenumber="28" name="tmp_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_98_fu_4902_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="870" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_64_fu_4912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="871" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_122_fu_4916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="872" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_123_fu_4922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="873" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_61_fu_4928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_124_fu_4934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_125_fu_4940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="876" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_62_fu_4946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="877" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_61_fu_4952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="pool/pooling.cpp" linenumber="28" name="tmp_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="879" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_62_fu_4958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="880" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_35_fu_4964_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="883" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_63_fu_1580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="884" filename="pool/pooling.cpp" linenumber="28" name="tmp_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_100_fu_1584_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="885" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_65_fu_1594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="886" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_126_fu_1598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="887" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_127_fu_1604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_63_fu_1610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="pool/pooling.cpp" linenumber="28" name="tmp_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_63_fu_1616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_36_fu_1622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="893" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_64_fu_5003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="894" filename="pool/pooling.cpp" linenumber="28" name="tmp_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_102_fu_5007_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_66_fu_5017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_65_fu_5021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="pool/pooling.cpp" linenumber="28" name="tmp_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_103_fu_5024_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="898" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_67_fu_5034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="899" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_128_fu_5038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="900" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_129_fu_5044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="901" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_64_fu_5050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="902" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_130_fu_5056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_131_fu_5062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="904" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_65_fu_5068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="905" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_64_fu_5074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="906" filename="pool/pooling.cpp" linenumber="28" name="tmp_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="907" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_65_fu_5080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_37_fu_5086_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="910" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_66_fu_5094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="911" filename="pool/pooling.cpp" linenumber="28" name="tmp_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_105_fu_5098_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="912" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_68_fu_5108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="913" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_67_fu_5112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="914" filename="pool/pooling.cpp" linenumber="28" name="tmp_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_106_fu_5116_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="915" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_69_fu_5126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="916" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_132_fu_5130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_133_fu_5136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_66_fu_5142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="919" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_134_fu_5148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_135_fu_5154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="921" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_67_fu_5160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_66_fu_5166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="pool/pooling.cpp" linenumber="28" name="tmp_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_67_fu_5172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_38_fu_5178_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_68_fu_5245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="pool/pooling.cpp" linenumber="28" name="tmp_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_108_fu_5249_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="929" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_70_fu_5259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="930" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_69_fu_5263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="931" filename="pool/pooling.cpp" linenumber="28" name="tmp_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_109_fu_5266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="932" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_71_fu_5276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="933" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_136_fu_5280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="934" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_137_fu_5286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="935" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_68_fu_5292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="936" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_138_fu_5298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="937" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_139_fu_5304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="938" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_69_fu_5310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="939" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_68_fu_5316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="pool/pooling.cpp" linenumber="28" name="tmp_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="941" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_69_fu_5322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="942" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_39_fu_5328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_70_fu_1677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="pool/pooling.cpp" linenumber="28" name="tmp_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_111_fu_1681_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_72_fu_1691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_140_fu_1695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="949" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_141_fu_1701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="950" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_70_fu_1707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="951" filename="pool/pooling.cpp" linenumber="28" name="tmp_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_70_fu_1713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_40_fu_1719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="955" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_71_fu_5336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="956" filename="pool/pooling.cpp" linenumber="28" name="tmp_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_113_fu_5340_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="957" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_73_fu_5350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_72_fu_5354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="pool/pooling.cpp" linenumber="28" name="tmp_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_114_fu_5357_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_74_fu_5367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="961" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_142_fu_5371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="962" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_143_fu_5377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="963" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_71_fu_5383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="964" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_144_fu_5389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="965" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_145_fu_5395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="966" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_72_fu_5401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="967" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_71_fu_5407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="968" filename="pool/pooling.cpp" linenumber="28" name="tmp_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="969" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_72_fu_5413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="970" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_41_fu_5419_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="972" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_73_fu_5485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="973" filename="pool/pooling.cpp" linenumber="28" name="tmp_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_116_fu_5489_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="974" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_75_fu_5499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_74_fu_5503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="976" filename="pool/pooling.cpp" linenumber="28" name="tmp_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_117_fu_5506_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_76_fu_5516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_146_fu_5520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_147_fu_5526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_73_fu_5532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="981" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_148_fu_5538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_149_fu_5544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_74_fu_5550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="984" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_73_fu_5556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="985" filename="pool/pooling.cpp" linenumber="28" name="tmp_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="986" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_74_fu_5562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="987" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_42_fu_5568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="989" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_75_fu_5576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="990" filename="pool/pooling.cpp" linenumber="28" name="tmp_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_119_fu_5580_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="991" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_77_fu_5590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="992" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_76_fu_5594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="993" filename="pool/pooling.cpp" linenumber="28" name="tmp_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_120_fu_5598_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="994" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_78_fu_5608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_150_fu_5612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="996" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_151_fu_5618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="997" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_75_fu_5624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="998" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_152_fu_5630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="999" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_153_fu_5636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_76_fu_5642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1001" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_75_fu_5648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="pool/pooling.cpp" linenumber="28" name="tmp_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_76_fu_5654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1004" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_43_fu_5660_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_77_fu_1727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="pool/pooling.cpp" linenumber="28" name="tmp_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_122_fu_1731_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1009" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_79_fu_1741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_154_fu_1745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1011" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_155_fu_1751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_77_fu_1757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1013" filename="pool/pooling.cpp" linenumber="28" name="tmp_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1014" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_77_fu_1763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1015" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_44_fu_1769_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1017" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_78_fu_5724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1018" filename="pool/pooling.cpp" linenumber="28" name="tmp_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_124_fu_5728_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1019" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_80_fu_5738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_79_fu_5742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1021" filename="pool/pooling.cpp" linenumber="28" name="tmp_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_125_fu_5745_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1022" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_81_fu_5755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_156_fu_5759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1024" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_157_fu_5765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1025" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_78_fu_5771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_158_fu_5777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_159_fu_5783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_79_fu_5789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1029" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_78_fu_5795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="pool/pooling.cpp" linenumber="28" name="tmp_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_79_fu_5801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_45_fu_5807_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1034" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_80_fu_5815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1035" filename="pool/pooling.cpp" linenumber="28" name="tmp_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_127_fu_5819_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1036" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_82_fu_5829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1037" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_81_fu_5833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1038" filename="pool/pooling.cpp" linenumber="28" name="tmp_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_128_fu_5837_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1039" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_83_fu_5847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1040" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_160_fu_5851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1041" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_161_fu_5857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1042" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_80_fu_5863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1043" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_162_fu_5869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1044" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_163_fu_5875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1045" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_81_fu_5881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1046" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_80_fu_5887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="pool/pooling.cpp" linenumber="28" name="tmp_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1048" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_81_fu_5893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1049" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_46_fu_5899_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_82_fu_5950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="pool/pooling.cpp" linenumber="28" name="tmp_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_130_fu_5954_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1053" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_84_fu_5964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1054" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_83_fu_5968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1055" filename="pool/pooling.cpp" linenumber="28" name="tmp_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_131_fu_5971_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1056" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_85_fu_5981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1057" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_164_fu_5985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1058" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_165_fu_5991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1059" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_82_fu_5997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1060" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_166_fu_6003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1061" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_167_fu_6009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1062" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_83_fu_6015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1063" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_82_fu_6021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1064" filename="pool/pooling.cpp" linenumber="28" name="tmp_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1065" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_83_fu_6027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1066" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_47_fu_6033_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1069" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_84_fu_1898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1070" filename="pool/pooling.cpp" linenumber="28" name="tmp_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_133_fu_1902_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1071" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_86_fu_1912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1072" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_168_fu_1916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1073" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_169_fu_1922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1074" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_84_fu_1928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1075" filename="pool/pooling.cpp" linenumber="28" name="tmp_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1076" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_84_fu_1934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1077" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_48_fu_1940_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1079" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_85_fu_6041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1080" filename="pool/pooling.cpp" linenumber="28" name="tmp_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_135_fu_6045_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1081" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_87_fu_6055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1082" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_86_fu_6059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1083" filename="pool/pooling.cpp" linenumber="28" name="tmp_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_136_fu_6062_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1084" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_88_fu_6072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1085" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_170_fu_6076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1086" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_171_fu_6082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1087" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_85_fu_6088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1088" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_172_fu_6094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1089" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_173_fu_6100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1090" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_86_fu_6106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1091" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_85_fu_6112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1092" filename="pool/pooling.cpp" linenumber="28" name="tmp_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1093" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_86_fu_6118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1094" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_49_fu_6124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1096" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_87_fu_6141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1097" filename="pool/pooling.cpp" linenumber="28" name="tmp_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_138_fu_6145_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1098" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_89_fu_6155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1099" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_88_fu_6159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1100" filename="pool/pooling.cpp" linenumber="28" name="tmp_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_139_fu_6162_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1101" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_90_fu_6172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1102" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_174_fu_6176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1103" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_175_fu_6182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1104" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_87_fu_6188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1105" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_176_fu_6194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_177_fu_6200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_88_fu_6206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1108" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_87_fu_6212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="pool/pooling.cpp" linenumber="28" name="tmp_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_88_fu_6218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1111" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_50_fu_6224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1113" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_89_fu_6232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1114" filename="pool/pooling.cpp" linenumber="28" name="tmp_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_141_fu_6236_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1115" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_91_fu_6246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1116" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_90_fu_6250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1117" filename="pool/pooling.cpp" linenumber="28" name="tmp_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_142_fu_6254_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1118" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_92_fu_6264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1119" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_178_fu_6268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1120" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_179_fu_6274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1121" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_89_fu_6280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1122" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_180_fu_6286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1123" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_181_fu_6292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1124" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_90_fu_6298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1125" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_89_fu_6304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1126" filename="pool/pooling.cpp" linenumber="28" name="tmp_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1127" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_90_fu_6310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1128" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_51_fu_6316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
