0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v,1747680359,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/i_mem_tb.v,,i_mem,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/regfile.v,1752698712,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v,,regfile,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/i_mem_tb.v,1747680244,verilog,,,,i_mem_tb,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/mux_gen_tb.v,1753727316,verilog,,,,mux_gen_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/regfile_tb.v,1752167318,verilog,,,,regfile_tb,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/regfile_tb_new.v,1753119696,verilog,,,,regfile_tb_new,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/mux_gen.v,1753726858,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/mux_gen_tb.v,,mux_gen,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v,1747585548,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/regfile_tb_new.v,,register32,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
