/*****************************************************************************
 * Copyright (C) 2008-2022 Advanced Micro Devices, Inc. All rights reserved.
 *
*****************************************************************************
*/
/* $NoKeywords:$ */
/**
 * @file
 *
 * PCIe link ASPM L1 SS
 *
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:     AGESA
 * @e sub-project: GNB
 * @e \$Revision: 313706 $   @e \$Date: 2015-02-25 21:00:43 -0600 (Wed, 25 Feb 2015) $
 *
 */

/*----------------------------------------------------------------------------------------
 *                             M O D U L E S    U S E D
 *----------------------------------------------------------------------------------------
 */
#include  <GnbDxio.h>
#include  <Filecode.h>
#include  <Library/IdsLib.h>
#include  <Library/GnbPcieConfigLib.h>
#include  <Library/GnbCommonLib.h>
#include  <Library/PcieMiscCommLib.h>

#define FILECODE LIBRARY_PCIEMISCCOMMLIB_PCIEASPML1SSLIB_FILECODE
/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U  R E S
 *----------------------------------------------------------------------------------------
 */
typedef struct {
  GNB_PCI_SCAN_DATA       ScanData;
  BOOLEAN                 AspmL1_1;
  BOOLEAN                 AspmL1_2;
  BOOLEAN                 EnableL11;
  BOOLEAN                 EnableL12;
  PCI_ADDR                DownstreamPort;
} PCIE_ASPM_L1SS_DATA;

/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U  N C T I O N S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------*/
/**
 * Enable PCIE Advance state power management
 *
 *
 *
 * @param[in] Device              PCI Address of the port
 * @param[in] Data                Control Data
 * @param[in] StdHeader           Standard configuration header
 */

VOID
PcieL1SSEnable (
  IN       PCI_ADDR                Device,
  IN       UINT32                  Data,
  IN       AMD_CONFIG_PARAMS       *StdHeader
  )
{
  UINT16  PcieCapPtr;
  UINT32  CapValue;
  UINT32  Value;

  PcieCapPtr = GnbLibFindPcieExtendedCapability (Device.AddressValue, PCIE_L1_PM_SUB_CAP_ID, StdHeader);
  if (PcieCapPtr != 0) {
    GnbLibPciRead (
      Device.AddressValue | (PcieCapPtr + PCIE_L1_PM_SUB_CAP),
      AccessWidth32,
      &CapValue,
      StdHeader
      );
    if (CapValue & BIT4) {
      GnbLibPciRead (
        Device.AddressValue | (PcieCapPtr + PCIE_L1_PM_SUB_CNTL),
        AccessWidth32,
        &Value,
        StdHeader
        );
      Value = ((Value & 0xFFFFFFF0) | Data);
      GnbLibPciWrite (
        Device.AddressValue | (PcieCapPtr + PCIE_L1_PM_SUB_CNTL),
        AccessS3SaveWidth32,
        &Value,
        StdHeader
        );
      IDS_HDT_CONSOLE (GNB_TRACE, "  Enable L1SS for Device = %d:%d:%d (%08x - %08x)\n",
        Device.Address.Bus,
        Device.Address.Device,
        Device.Address.Function,
        CapValue,
        Value
        );
    }
  }
}

/*----------------------------------------------------------------------------------------*/
/**
 * Get PCIe Link L1SS Capability
 *
 *
 *
 * @param[in] Device              PCI Address of the downstream port
 * @param[in,out] Value           Capability Value
 * @param[in] StdHeader           Standard configuration header
 */

BOOLEAN
PcieL1SSGetCapability (
  IN       PCI_ADDR                Device,
  IN OUT   UINT32                  *Value,
  IN       AMD_CONFIG_PARAMS       *StdHeader
  )
{
  UINT16         PcieCapPtr;
  UINT32         CapValue;
  BOOLEAN        CapabilityStatus;

  CapValue = 0;
  CapabilityStatus = FALSE;
  PcieCapPtr = GnbLibFindPcieExtendedCapability (Device.AddressValue, PCIE_L1_PM_SUB_CAP_ID, StdHeader);
  if (PcieCapPtr != 0) {
    GnbLibPciRead (
      Device.AddressValue | (PcieCapPtr + PCIE_L1_PM_SUB_CAP),
      AccessWidth32,
      &CapValue,
      StdHeader
      );
    if (CapValue & BIT4) {
      CapabilityStatus = TRUE;
    }
  }
  *Value = CapValue;

  IDS_HDT_CONSOLE (GNB_TRACE, "  Device(%d:%d:%d) L1SS Capability:%d, Value=0x%x\n",
    Device.Address.Bus,
    Device.Address.Device,
    Device.Address.Function,
    CapabilityStatus,
    CapValue
    );
 return CapabilityStatus;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Enable PCIE Advance state power management
 *
 *
 *
 * @param[in] Downstream          PCI Address of the downstream port
 * @param[in] Upstream            PCI Address of the upstream port
 * @param[in,out] ScanData        Scan configuration data
 */

VOID
PcieLinkL1SSEnable (
  IN       PCI_ADDR                Downstream,
  IN       PCI_ADDR                Upstream,
  IN OUT   GNB_PCI_SCAN_DATA       *ScanData
  )
{
  PCIE_ASPM_L1SS_DATA   *PcieAspmL1SSData;
  BOOLEAN               boolDownstreamCap;
  BOOLEAN               boolUpstreamCap;
  UINT32                DownstreamCapValue;
  UINT32                UpstreamCapValue;
  UINT32                Data32;

  PcieAspmL1SSData = (PCIE_ASPM_L1SS_DATA*) ScanData;
  Data32 = 0;
  boolDownstreamCap = PcieL1SSGetCapability (Downstream, &DownstreamCapValue, ScanData->StdHeader);
  boolUpstreamCap = PcieL1SSGetCapability (Upstream, &UpstreamCapValue, ScanData->StdHeader);
  if (boolDownstreamCap & boolUpstreamCap) {
    if (PcieAspmL1SSData->AspmL1_1) {
      if ((DownstreamCapValue & BIT1) && (UpstreamCapValue & BIT1)) {
        Data32 |= BIT1;
      }
      if ((DownstreamCapValue & BIT3) && (UpstreamCapValue & BIT3)) {
        Data32 |= BIT3;
      }
    }
    if (PcieAspmL1SSData->AspmL1_2) {
      if ((DownstreamCapValue & BIT0) && (UpstreamCapValue & BIT0)) {
        Data32 |= BIT0;
      }
      if ((DownstreamCapValue & BIT2) && (UpstreamCapValue & BIT2)) {
        Data32 |= BIT2;
      }
    }

    if (Data32 & (BIT1 | BIT3)) {
      PcieAspmL1SSData->EnableL11 = TRUE;
    }
    if (Data32 & (BIT0 | BIT2)) {
      PcieAspmL1SSData->EnableL12 = TRUE;
    }

    PcieL1SSEnable (Downstream, Data32, ScanData->StdHeader);
    PcieL1SSEnable (Upstream, Data32, ScanData->StdHeader);
  }
}

/*----------------------------------------------------------------------------------------*/
/**
 * Evaluate device
 *
 *
 *
 * @param[in]     Device          PCI Address
 * @param[in,out] ScanData        Scan configuration data
 * @retval                        Scan Status of 0
 */
SCAN_STATUS
SetPcieAspmL1SSCallback (
  IN       PCI_ADDR             Device,
  IN OUT   GNB_PCI_SCAN_DATA    *ScanData
  )
{
  SCAN_STATUS           ScanStatus;
  PCIE_ASPM_L1SS_DATA   *PcieAspmL1SSData;
  PCIE_DEVICE_TYPE      DeviceType;

  ScanStatus = SCAN_SUCCESS;
  PcieAspmL1SSData = (PCIE_ASPM_L1SS_DATA*) ScanData;

  DeviceType = GnbLibGetPcieDeviceType (Device, ScanData->StdHeader);
  switch (DeviceType) {
  case  PcieDeviceRootComplex:
  case  PcieDeviceDownstreamPort:
    PcieAspmL1SSData->DownstreamPort = Device;
    GnbLibPciScanSecondaryBus (Device, &PcieAspmL1SSData->ScanData);
    break;
  case  PcieDeviceUpstreamPort:
    PcieLinkL1SSEnable (
      PcieAspmL1SSData->DownstreamPort,
      Device,
      ScanData
      );
    GnbLibPciScanSecondaryBus (Device, &PcieAspmL1SSData->ScanData);
    break;
  case  PcieDeviceEndPoint:
  case  PcieDeviceLegacyEndPoint:
    PcieLinkL1SSEnable (
      PcieAspmL1SSData->DownstreamPort,
      Device,
      ScanData
      );
    ScanStatus = SCAN_SKIP_FUNCTIONS;
    break;
  default:
    break;
  }
  return ScanStatus;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Callback to init PM L1 SS on all active ports
 *
 *
 *
 * @param[in]       Engine          Pointer to engine config descriptor
 * @param[in, out]  Buffer          Not used
 */

VOID
PcieAspmL1SSPortInitCallback (
  IN       PCIe_ENGINE_CONFIG    *Engine,
  IN OUT   VOID                  *Buffer
  )
{
  PCIE_ASPM_L1SS_DATA PcieAspmL1SSData;

  IDS_HDT_CONSOLE (GNB_TRACE, "PcieAspmL1SSPortInitCallback Enter\n");
  IDS_HDT_CONSOLE (GNB_TRACE, "  L1SS %d:%d:%d (L1.1=%d, L1.2=%d)\n",
    Engine->Type.Port.Address.Address.Bus,
    Engine->Type.Port.Address.Address.Device,
    Engine->Type.Port.Address.Address.Function,
    Engine->Type.Port.LinkAspmL1_1,
    Engine->Type.Port.LinkAspmL1_2
    );

  PcieAspmL1SSData.EnableL11 = FALSE;
  PcieAspmL1SSData.EnableL12 = FALSE;
  PcieAspmL1SSData.AspmL1_1 = (BOOLEAN) Engine->Type.Port.LinkAspmL1_1;
  PcieAspmL1SSData.AspmL1_2 = (BOOLEAN) Engine->Type.Port.LinkAspmL1_2;
  PcieAspmL1SSData.ScanData.StdHeader = NULL;

  PcieAspmL1SSData.ScanData.GnbScanCallback = SetPcieAspmL1SSCallback;
  GnbLibPciScan (Engine->Type.Port.Address, Engine->Type.Port.Address, &PcieAspmL1SSData.ScanData);

  if (!PcieAspmL1SSData.EnableL11) {
    Engine->Type.Port.LinkAspmL1_1 = 0;
  }
  if (!PcieAspmL1SSData.EnableL12) {
    Engine->Type.Port.LinkAspmL1_2 = 0;
  }
  IDS_HDT_CONSOLE (GNB_TRACE, "PcieAspmL1SSPortInitCallback Exit\n");
}

/**----------------------------------------------------------------------------------------*/
/**
 * Interface to enable PM L1 SS
 *
 *
 * @param[in]  GnbHandle      Pointer to the Silicon Descriptor for this node
 *
 */
 /*----------------------------------------------------------------------------------------*/
VOID
PcieAspmL1SSInterface (
  IN       GNB_HANDLE  *GnbHandle
  )
{
  PCIe_ENGINE_CONFIG             *PcieEngine;
  PCIe_WRAPPER_CONFIG            *PcieWrapper;
  IDS_HDT_CONSOLE (GNB_TRACE, "PcieAspmL1SSInterface Enter\n");
  PcieWrapper = PcieConfigGetChildWrapper (GnbHandle);
  while (PcieWrapper != NULL) {
    PcieEngine = PcieConfigGetChildEngine (PcieWrapper);
    while (PcieEngine != NULL) {
      if (PcieLibIsEngineAllocated (PcieEngine)) {
        if ((PcieEngine->Type.Port.LinkAspmL1_1 == 1) || (PcieEngine->Type.Port.LinkAspmL1_2 == 1)) {
          if (PcieConfigCheckPortStatus (PcieEngine, INIT_STATUS_PCIE_TRAINING_SUCCESS)) {
            if (PcieEngine->Type.Port.ClkReq != 0) {
              PcieAspmL1SSPortInitCallback (PcieEngine, NULL);
            }
          }
        }
      }
      PcieEngine = PcieLibGetNextDescriptor (PcieEngine);
    }
    PcieWrapper = PcieLibGetNextDescriptor (PcieWrapper);
  }
  IDS_HDT_CONSOLE (GNB_TRACE, "PcieAspmL1SSInterface Exit\n");
}


