{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762064624114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762064624114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 15:23:44 2025 " "Processing started: Sun Nov 02 15:23:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762064624114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064624114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exone -c exone " "Command: quartus_map --read_settings_files=on --write_settings_files=off exone -c exone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064624114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762064624399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762064624399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exone.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exone.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exone " "Found entity 1: exone" {  } { { "exone.bdf" "" { Schematic "C:/work/Exp_four/sixteen_bit_register/exone.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762064630545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/oneBitRegister.bdf " "Can't analyze file -- file output_files/oneBitRegister.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762064630545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q regSixteen.v(7) " "Verilog HDL Declaration information at regSixteen.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "regSixteen.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/regSixteen.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762064630545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsixteen.v 1 1 " "Found 1 design units, including 1 entities, in source file regsixteen.v" { { "Info" "ISGN_ENTITY_NAME" "1 regSixteen " "Found entity 1: regSixteen" {  } { { "regSixteen.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/regSixteen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762064630545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbregsixteen.v 1 1 " "Found 1 design units, including 1 entities, in source file tbregsixteen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbRegSixteen " "Found entity 1: tbRegSixteen" {  } { { "tbRegSixteen.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/tbRegSixteen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762064630545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762064630562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wli.v 1 1 " "Found 1 design units, including 1 entities, in source file wli.v" { { "Info" "ISGN_ENTITY_NAME" "1 WLI " "Found entity 1: WLI" {  } { { "WLI.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/WLI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762064630565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topwli.v 1 1 " "Found 1 design units, including 1 entities, in source file topwli.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopWLI " "Found entity 1: TopWLI" {  } { { "TopWLI.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/TopWLI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762064630568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q regOld.v(7) " "Verilog HDL Declaration information at regOld.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "regOld.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/regOld.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762064630568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regold.v 1 1 " "Found 1 design units, including 1 entities, in source file regold.v" { { "Info" "ISGN_ENTITY_NAME" "1 regOld " "Found entity 1: regOld" {  } { { "regOld.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/regOld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762064630568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tbRegSixteen " "Elaborating entity \"tbRegSixteen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762064630575 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "CLK tbRegSixteen.v(21) " "Verilog HDL warning at tbRegSixteen.v(21): assignments to CLK create a combinational loop" {  } { { "tbRegSixteen.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/tbRegSixteen.v" 21 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1762064630575 "|tbRegSixteen"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tbRegSixteen.v(44) " "Verilog HDL warning at tbRegSixteen.v(44): ignoring unsupported system task" {  } { { "tbRegSixteen.v" "" { Text "C:/work/Exp_four/sixteen_bit_register/tbRegSixteen.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1762064630575 "|tbRegSixteen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regSixteen regSixteen:uut " "Elaborating entity \"regSixteen\" for hierarchy \"regSixteen:uut\"" {  } { { "tbRegSixteen.v" "uut" { Text "C:/work/Exp_four/sixteen_bit_register/tbRegSixteen.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762064630591 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CLK " "Net \"CLK\" is missing source, defaulting to GND" {  } { { "tbRegSixteen.v" "CLK" { Text "C:/work/Exp_four/sixteen_bit_register/tbRegSixteen.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1762064630612 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1762064630612 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1762064630855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/work/Exp_four/sixteen_bit_register/output_files/exone.map.smsg " "Generated suppressed messages file C:/work/Exp_four/sixteen_bit_register/output_files/exone.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630896 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762064630945 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 02 15:23:50 2025 " "Processing ended: Sun Nov 02 15:23:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762064630945 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762064630945 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762064630945 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762064630945 ""}
