09:01:02 INFO  : Registering command handlers for SDK TCF services
09:01:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:01:05 INFO  : XSCT server has started successfully.
09:01:08 INFO  : Successfully done setting XSCT server connection channel  
09:01:08 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
09:01:08 INFO  : Successfully done setting SDK workspace  
09:08:45 INFO  : Refreshed build settings on project DICE_49
09:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:14:38 INFO  : 'jtag frequency' command is executed.
09:14:38 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:14:39 INFO  : Context for 'APU' is selected.
09:14:39 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:39 INFO  : Context for 'APU' is selected.
09:14:39 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:14:40 INFO  : 'psu_init' command is executed.
09:14:41 INFO  : 'after 1000' command is executed.
09:14:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:14:42 INFO  : 'after 1000' command is executed.
09:14:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:14:42 INFO  : 'catch {psu_protection}' command is executed.
09:14:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:14:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:14:43 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_49/Debug/DICE_49.elf' is downloaded to processor 'psu_cortexa53_0'.
09:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_49/Debug/DICE_49.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:14:43 INFO  : 'con' command is executed.
09:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:14:43 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_49.elf_on_local.tcl'
10:01:58 INFO  : Disconnected from the channel tcfchan#1.
10:58:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:58:25 INFO  : XSCT server has started successfully.
10:58:27 INFO  : Successfully done setting XSCT server connection channel  
10:58:27 INFO  : Successfully done setting SDK workspace  
10:58:43 INFO  : Registering command handlers for SDK TCF services
10:58:43 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
10:58:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:06:27 INFO  : Registering command handlers for SDK TCF services
14:06:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:06:30 INFO  : XSCT server has started successfully.
14:06:30 INFO  : Successfully done setting XSCT server connection channel  
14:06:30 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
14:06:30 INFO  : Successfully done setting SDK workspace  
14:06:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:06:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565722563929,  Project:1564671185797
14:06:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
14:06:40 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:06:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:07:05 INFO  : 
14:07:06 INFO  : Updating hardware inferred compiler options for DICE_49.
14:07:06 INFO  : Clearing existing target manager status.
14:10:36 INFO  : Refreshed build settings on project DICE_50
14:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:13:22 INFO  : 'jtag frequency' command is executed.
14:13:22 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:13:22 INFO  : Context for 'APU' is selected.
14:13:23 INFO  : System reset is completed.
14:13:26 INFO  : 'after 3000' command is executed.
14:13:26 INFO  : Context for 'APU' is selected.
14:13:26 INFO  : Cleared APU and A53 resets
14:13:26 INFO  : Context for 'RPU' is selected.
14:13:27 INFO  : Cleared RPU and R5 resets
14:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:13:38 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:38 INFO  : Context for 'APU' is selected.
14:13:38 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:38 INFO  : Context for 'APU' is selected.
14:13:38 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:13:40 INFO  : 'psu_init' command is executed.
14:13:41 INFO  : 'after 1000' command is executed.
14:13:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:13:42 INFO  : 'after 1000' command is executed.
14:13:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:13:42 INFO  : 'catch {psu_protection}' command is executed.
14:13:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:43 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_50/Debug/DICE_50.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_50/Debug/DICE_50.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:43 INFO  : 'con' command is executed.
14:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:13:43 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_50.elf_on_local.tcl'
14:18:50 INFO  : Disconnected from the channel tcfchan#1.
14:51:25 INFO  : Registering command handlers for SDK TCF services
14:51:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:51:28 INFO  : XSCT server has started successfully.
14:51:28 INFO  : Successfully done setting XSCT server connection channel  
14:51:28 INFO  : Successfully done setting SDK workspace  
14:51:28 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
14:51:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:51:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565725759391,  Project:1565722563929
14:51:38 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
14:51:38 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:52:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:52:54 INFO  : 
14:52:58 INFO  : 
14:52:59 INFO  : Updating hardware inferred compiler options for DICE_49.
14:52:59 INFO  : Updating hardware inferred compiler options for DICE_50.
14:52:59 INFO  : Clearing existing target manager status.
14:55:26 INFO  : Refreshed build settings on project DICE_51
14:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:56:52 INFO  : 'jtag frequency' command is executed.
14:56:52 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:56:52 INFO  : Context for 'APU' is selected.
14:56:53 INFO  : System reset is completed.
14:56:56 INFO  : 'after 3000' command is executed.
14:56:56 INFO  : Context for 'APU' is selected.
14:56:56 INFO  : Cleared APU and A53 resets
14:56:56 INFO  : Context for 'RPU' is selected.
14:56:56 INFO  : Cleared RPU and R5 resets
14:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:57:08 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:09 INFO  : Context for 'APU' is selected.
14:57:09 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:09 INFO  : Context for 'APU' is selected.
14:57:09 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:57:10 INFO  : 'psu_init' command is executed.
14:57:11 INFO  : 'after 1000' command is executed.
14:57:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:57:12 INFO  : 'after 1000' command is executed.
14:57:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:57:12 INFO  : 'catch {psu_protection}' command is executed.
14:57:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:13 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_51/Debug/DICE_51.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_51/Debug/DICE_51.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:14 INFO  : 'con' command is executed.
14:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:57:14 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
14:59:13 INFO  : Disconnected from the channel tcfchan#1.
14:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:59:28 INFO  : XSCT server has started successfully.
14:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:59:51 INFO  : 'jtag frequency' command is executed.
14:59:51 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:59:51 INFO  : Context for 'APU' is selected.
14:59:52 INFO  : System reset is completed.
14:59:55 INFO  : 'after 3000' command is executed.
14:59:55 INFO  : Context for 'APU' is selected.
14:59:55 INFO  : Cleared APU and A53 resets
14:59:55 INFO  : Context for 'RPU' is selected.
14:59:55 INFO  : Cleared RPU and R5 resets
14:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:00:06 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:08 INFO  : Context for 'APU' is selected.
15:00:08 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:08 INFO  : Context for 'APU' is selected.
15:00:08 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:00:10 INFO  : 'psu_init' command is executed.
15:00:11 INFO  : 'after 1000' command is executed.
15:00:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:00:12 INFO  : 'after 1000' command is executed.
15:00:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:00:12 INFO  : 'catch {psu_protection}' command is executed.
15:00:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:13 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_51/Debug/DICE_51.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_51/Debug/DICE_51.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:13 INFO  : 'con' command is executed.
15:00:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:00:13 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
13:25:26 INFO  : Disconnected from the channel tcfchan#1.
10:24:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:24:29 INFO  : XSCT server has started successfully.
10:24:31 INFO  : Successfully done setting XSCT server connection channel  
10:24:31 INFO  : Successfully done setting SDK workspace  
10:24:46 INFO  : Registering command handlers for SDK TCF services
10:24:46 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
10:24:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:33:22 INFO  : Refreshed build settings on project DICE_C_1
11:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:58:29 INFO  : 'jtag frequency' command is executed.
11:58:29 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:58:29 INFO  : Context for 'APU' is selected.
11:58:30 INFO  : System reset is completed.
11:58:33 INFO  : 'after 3000' command is executed.
11:58:33 INFO  : Context for 'APU' is selected.
11:58:34 INFO  : Cleared APU and A53 resets
11:58:34 INFO  : Context for 'RPU' is selected.
11:58:34 INFO  : Cleared RPU and R5 resets
11:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:58:45 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:58:45 INFO  : Context for 'APU' is selected.
11:58:46 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:58:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:46 INFO  : Context for 'APU' is selected.
11:58:46 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:58:47 INFO  : 'psu_init' command is executed.
11:58:48 INFO  : 'after 1000' command is executed.
11:58:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:58:49 INFO  : 'after 1000' command is executed.
11:58:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:58:49 INFO  : 'catch {psu_protection}' command is executed.
11:58:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:58:50 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:51 INFO  : 'con' command is executed.
11:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:58:51 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
10:45:39 INFO  : Disconnected from the channel tcfchan#1.
10:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:45:50 INFO  : 'jtag frequency' command is executed.
10:45:50 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:45:50 INFO  : Context for 'APU' is selected.
10:45:51 INFO  : System reset is completed.
10:45:54 INFO  : 'after 3000' command is executed.
10:45:54 INFO  : Context for 'APU' is selected.
10:45:55 INFO  : Cleared APU and A53 resets
10:45:55 INFO  : Context for 'RPU' is selected.
10:45:55 INFO  : Cleared RPU and R5 resets
10:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:46:06 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:46:06 INFO  : Context for 'APU' is selected.
10:46:06 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:07 INFO  : Context for 'APU' is selected.
10:46:07 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:46:08 INFO  : 'psu_init' command is executed.
10:46:09 INFO  : 'after 1000' command is executed.
10:46:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:46:10 INFO  : 'after 1000' command is executed.
10:46:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:46:10 INFO  : 'catch {psu_protection}' command is executed.
10:46:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:46:11 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:11 INFO  : 'con' command is executed.
10:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:46:11 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
10:54:35 INFO  : Disconnected from the channel tcfchan#2.
10:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:54:52 INFO  : XSCT server has started successfully.
10:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:55:17 INFO  : 'jtag frequency' command is executed.
10:55:17 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:55:17 INFO  : Context for 'APU' is selected.
10:55:18 INFO  : System reset is completed.
10:55:21 INFO  : 'after 3000' command is executed.
10:55:21 INFO  : Context for 'APU' is selected.
10:55:22 INFO  : Cleared APU and A53 resets
10:55:22 INFO  : Context for 'RPU' is selected.
10:55:22 INFO  : Cleared RPU and R5 resets
10:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:55:33 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:33 INFO  : Context for 'APU' is selected.
10:55:33 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:34 INFO  : Context for 'APU' is selected.
10:55:34 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:55:35 INFO  : 'psu_init' command is executed.
10:55:36 INFO  : 'after 1000' command is executed.
10:55:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:55:37 INFO  : 'after 1000' command is executed.
10:55:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:55:37 INFO  : 'catch {psu_protection}' command is executed.
10:55:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:55:38 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:55:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:38 INFO  : 'con' command is executed.
10:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:55:38 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
11:14:02 INFO  : Disconnected from the channel tcfchan#1.
11:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:14:17 INFO  : XSCT server has started successfully.
11:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:14:37 INFO  : 'jtag frequency' command is executed.
11:14:37 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:14:37 INFO  : Context for 'APU' is selected.
11:14:38 INFO  : System reset is completed.
11:14:41 INFO  : 'after 3000' command is executed.
11:14:41 INFO  : Context for 'APU' is selected.
11:14:41 INFO  : Cleared APU and A53 resets
11:14:41 INFO  : Context for 'RPU' is selected.
11:14:42 INFO  : Cleared RPU and R5 resets
11:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:14:53 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:53 INFO  : Context for 'APU' is selected.
11:14:53 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:53 INFO  : Context for 'APU' is selected.
11:14:53 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:14:55 INFO  : 'psu_init' command is executed.
11:14:56 INFO  : 'after 1000' command is executed.
11:14:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:14:57 INFO  : 'after 1000' command is executed.
11:14:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:14:57 INFO  : 'catch {psu_protection}' command is executed.
11:14:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:14:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:14:58 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:14:58 INFO  : 'con' command is executed.
11:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:14:58 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
11:22:54 INFO  : Disconnected from the channel tcfchan#1.
11:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:23:09 INFO  : XSCT server has started successfully.
11:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:23:36 INFO  : 'jtag frequency' command is executed.
11:23:36 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:23:36 INFO  : Context for 'APU' is selected.
11:23:37 INFO  : System reset is completed.
11:23:40 INFO  : 'after 3000' command is executed.
11:23:40 INFO  : Context for 'APU' is selected.
11:23:40 INFO  : Cleared APU and A53 resets
11:23:40 INFO  : Context for 'RPU' is selected.
11:23:41 INFO  : Cleared RPU and R5 resets
11:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:23:52 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:23:52 INFO  : Context for 'APU' is selected.
11:23:52 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:52 INFO  : Context for 'APU' is selected.
11:23:52 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:23:54 INFO  : 'psu_init' command is executed.
11:23:55 INFO  : 'after 1000' command is executed.
11:23:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:23:56 INFO  : 'after 1000' command is executed.
11:23:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:23:56 INFO  : 'catch {psu_protection}' command is executed.
11:23:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:23:57 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:23:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:57 INFO  : 'con' command is executed.
11:23:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:23:57 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
11:26:18 INFO  : Disconnected from the channel tcfchan#1.
11:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:26:33 INFO  : XSCT server has started successfully.
11:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:27:02 INFO  : 'jtag frequency' command is executed.
11:27:02 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:27:02 INFO  : Context for 'APU' is selected.
11:27:03 INFO  : System reset is completed.
11:27:06 INFO  : 'after 3000' command is executed.
11:27:06 INFO  : Context for 'APU' is selected.
11:27:06 INFO  : Cleared APU and A53 resets
11:27:06 INFO  : Context for 'RPU' is selected.
11:27:07 INFO  : Cleared RPU and R5 resets
11:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:27:18 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:18 INFO  : Context for 'APU' is selected.
11:27:18 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:18 INFO  : Context for 'APU' is selected.
11:27:18 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:27:20 INFO  : 'psu_init' command is executed.
11:27:21 INFO  : 'after 1000' command is executed.
11:27:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:27:22 INFO  : 'after 1000' command is executed.
11:27:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:27:22 INFO  : 'catch {psu_protection}' command is executed.
11:27:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:27:23 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:23 INFO  : 'con' command is executed.
11:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:27:23 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
11:33:51 INFO  : Disconnected from the channel tcfchan#1.
11:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:34:06 INFO  : XSCT server has started successfully.
11:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:34:24 INFO  : 'jtag frequency' command is executed.
11:34:24 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:34:24 INFO  : Context for 'APU' is selected.
11:34:25 INFO  : System reset is completed.
11:34:28 INFO  : 'after 3000' command is executed.
11:34:28 INFO  : Context for 'APU' is selected.
11:34:28 INFO  : Cleared APU and A53 resets
11:34:28 INFO  : Context for 'RPU' is selected.
11:34:29 INFO  : Cleared RPU and R5 resets
11:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:34:40 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:40 INFO  : Context for 'APU' is selected.
11:34:40 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:40 INFO  : Context for 'APU' is selected.
11:34:40 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:34:42 INFO  : 'psu_init' command is executed.
11:34:43 INFO  : 'after 1000' command is executed.
11:34:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:34:44 INFO  : 'after 1000' command is executed.
11:34:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:34:44 INFO  : 'catch {psu_protection}' command is executed.
11:34:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:34:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:34:45 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:34:45 INFO  : 'con' command is executed.
11:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:34:45 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
14:42:25 INFO  : Disconnected from the channel tcfchan#1.
14:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:42:43 INFO  : XSCT server has started successfully.
14:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:44:40 INFO  : 'jtag frequency' command is executed.
14:44:40 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:44:40 INFO  : Context for 'APU' is selected.
14:44:41 INFO  : System reset is completed.
14:44:44 INFO  : 'after 3000' command is executed.
14:44:44 INFO  : Context for 'APU' is selected.
14:44:44 INFO  : Cleared APU and A53 resets
14:44:44 INFO  : Context for 'RPU' is selected.
14:44:45 INFO  : Cleared RPU and R5 resets
14:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:44:56 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:44:56 INFO  : Context for 'APU' is selected.
14:44:56 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:56 INFO  : Context for 'APU' is selected.
14:44:56 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:44:58 INFO  : 'psu_init' command is executed.
14:44:59 INFO  : 'after 1000' command is executed.
14:44:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:45:00 INFO  : 'after 1000' command is executed.
14:45:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:45:00 INFO  : 'catch {psu_protection}' command is executed.
14:45:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:45:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:45:01 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:45:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:45:01 INFO  : 'con' command is executed.
14:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:45:01 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
14:46:20 INFO  : Disconnected from the channel tcfchan#1.
14:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:46:35 INFO  : XSCT server has started successfully.
14:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:48:19 INFO  : 'jtag frequency' command is executed.
14:48:19 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:48:19 INFO  : Context for 'APU' is selected.
14:48:20 INFO  : System reset is completed.
14:48:23 INFO  : 'after 3000' command is executed.
14:48:23 INFO  : Context for 'APU' is selected.
14:48:23 INFO  : Cleared APU and A53 resets
14:48:23 INFO  : Context for 'RPU' is selected.
14:48:24 INFO  : Cleared RPU and R5 resets
14:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:48:35 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:35 INFO  : Context for 'APU' is selected.
14:48:35 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:48:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:35 INFO  : Context for 'APU' is selected.
14:48:35 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:48:37 INFO  : 'psu_init' command is executed.
14:48:38 INFO  : 'after 1000' command is executed.
14:48:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:48:39 INFO  : 'after 1000' command is executed.
14:48:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:48:39 INFO  : 'catch {psu_protection}' command is executed.
14:48:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:48:40 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:40 INFO  : 'con' command is executed.
14:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:48:40 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
14:52:04 INFO  : Disconnected from the channel tcfchan#1.
14:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:52:19 INFO  : XSCT server has started successfully.
14:52:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:55:52 INFO  : 'jtag frequency' command is executed.
14:55:52 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:55:52 INFO  : Context for 'APU' is selected.
14:55:53 INFO  : System reset is completed.
14:55:56 INFO  : 'after 3000' command is executed.
14:55:57 INFO  : Context for 'APU' is selected.
14:55:57 INFO  : Cleared APU and A53 resets
14:55:57 INFO  : Context for 'RPU' is selected.
14:55:57 INFO  : Cleared RPU and R5 resets
14:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:56:08 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:08 INFO  : Context for 'APU' is selected.
14:56:09 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:09 INFO  : Context for 'APU' is selected.
14:56:09 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:56:10 INFO  : 'psu_init' command is executed.
14:56:11 INFO  : 'after 1000' command is executed.
14:56:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:56:12 INFO  : 'after 1000' command is executed.
14:56:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:56:12 INFO  : 'catch {psu_protection}' command is executed.
14:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:13 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:14 INFO  : 'con' command is executed.
14:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:56:14 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
14:57:27 INFO  : Disconnected from the channel tcfchan#1.
14:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:57:42 INFO  : XSCT server has started successfully.
14:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:07 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:59:07 INFO  : 'jtag frequency' command is executed.
14:59:07 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:59:07 INFO  : Context for 'APU' is selected.
14:59:08 INFO  : System reset is completed.
14:59:11 INFO  : 'after 3000' command is executed.
14:59:11 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : Cleared APU and A53 resets
14:59:11 INFO  : Context for 'RPU' is selected.
14:59:11 INFO  : Cleared RPU and R5 resets
14:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:59:23 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:23 INFO  : Context for 'APU' is selected.
14:59:23 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:23 INFO  : Context for 'APU' is selected.
14:59:23 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:59:25 INFO  : 'psu_init' command is executed.
14:59:26 INFO  : 'after 1000' command is executed.
14:59:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:59:27 INFO  : 'after 1000' command is executed.
14:59:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:59:27 INFO  : 'catch {psu_protection}' command is executed.
14:59:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:28 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:28 INFO  : 'con' command is executed.
14:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:59:28 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
15:08:45 INFO  : Disconnected from the channel tcfchan#1.
15:08:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:09:00 INFO  : XSCT server has started successfully.
15:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:09:38 INFO  : 'jtag frequency' command is executed.
15:09:38 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:09:38 INFO  : Context for 'APU' is selected.
15:09:39 INFO  : System reset is completed.
15:09:42 INFO  : 'after 3000' command is executed.
15:09:42 INFO  : Context for 'APU' is selected.
15:09:43 INFO  : Cleared APU and A53 resets
15:09:43 INFO  : Context for 'RPU' is selected.
15:09:43 INFO  : Cleared RPU and R5 resets
15:09:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:09:54 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:54 INFO  : Context for 'APU' is selected.
15:09:55 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:55 INFO  : Context for 'APU' is selected.
15:09:55 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:09:56 INFO  : 'psu_init' command is executed.
15:09:57 INFO  : 'after 1000' command is executed.
15:09:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:09:58 INFO  : 'after 1000' command is executed.
15:09:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:09:58 INFO  : 'catch {psu_protection}' command is executed.
15:09:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:09:59 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:09:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_C_1/Debug/DICE_C_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:59 INFO  : 'con' command is executed.
15:09:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:09:59 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_51.elf_on_local.tcl'
10:33:03 INFO  : Disconnected from the channel tcfchan#1.
10:34:07 INFO  : Registering command handlers for SDK TCF services
10:34:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:34:09 INFO  : XSCT server has started successfully.
10:34:10 INFO  : Successfully done setting XSCT server connection channel  
10:34:11 INFO  : Successfully done setting SDK workspace  
10:34:11 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
10:34:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:38:37 INFO  : Refreshed build settings on project DICE_52
10:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:42:13 INFO  : 'jtag frequency' command is executed.
10:42:13 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:42:13 INFO  : Context for 'APU' is selected.
10:42:14 INFO  : System reset is completed.
10:42:17 INFO  : 'after 3000' command is executed.
10:42:17 INFO  : Context for 'APU' is selected.
10:42:17 INFO  : Cleared APU and A53 resets
10:42:17 INFO  : Context for 'RPU' is selected.
10:42:18 INFO  : Cleared RPU and R5 resets
10:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:42:29 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:42:29 INFO  : Context for 'APU' is selected.
10:42:29 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:29 INFO  : Context for 'APU' is selected.
10:42:29 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:42:31 INFO  : 'psu_init' command is executed.
10:42:32 INFO  : 'after 1000' command is executed.
10:42:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:42:33 INFO  : 'after 1000' command is executed.
10:42:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:42:33 INFO  : 'catch {psu_protection}' command is executed.
10:42:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:34 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_52/Debug/DICE_52.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_52/Debug/DICE_52.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:35 INFO  : 'con' command is executed.
10:42:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:42:35 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_52.elf_on_local.tcl'
13:18:28 INFO  : Disconnected from the channel tcfchan#1.
13:20:23 INFO  : Registering command handlers for SDK TCF services
13:20:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:20:26 INFO  : XSCT server has started successfully.
13:20:26 INFO  : Successfully done setting XSCT server connection channel  
13:20:27 INFO  : Successfully done setting SDK workspace  
13:20:27 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
13:20:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:20:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1566842323726,  Project:1565725759391
13:20:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
13:20:39 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:20:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:21:05 INFO  : 
13:21:09 INFO  : 
13:21:13 INFO  : 
13:21:14 INFO  : Updating hardware inferred compiler options for DICE_51.
13:21:15 INFO  : Updating hardware inferred compiler options for DICE_52.
13:21:16 INFO  : Updating hardware inferred compiler options for DICE_C_1.
13:21:16 INFO  : Clearing existing target manager status.
13:23:55 INFO  : Refreshed build settings on project DICE_53
13:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:27:29 INFO  : 'jtag frequency' command is executed.
13:27:29 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:27:29 INFO  : Context for 'APU' is selected.
13:27:30 INFO  : System reset is completed.
13:27:33 INFO  : 'after 3000' command is executed.
13:27:33 INFO  : Context for 'APU' is selected.
13:27:33 INFO  : Cleared APU and A53 resets
13:27:33 INFO  : Context for 'RPU' is selected.
13:27:33 INFO  : Cleared RPU and R5 resets
13:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:27:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:44 INFO  : Context for 'APU' is selected.
13:27:45 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:45 INFO  : Context for 'APU' is selected.
13:27:45 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:27:46 INFO  : 'psu_init' command is executed.
13:27:47 INFO  : 'after 1000' command is executed.
13:27:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:27:49 INFO  : 'after 1000' command is executed.
13:27:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:27:49 INFO  : 'catch {psu_protection}' command is executed.
13:27:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:27:50 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_53/Debug/DICE_53.elf' is downloaded to processor 'psu_cortexa53_0'.
13:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_53/Debug/DICE_53.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:50 INFO  : 'con' command is executed.
13:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:27:50 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_53.elf_on_local.tcl'
13:28:39 INFO  : Disconnected from the channel tcfchan#1.
13:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:28:54 INFO  : XSCT server has started successfully.
13:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:30:10 INFO  : 'jtag frequency' command is executed.
13:30:10 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:30:10 INFO  : Context for 'APU' is selected.
13:30:11 INFO  : System reset is completed.
13:30:14 INFO  : 'after 3000' command is executed.
13:30:14 INFO  : Context for 'APU' is selected.
13:30:15 INFO  : Cleared APU and A53 resets
13:30:15 INFO  : Context for 'RPU' is selected.
13:30:15 INFO  : Cleared RPU and R5 resets
13:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:30:26 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:30:26 INFO  : Context for 'APU' is selected.
13:30:27 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:27 INFO  : Context for 'APU' is selected.
13:30:27 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:30:28 INFO  : 'psu_init' command is executed.
13:30:29 INFO  : 'after 1000' command is executed.
13:30:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:30:30 INFO  : 'after 1000' command is executed.
13:30:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:30:30 INFO  : 'catch {psu_protection}' command is executed.
13:30:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:30:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:30:31 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_53/Debug/DICE_53.elf' is downloaded to processor 'psu_cortexa53_0'.
13:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_53/Debug/DICE_53.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:30:32 INFO  : 'con' command is executed.
13:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:30:32 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_53.elf_on_local.tcl'
08:04:46 INFO  : Disconnected from the channel tcfchan#1.
08:05:59 INFO  : Registering command handlers for SDK TCF services
08:06:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:06:02 INFO  : XSCT server has started successfully.
08:06:04 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
08:06:04 INFO  : Successfully done setting XSCT server connection channel  
08:06:04 INFO  : Successfully done setting SDK workspace  
08:06:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:06:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1566856701229,  Project:1566842323726
08:06:15 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
08:06:15 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:07:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:08:24 INFO  : 
08:08:29 INFO  : 
08:08:33 INFO  : 
08:08:37 INFO  : 
08:08:38 INFO  : Updating hardware inferred compiler options for DICE_51.
08:08:39 INFO  : Updating hardware inferred compiler options for DICE_52.
08:08:40 INFO  : Updating hardware inferred compiler options for DICE_53.
08:08:41 INFO  : Updating hardware inferred compiler options for DICE_C_1.
08:08:41 INFO  : Clearing existing target manager status.
08:17:16 INFO  : Refreshed build settings on project DICE_54
08:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:21:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
08:21:12 INFO  : 'jtag frequency' command is executed.
08:21:12 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:21:12 INFO  : Context for 'APU' is selected.
08:21:13 INFO  : System reset is completed.
08:21:16 INFO  : 'after 3000' command is executed.
08:21:17 INFO  : Context for 'APU' is selected.
08:21:17 INFO  : Cleared APU and A53 resets
08:21:17 INFO  : Context for 'RPU' is selected.
08:21:17 INFO  : Cleared RPU and R5 resets
08:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
08:21:28 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:21:28 INFO  : Context for 'APU' is selected.
08:21:29 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
08:21:29 INFO  : Context for 'APU' is selected.
08:21:29 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:21:30 INFO  : 'psu_init' command is executed.
08:21:31 INFO  : 'after 1000' command is executed.
08:21:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:21:32 INFO  : 'after 1000' command is executed.
08:21:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:21:32 INFO  : 'catch {psu_protection}' command is executed.
08:21:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:21:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:21:33 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_54/Debug/DICE_54.elf' is downloaded to processor 'psu_cortexa53_0'.
08:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
08:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_54/Debug/DICE_54.elf
configparams force-mem-access 0
----------------End of Script----------------

08:21:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:21:34 INFO  : 'con' command is executed.
08:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

08:21:34 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_54.elf_on_local.tcl'
09:32:15 INFO  : Disconnected from the channel tcfchan#1.
09:32:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:32:49 INFO  : XSCT server has started successfully.
09:32:49 INFO  : Successfully done setting XSCT server connection channel  
09:32:49 INFO  : Successfully done setting SDK workspace  
09:33:03 INFO  : Registering command handlers for SDK TCF services
09:33:03 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
09:33:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:33:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1566916306386,  Project:1566856701229
09:33:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
09:34:33 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:34:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:34:56 INFO  : 
09:35:01 INFO  : 
09:35:05 INFO  : 
09:35:06 INFO  : Updating hardware inferred compiler options for DICE_53.
09:35:06 INFO  : Updating hardware inferred compiler options for DICE_54.
09:35:07 INFO  : Updating hardware inferred compiler options for DICE_C_1.
09:35:07 INFO  : Clearing existing target manager status.
09:35:07 INFO  : Closing and re-opening the MSS file of ther project DICE_54_bsp
09:35:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:35:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:53:52 INFO  : Refreshed build settings on project DICE_55
09:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:57:28 INFO  : 'jtag frequency' command is executed.
09:57:28 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:57:28 INFO  : Context for 'APU' is selected.
09:57:29 INFO  : System reset is completed.
09:57:32 INFO  : 'after 3000' command is executed.
09:57:32 INFO  : Context for 'APU' is selected.
09:57:32 INFO  : Cleared APU and A53 resets
09:57:32 INFO  : Context for 'RPU' is selected.
09:57:33 INFO  : Cleared RPU and R5 resets
09:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:57:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:45 INFO  : Context for 'APU' is selected.
09:57:45 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:45 INFO  : Context for 'APU' is selected.
09:57:45 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:57:47 INFO  : 'psu_init' command is executed.
09:57:48 INFO  : 'after 1000' command is executed.
09:57:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:57:49 INFO  : 'after 1000' command is executed.
09:57:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:57:49 INFO  : 'catch {psu_protection}' command is executed.
09:57:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:57:50 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_55/Debug/DICE_55.elf' is downloaded to processor 'psu_cortexa53_0'.
09:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_55/Debug/DICE_55.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:50 INFO  : 'con' command is executed.
09:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:57:50 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_55.elf_on_local.tcl'
10:06:58 INFO  : Disconnected from the channel tcfchan#1.
10:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:07:14 INFO  : XSCT server has started successfully.
10:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:07:37 INFO  : 'jtag frequency' command is executed.
10:07:37 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:07:37 INFO  : Context for 'APU' is selected.
10:07:38 INFO  : System reset is completed.
10:07:41 INFO  : 'after 3000' command is executed.
10:07:41 INFO  : Context for 'APU' is selected.
10:07:42 INFO  : Cleared APU and A53 resets
10:07:42 INFO  : Context for 'RPU' is selected.
10:07:42 INFO  : Cleared RPU and R5 resets
10:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:07:53 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:07:53 INFO  : Context for 'APU' is selected.
10:07:54 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:54 INFO  : Context for 'APU' is selected.
10:07:54 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:07:55 INFO  : 'psu_init' command is executed.
10:07:56 INFO  : 'after 1000' command is executed.
10:07:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:07:57 INFO  : 'after 1000' command is executed.
10:07:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:07:57 INFO  : 'catch {psu_protection}' command is executed.
10:07:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:58 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_55/Debug/DICE_55.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_55/Debug/DICE_55.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:58 INFO  : 'con' command is executed.
10:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:07:58 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_55.elf_on_local.tcl'
10:09:26 INFO  : Disconnected from the channel tcfchan#1.
10:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:09:41 INFO  : XSCT server has started successfully.
10:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:10:05 INFO  : 'jtag frequency' command is executed.
10:10:05 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:10:05 INFO  : Context for 'APU' is selected.
10:10:05 INFO  : System reset is completed.
10:10:09 INFO  : 'after 3000' command is executed.
10:10:09 INFO  : Context for 'APU' is selected.
10:10:09 INFO  : Cleared APU and A53 resets
10:10:09 INFO  : Context for 'RPU' is selected.
10:10:09 INFO  : Cleared RPU and R5 resets
10:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:10:20 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:10:21 INFO  : Context for 'APU' is selected.
10:10:22 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:10:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:22 INFO  : Context for 'APU' is selected.
10:10:22 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:10:23 INFO  : 'psu_init' command is executed.
10:10:24 INFO  : 'after 1000' command is executed.
10:10:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:10:25 INFO  : 'after 1000' command is executed.
10:10:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:10:25 INFO  : 'catch {psu_protection}' command is executed.
10:10:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:26 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_55/Debug/DICE_55.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_55/Debug/DICE_55.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:26 INFO  : 'con' command is executed.
10:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:10:26 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_55.elf_on_local.tcl'
11:11:46 INFO  : Disconnected from the channel tcfchan#1.
11:12:38 INFO  : Registering command handlers for SDK TCF services
11:12:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:12:41 INFO  : XSCT server has started successfully.
11:12:41 INFO  : Successfully done setting XSCT server connection channel  
11:12:41 INFO  : Successfully done setting SDK workspace  
11:12:41 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:12:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:12:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1566922191252,  Project:1566916306386
11:12:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:12:51 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:13:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:13:13 INFO  : 
11:13:21 INFO  : 
11:13:25 INFO  : 
11:13:26 INFO  : Updating hardware inferred compiler options for DICE_54.
11:13:27 INFO  : Updating hardware inferred compiler options for DICE_55.
11:13:28 INFO  : Updating hardware inferred compiler options for DICE_C_1.
11:13:28 INFO  : Clearing existing target manager status.
11:21:17 INFO  : Refreshed build settings on project DICE_56
11:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:23:49 INFO  : 'jtag frequency' command is executed.
11:23:49 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:23:49 INFO  : Context for 'APU' is selected.
11:23:50 INFO  : System reset is completed.
11:23:53 INFO  : 'after 3000' command is executed.
11:23:53 INFO  : Context for 'APU' is selected.
11:23:53 INFO  : Cleared APU and A53 resets
11:23:53 INFO  : Context for 'RPU' is selected.
11:23:53 INFO  : Cleared RPU and R5 resets
11:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:24:05 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:24:08 INFO  : 'psu_init' command is executed.
11:24:09 INFO  : 'after 1000' command is executed.
11:24:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:24:10 INFO  : 'after 1000' command is executed.
11:24:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:24:10 INFO  : 'catch {psu_protection}' command is executed.
11:24:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:24:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:24:11 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf' is downloaded to processor 'psu_cortexa53_0'.
11:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:24:11 INFO  : 'con' command is executed.
11:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:24:11 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_56.elf_on_local.tcl'
11:25:28 INFO  : Disconnected from the channel tcfchan#1.
11:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:25:43 INFO  : XSCT server has started successfully.
11:25:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:26:11 INFO  : 'jtag frequency' command is executed.
11:26:11 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:26:11 INFO  : Context for 'APU' is selected.
11:26:12 INFO  : System reset is completed.
11:26:15 INFO  : 'after 3000' command is executed.
11:26:15 INFO  : Context for 'APU' is selected.
11:26:15 INFO  : Cleared APU and A53 resets
11:26:15 INFO  : Context for 'RPU' is selected.
11:26:15 INFO  : Cleared RPU and R5 resets
11:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:26:27 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:26:28 INFO  : Context for 'APU' is selected.
11:26:28 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:28 INFO  : Context for 'APU' is selected.
11:26:28 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:26:30 INFO  : 'psu_init' command is executed.
11:26:31 INFO  : 'after 1000' command is executed.
11:26:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:26:32 INFO  : 'after 1000' command is executed.
11:26:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:26:32 INFO  : 'catch {psu_protection}' command is executed.
11:26:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:26:33 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf' is downloaded to processor 'psu_cortexa53_0'.
11:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:33 INFO  : 'con' command is executed.
11:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:26:33 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_56.elf_on_local.tcl'
11:28:52 INFO  : Disconnected from the channel tcfchan#1.
11:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:29:07 INFO  : XSCT server has started successfully.
11:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:29:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:29:29 INFO  : 'jtag frequency' command is executed.
11:29:29 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:29:29 INFO  : Context for 'APU' is selected.
11:29:30 INFO  : System reset is completed.
11:29:33 INFO  : 'after 3000' command is executed.
11:29:33 INFO  : Context for 'APU' is selected.
11:29:33 INFO  : Cleared APU and A53 resets
11:29:33 INFO  : Context for 'RPU' is selected.
11:29:33 INFO  : Cleared RPU and R5 resets
11:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:29:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:45 INFO  : Context for 'APU' is selected.
11:29:45 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:45 INFO  : Context for 'APU' is selected.
11:29:45 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:29:46 INFO  : 'psu_init' command is executed.
11:29:47 INFO  : 'after 1000' command is executed.
11:29:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:29:49 INFO  : 'after 1000' command is executed.
11:29:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:29:49 INFO  : 'catch {psu_protection}' command is executed.
11:29:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:29:50 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf' is downloaded to processor 'psu_cortexa53_0'.
11:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:50 INFO  : 'con' command is executed.
11:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:29:50 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_56.elf_on_local.tcl'
11:31:02 INFO  : Disconnected from the channel tcfchan#1.
11:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:31:17 INFO  : XSCT server has started successfully.
11:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:31:38 INFO  : 'jtag frequency' command is executed.
11:31:38 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:31:38 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : System reset is completed.
11:31:42 INFO  : 'after 3000' command is executed.
11:31:42 INFO  : Context for 'APU' is selected.
11:31:43 INFO  : Cleared APU and A53 resets
11:31:43 INFO  : Context for 'RPU' is selected.
11:31:43 INFO  : Cleared RPU and R5 resets
11:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:31:54 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:54 INFO  : Context for 'APU' is selected.
11:31:55 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:55 INFO  : Context for 'APU' is selected.
11:31:55 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:31:56 INFO  : 'psu_init' command is executed.
11:31:57 INFO  : 'after 1000' command is executed.
11:31:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:31:58 INFO  : 'after 1000' command is executed.
11:31:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:31:58 INFO  : 'catch {psu_protection}' command is executed.
11:31:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:59 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_56/Debug/DICE_56.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:59 INFO  : 'con' command is executed.
11:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:31:59 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_56.elf_on_local.tcl'
12:38:39 INFO  : Disconnected from the channel tcfchan#1.
12:39:48 INFO  : Registering command handlers for SDK TCF services
12:39:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
12:39:51 INFO  : XSCT server has started successfully.
12:39:51 INFO  : Successfully done setting XSCT server connection channel  
12:39:53 INFO  : Successfully done setting SDK workspace  
12:39:53 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
12:39:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:40:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1566927497237,  Project:1566922191252
12:40:04 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
12:40:04 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:41:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:42:49 INFO  : 
12:42:53 INFO  : 
12:42:57 INFO  : 
12:43:01 INFO  : 
12:43:03 INFO  : Updating hardware inferred compiler options for DICE_54.
12:43:03 INFO  : Updating hardware inferred compiler options for DICE_55.
12:43:04 INFO  : Updating hardware inferred compiler options for DICE_56.
12:43:05 INFO  : Updating hardware inferred compiler options for DICE_C_1.
12:43:05 INFO  : Clearing existing target manager status.
12:46:58 INFO  : Refreshed build settings on project DICE_57
12:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
12:49:55 INFO  : 'jtag frequency' command is executed.
12:49:55 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:49:56 INFO  : Context for 'APU' is selected.
12:49:56 INFO  : System reset is completed.
12:49:59 INFO  : 'after 3000' command is executed.
12:49:59 INFO  : Context for 'APU' is selected.
12:50:00 INFO  : Cleared APU and A53 resets
12:50:00 INFO  : Context for 'RPU' is selected.
12:50:00 INFO  : Cleared RPU and R5 resets
12:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
12:50:11 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:12 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:13 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:50:14 INFO  : 'psu_init' command is executed.
12:50:15 INFO  : 'after 1000' command is executed.
12:50:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:50:16 INFO  : 'after 1000' command is executed.
12:50:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:50:16 INFO  : 'catch {psu_protection}' command is executed.
12:50:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:50:17 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_57/Debug/DICE_57.elf' is downloaded to processor 'psu_cortexa53_0'.
12:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_57/Debug/DICE_57.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:18 INFO  : 'con' command is executed.
12:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

12:50:18 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_57.elf_on_local.tcl'
16:48:24 INFO  : Refreshed build settings on project DICE_58
16:50:07 INFO  : Disconnected from the channel tcfchan#1.
16:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:50:18 INFO  : 'jtag frequency' command is executed.
16:50:18 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:50:18 INFO  : Context for 'APU' is selected.
16:50:19 INFO  : System reset is completed.
16:50:22 INFO  : 'after 3000' command is executed.
16:50:22 INFO  : Context for 'APU' is selected.
16:50:22 INFO  : Cleared APU and A53 resets
16:50:22 INFO  : Context for 'RPU' is selected.
16:50:23 INFO  : Cleared RPU and R5 resets
16:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:50:34 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:35 INFO  : Context for 'APU' is selected.
16:50:35 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:50:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:35 INFO  : Context for 'APU' is selected.
16:50:35 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:50:37 INFO  : 'psu_init' command is executed.
16:50:38 INFO  : 'after 1000' command is executed.
16:50:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:50:39 INFO  : 'after 1000' command is executed.
16:50:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:50:39 INFO  : 'catch {psu_protection}' command is executed.
16:50:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:40 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_58/Debug/DICE_58.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_58/Debug/DICE_58.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:40 INFO  : 'con' command is executed.
16:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:50:40 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_58.elf_on_local.tcl'
16:52:36 INFO  : Disconnected from the channel tcfchan#2.
16:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:52:38 INFO  : 'jtag frequency' command is executed.
16:52:38 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:52:38 INFO  : Context for 'APU' is selected.
16:52:39 INFO  : System reset is completed.
16:52:42 INFO  : 'after 3000' command is executed.
16:52:42 INFO  : Context for 'APU' is selected.
16:52:42 INFO  : Cleared APU and A53 resets
16:52:42 INFO  : Context for 'RPU' is selected.
16:52:42 INFO  : Cleared RPU and R5 resets
16:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:52:53 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:55 INFO  : Context for 'APU' is selected.
16:52:55 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:55 INFO  : Context for 'APU' is selected.
16:52:55 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:52:56 INFO  : 'psu_init' command is executed.
16:52:57 INFO  : 'after 1000' command is executed.
16:52:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:52:58 INFO  : 'after 1000' command is executed.
16:52:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:52:58 INFO  : 'catch {psu_protection}' command is executed.
16:52:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:52:59 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_58/Debug/DICE_58.elf' is downloaded to processor 'psu_cortexa53_0'.
16:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_58/Debug/DICE_58.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:00 INFO  : 'con' command is executed.
16:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:53:00 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_58.elf_on_local.tcl'
08:12:25 INFO  : Disconnected from the channel tcfchan#3.
08:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
08:12:26 INFO  : 'jtag frequency' command is executed.
08:12:26 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:12:26 INFO  : Context for 'APU' is selected.
08:12:27 INFO  : System reset is completed.
08:12:30 INFO  : 'after 3000' command is executed.
08:12:30 INFO  : Context for 'APU' is selected.
08:12:30 INFO  : Cleared APU and A53 resets
08:12:30 INFO  : Context for 'RPU' is selected.
08:12:31 INFO  : Cleared RPU and R5 resets
08:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
08:12:42 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:12:43 INFO  : Context for 'APU' is selected.
08:12:43 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:43 INFO  : Context for 'APU' is selected.
08:12:43 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:12:45 INFO  : 'psu_init' command is executed.
08:12:46 INFO  : 'after 1000' command is executed.
08:12:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:12:47 INFO  : 'after 1000' command is executed.
08:12:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:12:47 INFO  : 'catch {psu_protection}' command is executed.
08:12:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:12:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:12:48 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_58/Debug/DICE_58.elf' is downloaded to processor 'psu_cortexa53_0'.
08:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_58/Debug/DICE_58.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:12:48 INFO  : 'con' command is executed.
08:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

08:12:48 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_58.elf_on_local.tcl'
10:59:24 INFO  : Disconnected from the channel tcfchan#4.
11:06:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:06:03 INFO  : XSCT server has started successfully.
11:06:05 INFO  : Successfully done setting XSCT server connection channel  
11:06:05 INFO  : Successfully done setting SDK workspace  
11:06:20 INFO  : Registering command handlers for SDK TCF services
11:06:20 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:06:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:06:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567007567615,  Project:1566927497237
11:06:20 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:06:20 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:06:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:06:46 INFO  : 
11:06:50 INFO  : 
11:06:54 INFO  : 
11:06:55 INFO  : Updating hardware inferred compiler options for DICE_57.
11:06:56 INFO  : Updating hardware inferred compiler options for DICE_58.
11:06:57 INFO  : Updating hardware inferred compiler options for DICE_C_1.
11:06:57 INFO  : Clearing existing target manager status.
11:06:57 INFO  : Closing and re-opening the MSS file of ther project DICE_58_bsp
11:07:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:07:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:14:33 INFO  : Refreshed build settings on project DICE_59
11:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:17:08 INFO  : 'jtag frequency' command is executed.
11:17:08 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:17:08 INFO  : Context for 'APU' is selected.
11:17:09 INFO  : System reset is completed.
11:17:12 INFO  : 'after 3000' command is executed.
11:17:13 INFO  : Context for 'APU' is selected.
11:17:13 INFO  : Cleared APU and A53 resets
11:17:13 INFO  : Context for 'RPU' is selected.
11:17:13 INFO  : Cleared RPU and R5 resets
11:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:17:24 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:24 INFO  : Context for 'APU' is selected.
11:17:25 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:17:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:25 INFO  : Context for 'APU' is selected.
11:17:25 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:17:26 INFO  : 'psu_init' command is executed.
11:17:27 INFO  : 'after 1000' command is executed.
11:17:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:17:28 INFO  : 'after 1000' command is executed.
11:17:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:17:28 INFO  : 'catch {psu_protection}' command is executed.
11:17:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:29 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_59/Debug/DICE_59.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_59/Debug/DICE_59.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:29 INFO  : 'con' command is executed.
11:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:17:29 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_59.elf_on_local.tcl'
08:52:57 INFO  : Disconnected from the channel tcfchan#1.
08:53:57 INFO  : Registering command handlers for SDK TCF services
08:53:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:53:59 INFO  : XSCT server has started successfully.
08:54:01 INFO  : Successfully done setting XSCT server connection channel  
08:54:01 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
08:54:01 INFO  : Successfully done setting SDK workspace  
08:54:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:56:50 INFO  : Registering command handlers for SDK TCF services
08:56:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:56:53 INFO  : XSCT server has started successfully.
08:56:53 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
08:56:53 INFO  : Successfully done setting XSCT server connection channel  
08:56:53 INFO  : Successfully done setting SDK workspace  
08:56:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:02:37 INFO  : Refreshed build settings on project DICE_60
09:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:04:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:04:51 INFO  : 'jtag frequency' command is executed.
09:04:51 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:04:51 INFO  : Context for 'APU' is selected.
09:04:52 INFO  : System reset is completed.
09:04:55 INFO  : 'after 3000' command is executed.
09:04:55 INFO  : Context for 'APU' is selected.
09:04:55 INFO  : Cleared APU and A53 resets
09:04:55 INFO  : Context for 'RPU' is selected.
09:04:55 INFO  : Cleared RPU and R5 resets
09:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:05:06 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:05:07 INFO  : Context for 'APU' is selected.
09:05:08 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:05:08 INFO  : Context for 'APU' is selected.
09:05:08 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:05:09 INFO  : 'psu_init' command is executed.
09:05:10 INFO  : 'after 1000' command is executed.
09:05:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:05:11 INFO  : 'after 1000' command is executed.
09:05:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:05:11 INFO  : 'catch {psu_protection}' command is executed.
09:05:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:05:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:05:12 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_60/Debug/DICE_60.elf' is downloaded to processor 'psu_cortexa53_0'.
09:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_60/Debug/DICE_60.elf
configparams force-mem-access 0
----------------End of Script----------------

09:05:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:05:13 INFO  : 'con' command is executed.
09:05:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:05:13 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_60.elf_on_local.tcl'
10:31:00 INFO  : Disconnected from the channel tcfchan#1.
10:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:31:15 INFO  : XSCT server has started successfully.
10:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:43 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:31:43 INFO  : 'jtag frequency' command is executed.
10:31:43 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:31:43 INFO  : Context for 'APU' is selected.
10:31:44 INFO  : System reset is completed.
10:31:47 INFO  : 'after 3000' command is executed.
10:31:47 INFO  : Context for 'APU' is selected.
10:31:47 INFO  : Cleared APU and A53 resets
10:31:47 INFO  : Context for 'RPU' is selected.
10:31:47 INFO  : Cleared RPU and R5 resets
10:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:31:58 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:58 INFO  : Context for 'APU' is selected.
10:31:59 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:59 INFO  : Context for 'APU' is selected.
10:31:59 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:32:00 INFO  : 'psu_init' command is executed.
10:32:01 INFO  : 'after 1000' command is executed.
10:32:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:32:02 INFO  : 'after 1000' command is executed.
10:32:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:32:03 INFO  : 'catch {psu_protection}' command is executed.
10:32:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:32:04 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_60/Debug/DICE_60.elf' is downloaded to processor 'psu_cortexa53_0'.
10:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_60/Debug/DICE_60.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:04 INFO  : 'con' command is executed.
10:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:32:04 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_60.elf_on_local.tcl'
10:34:46 INFO  : Disconnected from the channel tcfchan#1.
10:34:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:35:01 INFO  : XSCT server has started successfully.
10:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:35:23 INFO  : 'jtag frequency' command is executed.
10:35:23 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:35:23 INFO  : Context for 'APU' is selected.
10:35:24 INFO  : System reset is completed.
10:35:27 INFO  : 'after 3000' command is executed.
10:35:27 INFO  : Context for 'APU' is selected.
10:35:27 INFO  : Cleared APU and A53 resets
10:35:27 INFO  : Context for 'RPU' is selected.
10:35:27 INFO  : Cleared RPU and R5 resets
10:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:35:39 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:39 INFO  : Context for 'APU' is selected.
10:35:39 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:39 INFO  : Context for 'APU' is selected.
10:35:39 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:35:40 INFO  : 'psu_init' command is executed.
10:35:41 INFO  : 'after 1000' command is executed.
10:35:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:35:42 INFO  : 'after 1000' command is executed.
10:35:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:35:43 INFO  : 'catch {psu_protection}' command is executed.
10:35:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:35:44 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_60/Debug/DICE_60.elf' is downloaded to processor 'psu_cortexa53_0'.
10:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_60/Debug/DICE_60.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:44 INFO  : 'con' command is executed.
10:35:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:35:44 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_60.elf_on_local.tcl'
11:37:23 INFO  : Disconnected from the channel tcfchan#1.
11:37:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:37:49 INFO  : XSCT server has started successfully.
11:37:49 INFO  : Successfully done setting XSCT server connection channel  
11:37:49 INFO  : Successfully done setting SDK workspace  
11:38:02 INFO  : Registering command handlers for SDK TCF services
11:38:02 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:38:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:38:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567096446826,  Project:1567007567615
11:38:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:38:03 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:38:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:38:26 INFO  : 
11:38:30 INFO  : 
11:38:34 INFO  : 
11:38:36 INFO  : Updating hardware inferred compiler options for DICE_59.
11:38:36 INFO  : Updating hardware inferred compiler options for DICE_60.
11:38:37 INFO  : Updating hardware inferred compiler options for DICE_C_1.
11:38:37 INFO  : Clearing existing target manager status.
11:38:37 INFO  : Closing and re-opening the MSS file of ther project DICE_60_bsp
11:38:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:38:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:49:46 INFO  : Refreshed build settings on project DICE_61
11:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:52:28 INFO  : 'jtag frequency' command is executed.
11:52:28 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:52:28 INFO  : Context for 'APU' is selected.
11:52:29 INFO  : System reset is completed.
11:52:32 INFO  : 'after 3000' command is executed.
11:52:32 INFO  : Context for 'APU' is selected.
11:52:32 INFO  : Cleared APU and A53 resets
11:52:32 INFO  : Context for 'RPU' is selected.
11:52:32 INFO  : Cleared RPU and R5 resets
11:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:52:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:44 INFO  : Context for 'APU' is selected.
11:52:44 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:44 INFO  : Context for 'APU' is selected.
11:52:44 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:52:46 INFO  : 'psu_init' command is executed.
11:52:47 INFO  : 'after 1000' command is executed.
11:52:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:52:48 INFO  : 'after 1000' command is executed.
11:52:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:52:48 INFO  : 'catch {psu_protection}' command is executed.
11:52:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_61/Debug/DICE_61.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_61/Debug/DICE_61.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:49 INFO  : 'con' command is executed.
11:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:52:49 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_61.elf_on_local.tcl'
13:09:24 INFO  : Disconnected from the channel tcfchan#1.
13:10:31 INFO  : Registering command handlers for SDK TCF services
13:10:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:10:35 INFO  : XSCT server has started successfully.
13:10:37 INFO  : Successfully done setting XSCT server connection channel  
13:10:37 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
13:10:37 INFO  : Successfully done setting SDK workspace  
13:10:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:10:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567101586038,  Project:1567096446826
13:10:49 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
13:10:49 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:11:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:11:14 INFO  : 
13:11:19 INFO  : 
13:11:23 INFO  : 
13:11:24 INFO  : Updating hardware inferred compiler options for DICE_60.
13:11:24 INFO  : Updating hardware inferred compiler options for DICE_61.
13:11:25 INFO  : Updating hardware inferred compiler options for DICE_C_1.
13:11:25 INFO  : Clearing existing target manager status.
13:15:20 INFO  : Refreshed build settings on project DICE_62
16:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:42:36 INFO  : 'jtag frequency' command is executed.
16:42:36 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:42:36 INFO  : Context for 'APU' is selected.
16:42:37 INFO  : System reset is completed.
16:42:40 INFO  : 'after 3000' command is executed.
16:42:40 INFO  : Context for 'APU' is selected.
16:42:40 INFO  : Cleared APU and A53 resets
16:42:40 INFO  : Context for 'RPU' is selected.
16:42:41 INFO  : Cleared RPU and R5 resets
16:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:42:52 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:53 INFO  : Context for 'APU' is selected.
16:42:53 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:53 INFO  : Context for 'APU' is selected.
16:42:53 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:42:55 INFO  : 'psu_init' command is executed.
16:42:56 INFO  : 'after 1000' command is executed.
16:42:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:42:57 INFO  : 'after 1000' command is executed.
16:42:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:42:57 INFO  : 'catch {psu_protection}' command is executed.
16:42:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:58 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_62/Debug/DICE_62.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_62/Debug/DICE_62.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:58 INFO  : 'con' command is executed.
16:42:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:42:58 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_62.elf_on_local.tcl'
07:55:01 INFO  : Disconnected from the channel tcfchan#1.
07:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:55:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
07:55:18 INFO  : XSCT server has started successfully.
07:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

07:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:55:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
07:55:48 INFO  : 'jtag frequency' command is executed.
07:55:48 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
07:55:48 INFO  : Context for 'APU' is selected.
07:55:49 INFO  : System reset is completed.
07:55:52 INFO  : 'after 3000' command is executed.
07:55:52 INFO  : Context for 'APU' is selected.
07:55:53 INFO  : Cleared APU and A53 resets
07:55:53 INFO  : Context for 'RPU' is selected.
07:55:53 INFO  : Cleared RPU and R5 resets
07:55:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
07:56:04 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:56:05 INFO  : Context for 'APU' is selected.
07:56:06 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:56:06 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:06 INFO  : Context for 'APU' is selected.
07:56:06 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
07:56:07 INFO  : 'psu_init' command is executed.
07:56:08 INFO  : 'after 1000' command is executed.
07:56:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
07:56:09 INFO  : 'after 1000' command is executed.
07:56:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
07:56:09 INFO  : 'catch {psu_protection}' command is executed.
07:56:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:56:10 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_62/Debug/DICE_62.elf' is downloaded to processor 'psu_cortexa53_0'.
07:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_62/Debug/DICE_62.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:10 INFO  : 'con' command is executed.
07:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

07:56:10 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_62.elf_on_local.tcl'
09:00:04 INFO  : Disconnected from the channel tcfchan#1.
09:01:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:01:17 INFO  : XSCT server has started successfully.
09:01:17 INFO  : Successfully done setting XSCT server connection channel  
09:01:17 INFO  : Successfully done setting SDK workspace  
09:01:30 INFO  : Registering command handlers for SDK TCF services
09:01:30 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
09:01:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:01:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567173363079,  Project:1567101586038
09:01:31 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
09:01:31 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:02:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:03:41 INFO  : 
09:03:45 INFO  : 
09:03:50 INFO  : 
09:03:54 INFO  : 
09:03:55 INFO  : Updating hardware inferred compiler options for DICE_60.
09:03:56 INFO  : Updating hardware inferred compiler options for DICE_61.
09:03:57 INFO  : Updating hardware inferred compiler options for DICE_62.
09:03:58 INFO  : Updating hardware inferred compiler options for DICE_C_1.
09:03:58 INFO  : Clearing existing target manager status.
09:03:58 INFO  : Closing and re-opening the MSS file of ther project DICE_62_bsp
09:04:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:05:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:15:07 INFO  : Refreshed build settings on project DICE_63
09:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:17:14 INFO  : 'jtag frequency' command is executed.
09:17:14 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:17:14 INFO  : Context for 'APU' is selected.
09:17:15 INFO  : System reset is completed.
09:17:18 INFO  : 'after 3000' command is executed.
09:17:18 INFO  : Context for 'APU' is selected.
09:17:18 INFO  : Cleared APU and A53 resets
09:17:18 INFO  : Context for 'RPU' is selected.
09:17:18 INFO  : Cleared RPU and R5 resets
09:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:17:30 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:17:30 INFO  : Context for 'APU' is selected.
09:17:30 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:17:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:17:30 INFO  : Context for 'APU' is selected.
09:17:30 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:17:32 INFO  : 'psu_init' command is executed.
09:17:33 INFO  : 'after 1000' command is executed.
09:17:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:17:34 INFO  : 'after 1000' command is executed.
09:17:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:17:34 INFO  : 'catch {psu_protection}' command is executed.
09:17:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:17:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:17:35 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_63/Debug/DICE_63.elf' is downloaded to processor 'psu_cortexa53_0'.
09:17:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_63/Debug/DICE_63.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:17:35 INFO  : 'con' command is executed.
09:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:17:35 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_63.elf_on_local.tcl'
10:18:36 INFO  : Disconnected from the channel tcfchan#1.
10:18:54 INFO  : Registering command handlers for SDK TCF services
10:18:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:18:56 INFO  : XSCT server has started successfully.
10:18:56 INFO  : Successfully done setting XSCT server connection channel  
10:18:56 INFO  : Successfully done setting SDK workspace  
10:18:56 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
10:18:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:19:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567178276049,  Project:1567173363079
10:19:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
10:19:06 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:19:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:19:29 INFO  : 
10:19:33 INFO  : 
10:19:37 INFO  : 
10:19:38 INFO  : Updating hardware inferred compiler options for DICE_62.
10:19:39 INFO  : Updating hardware inferred compiler options for DICE_63.
10:19:40 INFO  : Updating hardware inferred compiler options for DICE_C_1.
10:19:40 INFO  : Clearing existing target manager status.
10:33:01 INFO  : Refreshed build settings on project DICE_64
10:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:37:08 INFO  : 'jtag frequency' command is executed.
10:37:08 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:37:08 INFO  : Context for 'APU' is selected.
10:37:09 INFO  : System reset is completed.
10:37:12 INFO  : 'after 3000' command is executed.
10:37:12 INFO  : Context for 'APU' is selected.
10:37:12 INFO  : Cleared APU and A53 resets
10:37:12 INFO  : Context for 'RPU' is selected.
10:37:13 INFO  : Cleared RPU and R5 resets
10:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:37:24 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:24 INFO  : Context for 'APU' is selected.
10:37:24 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:24 INFO  : Context for 'APU' is selected.
10:37:24 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:37:26 INFO  : 'psu_init' command is executed.
10:37:27 INFO  : 'after 1000' command is executed.
10:37:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:37:28 INFO  : 'after 1000' command is executed.
10:37:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:37:28 INFO  : 'catch {psu_protection}' command is executed.
10:37:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:29 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:29 INFO  : 'con' command is executed.
10:37:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:37:29 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:08:14 INFO  : Disconnected from the channel tcfchan#1.
13:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:08:31 INFO  : XSCT server has started successfully.
13:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:08:56 INFO  : 'jtag frequency' command is executed.
13:08:56 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:08:56 INFO  : Context for 'APU' is selected.
13:08:57 INFO  : System reset is completed.
13:09:00 INFO  : 'after 3000' command is executed.
13:09:00 INFO  : Context for 'APU' is selected.
13:09:00 INFO  : Cleared APU and A53 resets
13:09:00 INFO  : Context for 'RPU' is selected.
13:09:00 INFO  : Cleared RPU and R5 resets
13:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:09:12 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:12 INFO  : Context for 'APU' is selected.
13:09:12 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:12 INFO  : Context for 'APU' is selected.
13:09:12 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:09:14 INFO  : 'psu_init' command is executed.
13:09:15 INFO  : 'after 1000' command is executed.
13:09:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:09:16 INFO  : 'after 1000' command is executed.
13:09:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:09:16 INFO  : 'catch {psu_protection}' command is executed.
13:09:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:09:17 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:17 INFO  : 'con' command is executed.
13:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:09:17 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:10:50 INFO  : Disconnected from the channel tcfchan#1.
13:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:11:05 INFO  : XSCT server has started successfully.
13:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:11:27 INFO  : 'jtag frequency' command is executed.
13:11:27 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:11:27 INFO  : Context for 'APU' is selected.
13:11:28 INFO  : System reset is completed.
13:11:31 INFO  : 'after 3000' command is executed.
13:11:31 INFO  : Context for 'APU' is selected.
13:11:32 INFO  : Cleared APU and A53 resets
13:11:32 INFO  : Context for 'RPU' is selected.
13:11:32 INFO  : Cleared RPU and R5 resets
13:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:11:43 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:43 INFO  : Context for 'APU' is selected.
13:11:44 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:44 INFO  : Context for 'APU' is selected.
13:11:44 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:11:45 INFO  : 'psu_init' command is executed.
13:11:46 INFO  : 'after 1000' command is executed.
13:11:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:11:47 INFO  : 'after 1000' command is executed.
13:11:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:11:47 INFO  : 'catch {psu_protection}' command is executed.
13:11:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:11:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:11:48 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:11:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:11:48 INFO  : 'con' command is executed.
13:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:11:48 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:23:54 INFO  : Disconnected from the channel tcfchan#1.
13:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:24:09 INFO  : XSCT server has started successfully.
13:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:24:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:24:28 INFO  : 'jtag frequency' command is executed.
13:24:28 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:24:28 INFO  : Context for 'APU' is selected.
13:24:29 INFO  : System reset is completed.
13:24:32 INFO  : 'after 3000' command is executed.
13:24:32 INFO  : Context for 'APU' is selected.
13:24:32 INFO  : Cleared APU and A53 resets
13:24:32 INFO  : Context for 'RPU' is selected.
13:24:33 INFO  : Cleared RPU and R5 resets
13:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:24:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:24:44 INFO  : Context for 'APU' is selected.
13:24:44 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:44 INFO  : Context for 'APU' is selected.
13:24:44 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:24:46 INFO  : 'psu_init' command is executed.
13:24:47 INFO  : 'after 1000' command is executed.
13:24:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:24:48 INFO  : 'after 1000' command is executed.
13:24:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:24:48 INFO  : 'catch {psu_protection}' command is executed.
13:24:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:24:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:24:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:24:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:24:49 INFO  : 'con' command is executed.
13:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:24:49 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:47:39 INFO  : Disconnected from the channel tcfchan#1.
13:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:47:54 INFO  : XSCT server has started successfully.
13:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:48:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:48:15 INFO  : 'jtag frequency' command is executed.
13:48:15 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:48:15 INFO  : Context for 'APU' is selected.
13:48:16 INFO  : System reset is completed.
13:48:19 INFO  : 'after 3000' command is executed.
13:48:19 INFO  : Context for 'APU' is selected.
13:48:19 INFO  : Cleared APU and A53 resets
13:48:20 INFO  : Context for 'RPU' is selected.
13:48:20 INFO  : Cleared RPU and R5 resets
13:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:48:31 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:48:31 INFO  : Context for 'APU' is selected.
13:48:31 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:48:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:31 INFO  : Context for 'APU' is selected.
13:48:31 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:48:33 INFO  : 'psu_init' command is executed.
13:48:34 INFO  : 'after 1000' command is executed.
13:48:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:48:35 INFO  : 'after 1000' command is executed.
13:48:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:48:35 INFO  : 'catch {psu_protection}' command is executed.
13:48:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:48:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:48:36 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:48:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:48:36 INFO  : 'con' command is executed.
13:48:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:48:36 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:51:03 INFO  : Disconnected from the channel tcfchan#1.
13:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:51:18 INFO  : XSCT server has started successfully.
13:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:51:39 INFO  : 'jtag frequency' command is executed.
13:51:39 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:51:39 INFO  : Context for 'APU' is selected.
13:51:40 INFO  : System reset is completed.
13:51:43 INFO  : 'after 3000' command is executed.
13:51:43 INFO  : Context for 'APU' is selected.
13:51:44 INFO  : Cleared APU and A53 resets
13:51:44 INFO  : Context for 'RPU' is selected.
13:51:44 INFO  : Cleared RPU and R5 resets
13:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:51:55 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:51:55 INFO  : Context for 'APU' is selected.
13:51:55 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:51:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:55 INFO  : Context for 'APU' is selected.
13:51:56 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:51:57 INFO  : 'psu_init' command is executed.
13:51:58 INFO  : 'after 1000' command is executed.
13:51:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:51:59 INFO  : 'after 1000' command is executed.
13:51:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:51:59 INFO  : 'catch {psu_protection}' command is executed.
13:51:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:00 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:00 INFO  : 'con' command is executed.
13:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:52:00 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:54:20 INFO  : Disconnected from the channel tcfchan#1.
13:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:54:35 INFO  : XSCT server has started successfully.
13:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:54:56 INFO  : 'jtag frequency' command is executed.
13:54:56 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:54:56 INFO  : Context for 'APU' is selected.
13:54:57 INFO  : System reset is completed.
13:55:00 INFO  : 'after 3000' command is executed.
13:55:00 INFO  : Context for 'APU' is selected.
13:55:00 INFO  : Cleared APU and A53 resets
13:55:00 INFO  : Context for 'RPU' is selected.
13:55:00 INFO  : Cleared RPU and R5 resets
13:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:55:12 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:12 INFO  : Context for 'APU' is selected.
13:55:12 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:12 INFO  : Context for 'APU' is selected.
13:55:12 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:55:14 INFO  : 'psu_init' command is executed.
13:55:15 INFO  : 'after 1000' command is executed.
13:55:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:55:16 INFO  : 'after 1000' command is executed.
13:55:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:55:16 INFO  : 'catch {psu_protection}' command is executed.
13:55:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:17 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:17 INFO  : 'con' command is executed.
13:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:55:17 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:56:46 INFO  : Disconnected from the channel tcfchan#1.
13:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:57:01 INFO  : XSCT server has started successfully.
13:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:57:20 INFO  : 'jtag frequency' command is executed.
13:57:20 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:57:20 INFO  : Context for 'APU' is selected.
13:57:21 INFO  : System reset is completed.
13:57:24 INFO  : 'after 3000' command is executed.
13:57:24 INFO  : Context for 'APU' is selected.
13:57:24 INFO  : Cleared APU and A53 resets
13:57:24 INFO  : Context for 'RPU' is selected.
13:57:25 INFO  : Cleared RPU and R5 resets
13:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:57:36 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:36 INFO  : Context for 'APU' is selected.
13:57:36 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:57:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:36 INFO  : Context for 'APU' is selected.
13:57:36 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:57:38 INFO  : 'psu_init' command is executed.
13:57:39 INFO  : 'after 1000' command is executed.
13:57:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:57:40 INFO  : 'after 1000' command is executed.
13:57:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:57:40 INFO  : 'catch {psu_protection}' command is executed.
13:57:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:57:41 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:41 INFO  : 'con' command is executed.
13:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:57:41 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
13:58:40 INFO  : Disconnected from the channel tcfchan#1.
13:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:58:55 INFO  : XSCT server has started successfully.
13:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:59:14 INFO  : 'jtag frequency' command is executed.
13:59:14 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:59:14 INFO  : Context for 'APU' is selected.
13:59:15 INFO  : System reset is completed.
13:59:18 INFO  : 'after 3000' command is executed.
13:59:18 INFO  : Context for 'APU' is selected.
13:59:18 INFO  : Cleared APU and A53 resets
13:59:18 INFO  : Context for 'RPU' is selected.
13:59:19 INFO  : Cleared RPU and R5 resets
13:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:59:30 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:30 INFO  : Context for 'APU' is selected.
13:59:30 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:30 INFO  : Context for 'APU' is selected.
13:59:30 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:59:32 INFO  : 'psu_init' command is executed.
13:59:33 INFO  : 'after 1000' command is executed.
13:59:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:59:34 INFO  : 'after 1000' command is executed.
13:59:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:59:34 INFO  : 'catch {psu_protection}' command is executed.
13:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:35 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:35 INFO  : 'con' command is executed.
13:59:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:59:35 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:15:37 INFO  : Disconnected from the channel tcfchan#1.
14:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:15:52 INFO  : XSCT server has started successfully.
14:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:16:34 INFO  : 'jtag frequency' command is executed.
14:16:34 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:16:34 INFO  : Context for 'APU' is selected.
14:16:35 INFO  : System reset is completed.
14:16:38 INFO  : 'after 3000' command is executed.
14:16:38 INFO  : Context for 'APU' is selected.
14:16:38 INFO  : Cleared APU and A53 resets
14:16:38 INFO  : Context for 'RPU' is selected.
14:16:38 INFO  : Cleared RPU and R5 resets
14:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:16:50 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:50 INFO  : Context for 'APU' is selected.
14:16:50 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:50 INFO  : Context for 'APU' is selected.
14:16:50 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:16:51 INFO  : 'psu_init' command is executed.
14:16:52 INFO  : 'after 1000' command is executed.
14:16:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:16:53 INFO  : 'after 1000' command is executed.
14:16:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:16:53 INFO  : 'catch {psu_protection}' command is executed.
14:16:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:54 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:55 INFO  : 'con' command is executed.
14:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:16:55 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:20:15 INFO  : Disconnected from the channel tcfchan#1.
14:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:20:30 INFO  : XSCT server has started successfully.
14:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:21:22 INFO  : 'jtag frequency' command is executed.
14:21:22 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:21:22 INFO  : Context for 'APU' is selected.
14:21:23 INFO  : System reset is completed.
14:21:26 INFO  : 'after 3000' command is executed.
14:21:26 INFO  : Context for 'APU' is selected.
14:21:26 INFO  : Cleared APU and A53 resets
14:21:26 INFO  : Context for 'RPU' is selected.
14:21:26 INFO  : Cleared RPU and R5 resets
14:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:21:38 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:38 INFO  : Context for 'APU' is selected.
14:21:38 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:38 INFO  : Context for 'APU' is selected.
14:21:38 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:21:40 INFO  : 'psu_init' command is executed.
14:21:41 INFO  : 'after 1000' command is executed.
14:21:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:21:42 INFO  : 'after 1000' command is executed.
14:21:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:21:42 INFO  : 'catch {psu_protection}' command is executed.
14:21:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:43 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:43 INFO  : 'con' command is executed.
14:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:21:43 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:25:45 INFO  : Disconnected from the channel tcfchan#1.
14:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:26:00 INFO  : XSCT server has started successfully.
14:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:26:32 INFO  : 'jtag frequency' command is executed.
14:26:32 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:26:32 INFO  : Context for 'APU' is selected.
14:26:33 INFO  : System reset is completed.
14:26:36 INFO  : 'after 3000' command is executed.
14:26:36 INFO  : Context for 'APU' is selected.
14:26:36 INFO  : Cleared APU and A53 resets
14:26:36 INFO  : Context for 'RPU' is selected.
14:26:37 INFO  : Cleared RPU and R5 resets
14:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:26:48 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:48 INFO  : Context for 'APU' is selected.
14:26:48 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:48 INFO  : Context for 'APU' is selected.
14:26:48 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:26:50 INFO  : 'psu_init' command is executed.
14:26:51 INFO  : 'after 1000' command is executed.
14:26:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:26:52 INFO  : 'after 1000' command is executed.
14:26:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:26:52 INFO  : 'catch {psu_protection}' command is executed.
14:26:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:53 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:53 INFO  : 'con' command is executed.
14:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:26:53 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:31:18 INFO  : Disconnected from the channel tcfchan#1.
14:31:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:31:32 INFO  : XSCT server has started successfully.
14:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:32:27 INFO  : 'jtag frequency' command is executed.
14:32:27 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:32:27 INFO  : Context for 'APU' is selected.
14:32:28 INFO  : System reset is completed.
14:32:31 INFO  : 'after 3000' command is executed.
14:32:31 INFO  : Context for 'APU' is selected.
14:32:31 INFO  : Cleared APU and A53 resets
14:32:31 INFO  : Context for 'RPU' is selected.
14:32:32 INFO  : Cleared RPU and R5 resets
14:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:32:43 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:43 INFO  : Context for 'APU' is selected.
14:32:43 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:43 INFO  : Context for 'APU' is selected.
14:32:43 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:32:45 INFO  : 'psu_init' command is executed.
14:32:46 INFO  : 'after 1000' command is executed.
14:32:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:32:47 INFO  : 'after 1000' command is executed.
14:32:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:32:47 INFO  : 'catch {psu_protection}' command is executed.
14:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:32:48 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:48 INFO  : 'con' command is executed.
14:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:32:48 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:37:47 INFO  : Disconnected from the channel tcfchan#1.
14:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:38:02 INFO  : XSCT server has started successfully.
14:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:38:28 INFO  : 'jtag frequency' command is executed.
14:38:29 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:38:29 INFO  : Context for 'APU' is selected.
14:38:30 INFO  : System reset is completed.
14:38:33 INFO  : 'after 3000' command is executed.
14:38:33 INFO  : Context for 'APU' is selected.
14:38:33 INFO  : Cleared APU and A53 resets
14:38:33 INFO  : Context for 'RPU' is selected.
14:38:33 INFO  : Cleared RPU and R5 resets
14:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:38:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:38:44 INFO  : Context for 'APU' is selected.
14:38:45 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:45 INFO  : Context for 'APU' is selected.
14:38:45 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:38:46 INFO  : 'psu_init' command is executed.
14:38:47 INFO  : 'after 1000' command is executed.
14:38:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:38:48 INFO  : 'after 1000' command is executed.
14:38:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:38:48 INFO  : 'catch {psu_protection}' command is executed.
14:38:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:50 INFO  : 'con' command is executed.
14:38:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:38:50 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:43:08 INFO  : Disconnected from the channel tcfchan#1.
14:43:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:43:24 INFO  : XSCT server has started successfully.
14:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:44:25 INFO  : 'jtag frequency' command is executed.
14:44:25 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:44:25 INFO  : Context for 'APU' is selected.
14:44:26 INFO  : System reset is completed.
14:44:29 INFO  : 'after 3000' command is executed.
14:44:29 INFO  : Context for 'APU' is selected.
14:44:29 INFO  : Cleared APU and A53 resets
14:44:29 INFO  : Context for 'RPU' is selected.
14:44:30 INFO  : Cleared RPU and R5 resets
14:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:44:41 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:44:41 INFO  : Context for 'APU' is selected.
14:44:41 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:41 INFO  : Context for 'APU' is selected.
14:44:41 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:44:43 INFO  : 'psu_init' command is executed.
14:44:44 INFO  : 'after 1000' command is executed.
14:44:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:44:45 INFO  : 'after 1000' command is executed.
14:44:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:44:45 INFO  : 'catch {psu_protection}' command is executed.
14:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:44:46 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:44:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:46 INFO  : 'con' command is executed.
14:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:44:46 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:49:36 INFO  : Disconnected from the channel tcfchan#1.
14:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:49:51 INFO  : XSCT server has started successfully.
14:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:52:22 INFO  : 'jtag frequency' command is executed.
14:52:22 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:52:22 INFO  : Context for 'APU' is selected.
14:52:23 INFO  : System reset is completed.
14:52:26 INFO  : 'after 3000' command is executed.
14:52:27 INFO  : Context for 'APU' is selected.
14:52:27 INFO  : Cleared APU and A53 resets
14:52:27 INFO  : Context for 'RPU' is selected.
14:52:27 INFO  : Cleared RPU and R5 resets
14:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:52:38 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:38 INFO  : Context for 'APU' is selected.
14:52:39 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:39 INFO  : Context for 'APU' is selected.
14:52:39 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:52:40 INFO  : 'psu_init' command is executed.
14:52:41 INFO  : 'after 1000' command is executed.
14:52:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:52:42 INFO  : 'after 1000' command is executed.
14:52:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:52:42 INFO  : 'catch {psu_protection}' command is executed.
14:52:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:43 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:44 INFO  : 'con' command is executed.
14:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:52:44 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
14:54:50 INFO  : Disconnected from the channel tcfchan#1.
14:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:55:05 INFO  : XSCT server has started successfully.
14:55:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:55:46 INFO  : 'jtag frequency' command is executed.
14:55:46 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:55:46 INFO  : Context for 'APU' is selected.
14:55:47 INFO  : System reset is completed.
14:55:50 INFO  : 'after 3000' command is executed.
14:55:50 INFO  : Context for 'APU' is selected.
14:55:50 INFO  : Cleared APU and A53 resets
14:55:50 INFO  : Context for 'RPU' is selected.
14:55:50 INFO  : Cleared RPU and R5 resets
14:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:56:02 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:02 INFO  : Context for 'APU' is selected.
14:56:02 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:02 INFO  : Context for 'APU' is selected.
14:56:02 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:56:04 INFO  : 'psu_init' command is executed.
14:56:05 INFO  : 'after 1000' command is executed.
14:56:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:56:06 INFO  : 'after 1000' command is executed.
14:56:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:56:06 INFO  : 'catch {psu_protection}' command is executed.
14:56:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:07 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:07 INFO  : 'con' command is executed.
14:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:56:07 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
15:00:39 INFO  : Disconnected from the channel tcfchan#1.
15:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:00:55 INFO  : XSCT server has started successfully.
15:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:01:52 INFO  : 'jtag frequency' command is executed.
15:01:52 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:01:52 INFO  : Context for 'APU' is selected.
15:01:53 INFO  : System reset is completed.
15:01:56 INFO  : 'after 3000' command is executed.
15:01:56 INFO  : Context for 'APU' is selected.
15:01:56 INFO  : Cleared APU and A53 resets
15:01:57 INFO  : Context for 'RPU' is selected.
15:01:57 INFO  : Cleared RPU and R5 resets
15:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:02:08 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:08 INFO  : Context for 'APU' is selected.
15:02:08 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:08 INFO  : Context for 'APU' is selected.
15:02:08 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:02:10 INFO  : 'psu_init' command is executed.
15:02:11 INFO  : 'after 1000' command is executed.
15:02:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:02:12 INFO  : 'after 1000' command is executed.
15:02:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:02:12 INFO  : 'catch {psu_protection}' command is executed.
15:02:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:02:13 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
15:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:13 INFO  : 'con' command is executed.
15:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:02:13 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
15:10:07 INFO  : Disconnected from the channel tcfchan#1.
15:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:10:22 INFO  : XSCT server has started successfully.
15:10:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:11:49 INFO  : 'jtag frequency' command is executed.
15:11:49 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:11:49 INFO  : Context for 'APU' is selected.
15:11:50 INFO  : System reset is completed.
15:11:53 INFO  : 'after 3000' command is executed.
15:11:53 INFO  : Context for 'APU' is selected.
15:11:53 INFO  : Cleared APU and A53 resets
15:11:53 INFO  : Context for 'RPU' is selected.
15:11:53 INFO  : Cleared RPU and R5 resets
15:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:12:05 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:05 INFO  : Context for 'APU' is selected.
15:12:05 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:05 INFO  : Context for 'APU' is selected.
15:12:05 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:12:07 INFO  : 'psu_init' command is executed.
15:12:08 INFO  : 'after 1000' command is executed.
15:12:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:12:09 INFO  : 'after 1000' command is executed.
15:12:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:12:09 INFO  : 'catch {psu_protection}' command is executed.
15:12:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:10 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:10 INFO  : 'con' command is executed.
15:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:12:10 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
15:14:39 INFO  : Disconnected from the channel tcfchan#1.
15:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:14:54 INFO  : XSCT server has started successfully.
15:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:15:17 INFO  : 'jtag frequency' command is executed.
15:15:17 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:15:17 INFO  : Context for 'APU' is selected.
15:15:18 INFO  : System reset is completed.
15:15:21 INFO  : 'after 3000' command is executed.
15:15:21 INFO  : Context for 'APU' is selected.
15:15:21 INFO  : Cleared APU and A53 resets
15:15:21 INFO  : Context for 'RPU' is selected.
15:15:22 INFO  : Cleared RPU and R5 resets
15:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:15:33 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:33 INFO  : Context for 'APU' is selected.
15:15:33 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:33 INFO  : Context for 'APU' is selected.
15:15:33 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:15:35 INFO  : 'psu_init' command is executed.
15:15:36 INFO  : 'after 1000' command is executed.
15:15:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:15:37 INFO  : 'after 1000' command is executed.
15:15:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:15:37 INFO  : 'catch {psu_protection}' command is executed.
15:15:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:38 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:38 INFO  : 'con' command is executed.
15:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:15:38 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
15:21:54 INFO  : Disconnected from the channel tcfchan#1.
15:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:22:09 INFO  : XSCT server has started successfully.
15:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:22:34 INFO  : 'jtag frequency' command is executed.
15:22:34 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:22:34 INFO  : Context for 'APU' is selected.
15:22:35 INFO  : System reset is completed.
15:22:38 INFO  : 'after 3000' command is executed.
15:22:38 INFO  : Context for 'APU' is selected.
15:22:38 INFO  : Cleared APU and A53 resets
15:22:38 INFO  : Context for 'RPU' is selected.
15:22:38 INFO  : Cleared RPU and R5 resets
15:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:22:49 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:50 INFO  : Context for 'APU' is selected.
15:22:50 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:50 INFO  : Context for 'APU' is selected.
15:22:50 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:22:51 INFO  : 'psu_init' command is executed.
15:22:52 INFO  : 'after 1000' command is executed.
15:22:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:22:53 INFO  : 'after 1000' command is executed.
15:22:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:22:54 INFO  : 'catch {psu_protection}' command is executed.
15:22:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:55 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:55 INFO  : 'con' command is executed.
15:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:22:55 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
15:33:05 INFO  : Disconnected from the channel tcfchan#1.
15:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:33:20 INFO  : XSCT server has started successfully.
15:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:33:48 INFO  : 'jtag frequency' command is executed.
15:33:48 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:33:48 INFO  : Context for 'APU' is selected.
15:33:49 INFO  : System reset is completed.
15:33:52 INFO  : 'after 3000' command is executed.
15:33:52 INFO  : Context for 'APU' is selected.
15:33:52 INFO  : Cleared APU and A53 resets
15:33:52 INFO  : Context for 'RPU' is selected.
15:33:52 INFO  : Cleared RPU and R5 resets
15:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:34:04 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:04 INFO  : Context for 'APU' is selected.
15:34:04 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:04 INFO  : Context for 'APU' is selected.
15:34:04 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:34:05 INFO  : 'psu_init' command is executed.
15:34:06 INFO  : 'after 1000' command is executed.
15:34:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:34:08 INFO  : 'after 1000' command is executed.
15:34:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:34:08 INFO  : 'catch {psu_protection}' command is executed.
15:34:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:09 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:09 INFO  : 'con' command is executed.
15:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:34:09 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
15:43:00 INFO  : Disconnected from the channel tcfchan#1.
15:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:43:15 INFO  : XSCT server has started successfully.
15:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:43:39 INFO  : 'jtag frequency' command is executed.
15:43:39 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:43:39 INFO  : Context for 'APU' is selected.
15:43:39 INFO  : System reset is completed.
15:43:42 INFO  : 'after 3000' command is executed.
15:43:43 INFO  : Context for 'APU' is selected.
15:43:43 INFO  : Cleared APU and A53 resets
15:43:43 INFO  : Context for 'RPU' is selected.
15:43:43 INFO  : Cleared RPU and R5 resets
15:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:43:54 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:54 INFO  : Context for 'APU' is selected.
15:43:55 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:55 INFO  : Context for 'APU' is selected.
15:43:55 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:43:56 INFO  : 'psu_init' command is executed.
15:43:57 INFO  : 'after 1000' command is executed.
15:43:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:43:58 INFO  : 'after 1000' command is executed.
15:43:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:43:58 INFO  : 'catch {psu_protection}' command is executed.
15:43:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:59 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:44:00 INFO  : 'con' command is executed.
15:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:44:00 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
15:47:10 INFO  : Disconnected from the channel tcfchan#1.
15:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:47:25 INFO  : XSCT server has started successfully.
15:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:47:50 INFO  : 'jtag frequency' command is executed.
15:47:50 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:47:50 INFO  : Context for 'APU' is selected.
15:47:51 INFO  : System reset is completed.
15:47:54 INFO  : 'after 3000' command is executed.
15:47:54 INFO  : Context for 'APU' is selected.
15:47:54 INFO  : Cleared APU and A53 resets
15:47:54 INFO  : Context for 'RPU' is selected.
15:47:54 INFO  : Cleared RPU and R5 resets
15:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:48:05 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:06 INFO  : Context for 'APU' is selected.
15:48:06 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:06 INFO  : Context for 'APU' is selected.
15:48:06 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:48:07 INFO  : 'psu_init' command is executed.
15:48:08 INFO  : 'after 1000' command is executed.
15:48:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:48:09 INFO  : 'after 1000' command is executed.
15:48:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:48:09 INFO  : 'catch {psu_protection}' command is executed.
15:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:48:10 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
15:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:11 INFO  : 'con' command is executed.
15:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:48:11 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
08:57:47 INFO  : Disconnected from the channel tcfchan#1.
08:57:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:58:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:58:04 INFO  : XSCT server has started successfully.
08:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:58:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
08:58:28 INFO  : 'jtag frequency' command is executed.
08:58:28 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:58:28 INFO  : Context for 'APU' is selected.
08:58:29 INFO  : System reset is completed.
08:58:32 INFO  : 'after 3000' command is executed.
08:58:32 INFO  : Context for 'APU' is selected.
08:58:32 INFO  : Cleared APU and A53 resets
08:58:32 INFO  : Context for 'RPU' is selected.
08:58:33 INFO  : Cleared RPU and R5 resets
08:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
08:58:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:58:44 INFO  : Context for 'APU' is selected.
08:58:44 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
08:58:44 INFO  : Context for 'APU' is selected.
08:58:44 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:58:46 INFO  : 'psu_init' command is executed.
08:58:47 INFO  : 'after 1000' command is executed.
08:58:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:58:48 INFO  : 'after 1000' command is executed.
08:58:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:58:48 INFO  : 'catch {psu_protection}' command is executed.
08:58:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:58:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:58:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf' is downloaded to processor 'psu_cortexa53_0'.
08:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
08:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_64/Debug/DICE_64.elf
configparams force-mem-access 0
----------------End of Script----------------

08:58:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:58:49 INFO  : 'con' command is executed.
08:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

08:58:49 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_64.elf_on_local.tcl'
10:52:47 INFO  : Disconnected from the channel tcfchan#1.
11:25:43 INFO  : Registering command handlers for SDK TCF services
11:25:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:25:45 INFO  : XSCT server has started successfully.
11:25:45 INFO  : Successfully done setting XSCT server connection channel  
11:25:46 INFO  : Successfully done setting SDK workspace  
11:25:46 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:25:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:25:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567527671805,  Project:1567178276049
11:25:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:25:56 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:27:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:28:12 INFO  : 
11:28:16 INFO  : 
11:28:20 INFO  : 
11:28:22 INFO  : Updating hardware inferred compiler options for DICE_63.
11:28:22 INFO  : Updating hardware inferred compiler options for DICE_64.
11:28:23 INFO  : Updating hardware inferred compiler options for DICE_C_1.
11:28:23 INFO  : Clearing existing target manager status.
11:31:14 INFO  : Refreshed build settings on project DICE_65
11:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:35:25 INFO  : 'jtag frequency' command is executed.
11:35:25 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:35:25 INFO  : Context for 'APU' is selected.
11:35:26 INFO  : System reset is completed.
11:35:29 INFO  : 'after 3000' command is executed.
11:35:29 INFO  : Context for 'APU' is selected.
11:35:29 INFO  : Cleared APU and A53 resets
11:35:29 INFO  : Context for 'RPU' is selected.
11:35:30 INFO  : Cleared RPU and R5 resets
11:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:35:41 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:42 INFO  : Context for 'APU' is selected.
11:35:42 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:42 INFO  : Context for 'APU' is selected.
11:35:42 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:35:44 INFO  : 'psu_init' command is executed.
11:35:45 INFO  : 'after 1000' command is executed.
11:35:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:35:46 INFO  : 'after 1000' command is executed.
11:35:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:35:46 INFO  : 'catch {psu_protection}' command is executed.
11:35:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:47 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:47 INFO  : 'con' command is executed.
11:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:35:47 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
20:54:07 INFO  : Disconnected from the channel tcfchan#1.
20:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
20:54:23 INFO  : XSCT server has started successfully.
20:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
20:54:47 INFO  : 'jtag frequency' command is executed.
20:54:47 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:54:47 INFO  : Context for 'APU' is selected.
20:54:48 INFO  : System reset is completed.
20:54:51 INFO  : 'after 3000' command is executed.
20:54:51 INFO  : Context for 'APU' is selected.
20:54:51 INFO  : Cleared APU and A53 resets
20:54:52 INFO  : Context for 'RPU' is selected.
20:54:52 INFO  : Cleared RPU and R5 resets
20:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
20:55:03 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:55:03 INFO  : Context for 'APU' is selected.
20:55:03 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:03 INFO  : Context for 'APU' is selected.
20:55:04 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:55:05 INFO  : 'psu_init' command is executed.
20:55:06 INFO  : 'after 1000' command is executed.
20:55:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:55:07 INFO  : 'after 1000' command is executed.
20:55:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:55:07 INFO  : 'catch {psu_protection}' command is executed.
20:55:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:55:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:55:08 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
20:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:55:08 INFO  : 'con' command is executed.
20:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

20:55:08 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
20:57:21 INFO  : Disconnected from the channel tcfchan#1.
20:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
20:57:36 INFO  : XSCT server has started successfully.
20:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
20:58:02 INFO  : 'jtag frequency' command is executed.
20:58:02 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:58:02 INFO  : Context for 'APU' is selected.
20:58:02 INFO  : System reset is completed.
20:58:05 INFO  : 'after 3000' command is executed.
20:58:06 INFO  : Context for 'APU' is selected.
20:58:06 INFO  : Cleared APU and A53 resets
20:58:06 INFO  : Context for 'RPU' is selected.
20:58:06 INFO  : Cleared RPU and R5 resets
20:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
20:58:17 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:58:17 INFO  : Context for 'APU' is selected.
20:58:18 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:18 INFO  : Context for 'APU' is selected.
20:58:18 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:58:19 INFO  : 'psu_init' command is executed.
20:58:20 INFO  : 'after 1000' command is executed.
20:58:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:58:21 INFO  : 'after 1000' command is executed.
20:58:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:58:21 INFO  : 'catch {psu_protection}' command is executed.
20:58:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:58:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:58:22 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
20:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:58:22 INFO  : 'con' command is executed.
20:58:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

20:58:22 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:00:36 INFO  : Disconnected from the channel tcfchan#1.
21:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:00:51 INFO  : XSCT server has started successfully.
21:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:01:23 INFO  : 'jtag frequency' command is executed.
21:01:23 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:01:23 INFO  : Context for 'APU' is selected.
21:01:24 INFO  : System reset is completed.
21:01:27 INFO  : 'after 3000' command is executed.
21:01:27 INFO  : Context for 'APU' is selected.
21:01:28 INFO  : Cleared APU and A53 resets
21:01:28 INFO  : Context for 'RPU' is selected.
21:01:28 INFO  : Cleared RPU and R5 resets
21:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:01:39 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:39 INFO  : Context for 'APU' is selected.
21:01:40 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:40 INFO  : Context for 'APU' is selected.
21:01:40 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:01:41 INFO  : 'psu_init' command is executed.
21:01:42 INFO  : 'after 1000' command is executed.
21:01:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:01:43 INFO  : 'after 1000' command is executed.
21:01:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:01:43 INFO  : 'catch {psu_protection}' command is executed.
21:01:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:01:44 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:01:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:44 INFO  : 'con' command is executed.
21:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:01:44 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:04:23 INFO  : Disconnected from the channel tcfchan#1.
21:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:04:38 INFO  : XSCT server has started successfully.
21:04:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:05:00 INFO  : 'jtag frequency' command is executed.
21:05:00 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:05:00 INFO  : Context for 'APU' is selected.
21:05:01 INFO  : System reset is completed.
21:05:04 INFO  : 'after 3000' command is executed.
21:05:04 INFO  : Context for 'APU' is selected.
21:05:04 INFO  : Cleared APU and A53 resets
21:05:04 INFO  : Context for 'RPU' is selected.
21:05:04 INFO  : Cleared RPU and R5 resets
21:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:05:16 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:16 INFO  : Context for 'APU' is selected.
21:05:16 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:16 INFO  : Context for 'APU' is selected.
21:05:16 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:05:17 INFO  : 'psu_init' command is executed.
21:05:18 INFO  : 'after 1000' command is executed.
21:05:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:05:20 INFO  : 'after 1000' command is executed.
21:05:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:05:20 INFO  : 'catch {psu_protection}' command is executed.
21:05:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:05:21 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:21 INFO  : 'con' command is executed.
21:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:05:21 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:10:07 INFO  : Disconnected from the channel tcfchan#1.
21:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:10:22 INFO  : XSCT server has started successfully.
21:10:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:10:48 INFO  : 'jtag frequency' command is executed.
21:10:48 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:10:48 INFO  : Context for 'APU' is selected.
21:10:49 INFO  : System reset is completed.
21:10:52 INFO  : 'after 3000' command is executed.
21:10:52 INFO  : Context for 'APU' is selected.
21:10:53 INFO  : Cleared APU and A53 resets
21:10:53 INFO  : Context for 'RPU' is selected.
21:10:53 INFO  : Cleared RPU and R5 resets
21:10:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:11:04 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:11:04 INFO  : Context for 'APU' is selected.
21:11:05 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:05 INFO  : Context for 'APU' is selected.
21:11:05 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:11:06 INFO  : 'psu_init' command is executed.
21:11:07 INFO  : 'after 1000' command is executed.
21:11:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:11:08 INFO  : 'after 1000' command is executed.
21:11:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:11:08 INFO  : 'catch {psu_protection}' command is executed.
21:11:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:09 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:09 INFO  : 'con' command is executed.
21:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:11:09 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:12:19 INFO  : Disconnected from the channel tcfchan#1.
21:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:12:34 INFO  : XSCT server has started successfully.
21:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:14:28 INFO  : 'jtag frequency' command is executed.
21:14:28 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:14:28 INFO  : Context for 'APU' is selected.
21:14:29 INFO  : System reset is completed.
21:14:32 INFO  : 'after 3000' command is executed.
21:14:32 INFO  : Context for 'APU' is selected.
21:14:32 INFO  : Cleared APU and A53 resets
21:14:32 INFO  : Context for 'RPU' is selected.
21:14:32 INFO  : Cleared RPU and R5 resets
21:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:14:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:44 INFO  : Context for 'APU' is selected.
21:14:44 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:44 INFO  : Context for 'APU' is selected.
21:14:44 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:14:46 INFO  : 'psu_init' command is executed.
21:14:47 INFO  : 'after 1000' command is executed.
21:14:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:14:48 INFO  : 'after 1000' command is executed.
21:14:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:14:48 INFO  : 'catch {psu_protection}' command is executed.
21:14:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:14:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:14:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:14:49 INFO  : 'con' command is executed.
21:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:14:49 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:15:50 INFO  : Disconnected from the channel tcfchan#1.
21:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:16:05 INFO  : XSCT server has started successfully.
21:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:17:55 INFO  : 'jtag frequency' command is executed.
21:17:55 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:17:55 INFO  : Context for 'APU' is selected.
21:17:56 INFO  : System reset is completed.
21:17:59 INFO  : 'after 3000' command is executed.
21:17:59 INFO  : Context for 'APU' is selected.
21:17:59 INFO  : Cleared APU and A53 resets
21:17:59 INFO  : Context for 'RPU' is selected.
21:17:59 INFO  : Cleared RPU and R5 resets
21:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:18:10 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:18:11 INFO  : Context for 'APU' is selected.
21:18:11 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:11 INFO  : Context for 'APU' is selected.
21:18:11 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:18:12 INFO  : 'psu_init' command is executed.
21:18:13 INFO  : 'after 1000' command is executed.
21:18:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:18:14 INFO  : 'after 1000' command is executed.
21:18:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:18:15 INFO  : 'catch {psu_protection}' command is executed.
21:18:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:18:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:18:16 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:18:16 INFO  : 'con' command is executed.
21:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:18:16 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:20:28 INFO  : Disconnected from the channel tcfchan#1.
21:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:20:43 INFO  : XSCT server has started successfully.
21:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:21:11 INFO  : 'jtag frequency' command is executed.
21:21:11 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:21:11 INFO  : Context for 'APU' is selected.
21:21:12 INFO  : System reset is completed.
21:21:15 INFO  : 'after 3000' command is executed.
21:21:15 INFO  : Context for 'APU' is selected.
21:21:15 INFO  : Cleared APU and A53 resets
21:21:15 INFO  : Context for 'RPU' is selected.
21:21:15 INFO  : Cleared RPU and R5 resets
21:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:21:27 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:27 INFO  : Context for 'APU' is selected.
21:21:27 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:27 INFO  : Context for 'APU' is selected.
21:21:27 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:21:28 INFO  : 'psu_init' command is executed.
21:21:29 INFO  : 'after 1000' command is executed.
21:21:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:21:31 INFO  : 'after 1000' command is executed.
21:21:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:21:31 INFO  : 'catch {psu_protection}' command is executed.
21:21:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:21:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:21:32 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:21:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:21:32 INFO  : 'con' command is executed.
21:21:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:21:32 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:22:54 INFO  : Disconnected from the channel tcfchan#1.
21:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:23:09 INFO  : XSCT server has started successfully.
21:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:23:57 INFO  : 'jtag frequency' command is executed.
21:23:57 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:23:57 INFO  : Context for 'APU' is selected.
21:23:58 INFO  : System reset is completed.
21:24:01 INFO  : 'after 3000' command is executed.
21:24:01 INFO  : Context for 'APU' is selected.
21:24:01 INFO  : Cleared APU and A53 resets
21:24:01 INFO  : Context for 'RPU' is selected.
21:24:01 INFO  : Cleared RPU and R5 resets
21:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:24:13 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:24:13 INFO  : Context for 'APU' is selected.
21:24:13 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:13 INFO  : Context for 'APU' is selected.
21:24:13 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:24:14 INFO  : 'psu_init' command is executed.
21:24:15 INFO  : 'after 1000' command is executed.
21:24:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:24:16 INFO  : 'after 1000' command is executed.
21:24:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:24:17 INFO  : 'catch {psu_protection}' command is executed.
21:24:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:18 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:18 INFO  : 'con' command is executed.
21:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:24:18 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:25:10 INFO  : Disconnected from the channel tcfchan#1.
21:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:25:24 INFO  : XSCT server has started successfully.
21:25:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:25:48 INFO  : 'jtag frequency' command is executed.
21:25:48 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:25:48 INFO  : Context for 'APU' is selected.
21:25:49 INFO  : System reset is completed.
21:25:52 INFO  : 'after 3000' command is executed.
21:25:52 INFO  : Context for 'APU' is selected.
21:25:53 INFO  : Cleared APU and A53 resets
21:25:53 INFO  : Context for 'RPU' is selected.
21:25:53 INFO  : Cleared RPU and R5 resets
21:25:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:26:04 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:04 INFO  : Context for 'APU' is selected.
21:26:04 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:04 INFO  : Context for 'APU' is selected.
21:26:04 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:26:06 INFO  : 'psu_init' command is executed.
21:26:07 INFO  : 'after 1000' command is executed.
21:26:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:26:08 INFO  : 'after 1000' command is executed.
21:26:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:26:08 INFO  : 'catch {psu_protection}' command is executed.
21:26:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:26:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:26:09 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf' is downloaded to processor 'psu_cortexa53_0'.
21:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_65/Debug/DICE_65.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:26:09 INFO  : 'con' command is executed.
21:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:26:09 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_65.elf_on_local.tcl'
21:33:56 INFO  : Disconnected from the channel tcfchan#1.
21:35:33 INFO  : Registering command handlers for SDK TCF services
21:35:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:35:36 INFO  : XSCT server has started successfully.
21:35:36 INFO  : Successfully done setting XSCT server connection channel  
21:35:36 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
21:35:36 INFO  : Successfully done setting SDK workspace  
21:35:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:39:20 INFO  : Refreshed build settings on project DICE_66
21:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:40:51 INFO  : 'jtag frequency' command is executed.
21:40:51 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:40:51 INFO  : Context for 'APU' is selected.
21:40:52 INFO  : System reset is completed.
21:40:55 INFO  : 'after 3000' command is executed.
21:40:55 INFO  : Context for 'APU' is selected.
21:40:56 INFO  : Cleared APU and A53 resets
21:40:56 INFO  : Context for 'RPU' is selected.
21:40:56 INFO  : Cleared RPU and R5 resets
21:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:41:07 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:07 INFO  : Context for 'APU' is selected.
21:41:08 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:08 INFO  : Context for 'APU' is selected.
21:41:08 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:41:09 INFO  : 'psu_init' command is executed.
21:41:10 INFO  : 'after 1000' command is executed.
21:41:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:41:11 INFO  : 'after 1000' command is executed.
21:41:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:41:11 INFO  : 'catch {psu_protection}' command is executed.
21:41:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:12 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_66/Debug/DICE_66.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_66/Debug/DICE_66.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:12 INFO  : 'con' command is executed.
21:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:41:12 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_66.elf_on_local.tcl'
21:44:16 INFO  : Disconnected from the channel tcfchan#1.
21:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
21:44:31 INFO  : XSCT server has started successfully.
21:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
21:45:25 INFO  : 'jtag frequency' command is executed.
21:45:25 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:45:25 INFO  : Context for 'APU' is selected.
21:45:26 INFO  : System reset is completed.
21:45:29 INFO  : 'after 3000' command is executed.
21:45:29 INFO  : Context for 'APU' is selected.
21:45:29 INFO  : Cleared APU and A53 resets
21:45:29 INFO  : Context for 'RPU' is selected.
21:45:29 INFO  : Cleared RPU and R5 resets
21:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
21:45:40 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:42 INFO  : Context for 'APU' is selected.
21:45:42 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:42 INFO  : Context for 'APU' is selected.
21:45:42 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:45:43 INFO  : 'psu_init' command is executed.
21:45:44 INFO  : 'after 1000' command is executed.
21:45:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:45:45 INFO  : 'after 1000' command is executed.
21:45:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:45:45 INFO  : 'catch {psu_protection}' command is executed.
21:45:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:45:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:45:46 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_66/Debug/DICE_66.elf' is downloaded to processor 'psu_cortexa53_0'.
21:45:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_66/Debug/DICE_66.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:45:47 INFO  : 'con' command is executed.
21:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

21:45:47 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_66.elf_on_local.tcl'
11:22:22 INFO  : Disconnected from the channel tcfchan#1.
11:23:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:23:39 INFO  : XSCT server has started successfully.
11:23:39 INFO  : Successfully done setting XSCT server connection channel  
11:23:40 INFO  : Successfully done setting SDK workspace  
11:23:55 INFO  : Registering command handlers for SDK TCF services
11:23:55 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:23:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:27:31 INFO  : Refreshed build settings on project DICE_67
11:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:30:29 INFO  : 'jtag frequency' command is executed.
11:30:29 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:30:29 INFO  : Context for 'APU' is selected.
11:30:30 INFO  : System reset is completed.
11:30:33 INFO  : 'after 3000' command is executed.
11:30:33 INFO  : Context for 'APU' is selected.
11:30:33 INFO  : Cleared APU and A53 resets
11:30:33 INFO  : Context for 'RPU' is selected.
11:30:33 INFO  : Cleared RPU and R5 resets
11:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:30:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:44 INFO  : Context for 'APU' is selected.
11:30:45 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:45 INFO  : Context for 'APU' is selected.
11:30:45 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:30:46 INFO  : 'psu_init' command is executed.
11:30:47 INFO  : 'after 1000' command is executed.
11:30:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:30:48 INFO  : 'after 1000' command is executed.
11:30:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:30:48 INFO  : 'catch {psu_protection}' command is executed.
11:30:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:30:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_67/Debug/DICE_67.elf' is downloaded to processor 'psu_cortexa53_0'.
11:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_67/Debug/DICE_67.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:50 INFO  : 'con' command is executed.
11:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:30:50 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_67.elf_on_local.tcl'
08:22:32 INFO  : Disconnected from the channel tcfchan#1.
08:23:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:23:39 INFO  : XSCT server has started successfully.
08:23:41 INFO  : Successfully done setting XSCT server connection channel  
08:23:41 INFO  : Successfully done setting SDK workspace  
08:23:56 INFO  : Registering command handlers for SDK TCF services
08:23:56 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
08:23:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:23:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567635518943,  Project:1567527671805
08:23:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
08:23:56 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:24:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:24:21 INFO  : 
08:24:26 INFO  : 
08:24:30 INFO  : 
08:24:31 INFO  : Updating hardware inferred compiler options for DICE_65.
08:24:32 INFO  : Updating hardware inferred compiler options for DICE_66.
08:24:33 INFO  : Updating hardware inferred compiler options for DICE_67.
08:24:33 INFO  : Clearing existing target manager status.
08:24:33 INFO  : Closing and re-opening the MSS file of ther project DICE_67_bsp
08:24:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:24:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:34:54 INFO  : Refreshed build settings on project DICE_68
08:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
08:38:31 INFO  : 'jtag frequency' command is executed.
08:38:31 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:38:31 INFO  : Context for 'APU' is selected.
08:38:32 INFO  : System reset is completed.
08:38:35 INFO  : 'after 3000' command is executed.
08:38:35 INFO  : Context for 'APU' is selected.
08:38:36 INFO  : Cleared APU and A53 resets
08:38:36 INFO  : Context for 'RPU' is selected.
08:38:36 INFO  : Cleared RPU and R5 resets
08:38:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
08:38:47 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:38:47 INFO  : Context for 'APU' is selected.
08:38:48 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
08:38:48 INFO  : Context for 'APU' is selected.
08:38:48 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:38:49 INFO  : 'psu_init' command is executed.
08:38:50 INFO  : 'after 1000' command is executed.
08:38:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:38:51 INFO  : 'after 1000' command is executed.
08:38:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:38:51 INFO  : 'catch {psu_protection}' command is executed.
08:38:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:38:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:38:52 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_68/Debug/DICE_68.elf' is downloaded to processor 'psu_cortexa53_0'.
08:38:52 INFO  : 'configparams force-mem-access 0' command is executed.
08:38:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_68/Debug/DICE_68.elf
configparams force-mem-access 0
----------------End of Script----------------

08:38:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:38:52 INFO  : 'con' command is executed.
08:38:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

08:38:52 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_68.elf_on_local.tcl'
09:47:01 INFO  : Disconnected from the channel tcfchan#1.
09:48:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:48:37 INFO  : XSCT server has started successfully.
09:48:37 INFO  : Successfully done setting XSCT server connection channel  
09:48:39 INFO  : Successfully done setting SDK workspace  
09:48:54 INFO  : Registering command handlers for SDK TCF services
09:48:54 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
09:48:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:51:55 INFO  : Refreshed build settings on project DICE_69
09:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:57:18 INFO  : 'jtag frequency' command is executed.
09:57:18 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:57:18 INFO  : Context for 'APU' is selected.
09:57:19 INFO  : System reset is completed.
09:57:22 INFO  : 'after 3000' command is executed.
09:57:22 INFO  : Context for 'APU' is selected.
09:57:22 INFO  : Cleared APU and A53 resets
09:57:22 INFO  : Context for 'RPU' is selected.
09:57:23 INFO  : Cleared RPU and R5 resets
09:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:57:34 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:34 INFO  : Context for 'APU' is selected.
09:57:34 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:34 INFO  : Context for 'APU' is selected.
09:57:34 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:57:36 INFO  : 'psu_init' command is executed.
09:57:37 INFO  : 'after 1000' command is executed.
09:57:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:57:38 INFO  : 'after 1000' command is executed.
09:57:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:57:38 INFO  : 'catch {psu_protection}' command is executed.
09:57:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:57:39 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:39 INFO  : 'con' command is executed.
09:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:57:39 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:58:49 INFO  : Disconnected from the channel tcfchan#1.
09:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:59:04 INFO  : XSCT server has started successfully.
09:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:59:28 INFO  : 'jtag frequency' command is executed.
09:59:28 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:59:28 INFO  : Context for 'APU' is selected.
09:59:29 INFO  : System reset is completed.
09:59:32 INFO  : 'after 3000' command is executed.
09:59:32 INFO  : Context for 'APU' is selected.
09:59:32 INFO  : Cleared APU and A53 resets
09:59:32 INFO  : Context for 'RPU' is selected.
09:59:33 INFO  : Cleared RPU and R5 resets
09:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:59:44 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:59:44 INFO  : Context for 'APU' is selected.
09:59:44 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:44 INFO  : Context for 'APU' is selected.
09:59:44 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:59:46 INFO  : 'psu_init' command is executed.
09:59:47 INFO  : 'after 1000' command is executed.
09:59:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:59:48 INFO  : 'after 1000' command is executed.
09:59:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:59:48 INFO  : 'catch {psu_protection}' command is executed.
09:59:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:59:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:59:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:59:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:59:49 INFO  : 'con' command is executed.
09:59:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:59:49 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
10:12:40 INFO  : Disconnected from the channel tcfchan#1.
10:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
10:12:55 INFO  : XSCT server has started successfully.
10:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
10:13:17 INFO  : 'jtag frequency' command is executed.
10:13:17 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:13:17 INFO  : Context for 'APU' is selected.
10:13:18 INFO  : System reset is completed.
10:13:21 INFO  : 'after 3000' command is executed.
10:13:21 INFO  : Context for 'APU' is selected.
10:13:22 INFO  : Cleared APU and A53 resets
10:13:22 INFO  : Context for 'RPU' is selected.
10:13:22 INFO  : Cleared RPU and R5 resets
10:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
10:13:33 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:13:33 INFO  : Context for 'APU' is selected.
10:13:33 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:33 INFO  : Context for 'APU' is selected.
10:13:34 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:13:35 INFO  : 'psu_init' command is executed.
10:13:36 INFO  : 'after 1000' command is executed.
10:13:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:13:37 INFO  : 'after 1000' command is executed.
10:13:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:13:37 INFO  : 'catch {psu_protection}' command is executed.
10:13:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:38 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:38 INFO  : 'con' command is executed.
10:13:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

10:13:38 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
13:04:48 INFO  : Disconnected from the channel tcfchan#1.
13:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:05:11 INFO  : XSCT server has started successfully.
13:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:05:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:05:32 INFO  : 'jtag frequency' command is executed.
13:05:32 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:05:32 INFO  : Context for 'APU' is selected.
13:05:33 INFO  : System reset is completed.
13:05:36 INFO  : 'after 3000' command is executed.
13:05:36 INFO  : Context for 'APU' is selected.
13:05:36 INFO  : Cleared APU and A53 resets
13:05:36 INFO  : Context for 'RPU' is selected.
13:05:37 INFO  : Cleared RPU and R5 resets
13:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:05:48 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:05:48 INFO  : Context for 'APU' is selected.
13:05:48 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:48 INFO  : Context for 'APU' is selected.
13:05:48 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:05:50 INFO  : 'psu_init' command is executed.
13:05:51 INFO  : 'after 1000' command is executed.
13:05:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:05:52 INFO  : 'after 1000' command is executed.
13:05:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:05:52 INFO  : 'catch {psu_protection}' command is executed.
13:05:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:05:53 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
13:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:53 INFO  : 'con' command is executed.
13:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:05:53 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
13:11:02 INFO  : Disconnected from the channel tcfchan#1.
13:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
13:11:16 INFO  : XSCT server has started successfully.
13:11:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
13:11:35 INFO  : 'jtag frequency' command is executed.
13:11:35 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:11:36 INFO  : Context for 'APU' is selected.
13:11:37 INFO  : System reset is completed.
13:11:40 INFO  : 'after 3000' command is executed.
13:11:42 INFO  : Context for 'APU' is selected.
13:11:42 INFO  : Cleared APU and A53 resets
13:11:42 INFO  : Context for 'RPU' is selected.
13:11:42 INFO  : Cleared RPU and R5 resets
13:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
13:11:53 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:54 INFO  : Context for 'APU' is selected.
13:11:54 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:54 INFO  : Context for 'APU' is selected.
13:11:54 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:11:55 INFO  : 'psu_init' command is executed.
13:11:56 INFO  : 'after 1000' command is executed.
13:11:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:11:57 INFO  : 'after 1000' command is executed.
13:11:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:11:58 INFO  : 'catch {psu_protection}' command is executed.
13:11:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:11:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:11:59 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
13:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:11:59 INFO  : 'con' command is executed.
13:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

13:11:59 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
14:17:13 INFO  : Disconnected from the channel tcfchan#1.
14:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:17:28 INFO  : XSCT server has started successfully.
14:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:17:49 INFO  : 'jtag frequency' command is executed.
14:17:49 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:17:49 INFO  : Context for 'APU' is selected.
14:17:50 INFO  : System reset is completed.
14:17:53 INFO  : 'after 3000' command is executed.
14:17:53 INFO  : Context for 'APU' is selected.
14:17:53 INFO  : Cleared APU and A53 resets
14:17:53 INFO  : Context for 'RPU' is selected.
14:17:53 INFO  : Cleared RPU and R5 resets
14:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:18:05 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:05 INFO  : Context for 'APU' is selected.
14:18:05 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:05 INFO  : Context for 'APU' is selected.
14:18:05 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:18:06 INFO  : 'psu_init' command is executed.
14:18:07 INFO  : 'after 1000' command is executed.
14:18:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:18:08 INFO  : 'after 1000' command is executed.
14:18:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:18:09 INFO  : 'catch {psu_protection}' command is executed.
14:18:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:18:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:18:10 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
14:18:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:18:10 INFO  : 'con' command is executed.
14:18:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:18:10 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
14:20:11 INFO  : Disconnected from the channel tcfchan#1.
14:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:20:26 INFO  : XSCT server has started successfully.
14:20:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:20:53 INFO  : 'jtag frequency' command is executed.
14:20:53 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:20:53 INFO  : Context for 'APU' is selected.
14:20:54 INFO  : System reset is completed.
14:20:57 INFO  : 'after 3000' command is executed.
14:20:57 INFO  : Context for 'APU' is selected.
14:20:57 INFO  : Cleared APU and A53 resets
14:20:57 INFO  : Context for 'RPU' is selected.
14:20:57 INFO  : Cleared RPU and R5 resets
14:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:21:08 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:09 INFO  : Context for 'APU' is selected.
14:21:09 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:09 INFO  : Context for 'APU' is selected.
14:21:09 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:21:10 INFO  : 'psu_init' command is executed.
14:21:11 INFO  : 'after 1000' command is executed.
14:21:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:21:12 INFO  : 'after 1000' command is executed.
14:21:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:21:12 INFO  : 'catch {psu_protection}' command is executed.
14:21:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:14 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:14 INFO  : 'con' command is executed.
14:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:21:14 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
14:26:49 INFO  : Disconnected from the channel tcfchan#1.
14:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:27:05 INFO  : XSCT server has started successfully.
14:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:27:24 INFO  : 'jtag frequency' command is executed.
14:27:24 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:27:24 INFO  : Context for 'APU' is selected.
14:27:25 INFO  : System reset is completed.
14:27:28 INFO  : 'after 3000' command is executed.
14:27:28 INFO  : Context for 'APU' is selected.
14:27:28 INFO  : Cleared APU and A53 resets
14:27:28 INFO  : Context for 'RPU' is selected.
14:27:28 INFO  : Cleared RPU and R5 resets
14:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:27:40 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:40 INFO  : Context for 'APU' is selected.
14:27:40 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:40 INFO  : Context for 'APU' is selected.
14:27:40 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:27:42 INFO  : 'psu_init' command is executed.
14:27:43 INFO  : 'after 1000' command is executed.
14:27:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:27:44 INFO  : 'after 1000' command is executed.
14:27:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:27:44 INFO  : 'catch {psu_protection}' command is executed.
14:27:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:27:45 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
14:27:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:45 INFO  : 'con' command is executed.
14:27:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:27:45 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
14:30:31 INFO  : Disconnected from the channel tcfchan#1.
14:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:30:46 INFO  : XSCT server has started successfully.
14:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:31:24 INFO  : 'jtag frequency' command is executed.
14:31:24 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:31:24 INFO  : Context for 'APU' is selected.
14:31:25 INFO  : System reset is completed.
14:31:28 INFO  : 'after 3000' command is executed.
14:31:28 INFO  : Context for 'APU' is selected.
14:31:29 INFO  : Cleared APU and A53 resets
14:31:29 INFO  : Context for 'RPU' is selected.
14:31:29 INFO  : Cleared RPU and R5 resets
14:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:31:40 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:40 INFO  : Context for 'APU' is selected.
14:31:41 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:41 INFO  : Context for 'APU' is selected.
14:31:41 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:31:42 INFO  : 'psu_init' command is executed.
14:31:43 INFO  : 'after 1000' command is executed.
14:31:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:31:44 INFO  : 'after 1000' command is executed.
14:31:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:31:44 INFO  : 'catch {psu_protection}' command is executed.
14:31:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:45 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:45 INFO  : 'con' command is executed.
14:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:31:45 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
14:42:05 INFO  : Disconnected from the channel tcfchan#1.
14:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:42:20 INFO  : XSCT server has started successfully.
14:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:42:44 INFO  : 'jtag frequency' command is executed.
14:42:44 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:42:44 INFO  : Context for 'APU' is selected.
14:42:45 INFO  : System reset is completed.
14:42:48 INFO  : 'after 3000' command is executed.
14:42:48 INFO  : Context for 'APU' is selected.
14:42:48 INFO  : Cleared APU and A53 resets
14:42:48 INFO  : Context for 'RPU' is selected.
14:42:48 INFO  : Cleared RPU and R5 resets
14:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:42:59 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:59 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:43:01 INFO  : 'psu_init' command is executed.
14:43:02 INFO  : 'after 1000' command is executed.
14:43:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:43:03 INFO  : 'after 1000' command is executed.
14:43:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:43:03 INFO  : 'catch {psu_protection}' command is executed.
14:43:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:04 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:05 INFO  : 'con' command is executed.
14:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:43:05 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
14:50:42 INFO  : Disconnected from the channel tcfchan#1.
14:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:50:57 INFO  : XSCT server has started successfully.
14:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:51:45 INFO  : 'jtag frequency' command is executed.
14:51:45 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:51:45 INFO  : Context for 'APU' is selected.
14:51:46 INFO  : System reset is completed.
14:51:49 INFO  : 'after 3000' command is executed.
14:51:49 INFO  : Context for 'APU' is selected.
14:51:49 INFO  : Cleared APU and A53 resets
14:51:49 INFO  : Context for 'RPU' is selected.
14:51:49 INFO  : Cleared RPU and R5 resets
14:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:52:01 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:01 INFO  : Context for 'APU' is selected.
14:52:01 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:01 INFO  : Context for 'APU' is selected.
14:52:01 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:52:02 INFO  : 'psu_init' command is executed.
14:52:03 INFO  : 'after 1000' command is executed.
14:52:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:52:05 INFO  : 'after 1000' command is executed.
14:52:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:52:05 INFO  : 'catch {psu_protection}' command is executed.
14:52:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:06 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:06 INFO  : 'con' command is executed.
14:52:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:52:06 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
15:06:06 INFO  : Disconnected from the channel tcfchan#1.
15:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:06:21 INFO  : XSCT server has started successfully.
15:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:07:10 INFO  : 'jtag frequency' command is executed.
15:07:10 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:07:10 INFO  : Context for 'APU' is selected.
15:07:11 INFO  : System reset is completed.
15:07:14 INFO  : 'after 3000' command is executed.
15:07:14 INFO  : Context for 'APU' is selected.
15:07:14 INFO  : Cleared APU and A53 resets
15:07:14 INFO  : Context for 'RPU' is selected.
15:07:14 INFO  : Cleared RPU and R5 resets
15:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:07:25 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:25 INFO  : Context for 'APU' is selected.
15:07:26 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:26 INFO  : Context for 'APU' is selected.
15:07:26 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:07:27 INFO  : 'psu_init' command is executed.
15:07:28 INFO  : 'after 1000' command is executed.
15:07:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:07:29 INFO  : 'after 1000' command is executed.
15:07:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:07:29 INFO  : 'catch {psu_protection}' command is executed.
15:07:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:30 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:30 INFO  : 'con' command is executed.
15:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:07:30 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
15:10:16 INFO  : Disconnected from the channel tcfchan#1.
15:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:10:31 INFO  : XSCT server has started successfully.
15:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:10:56 INFO  : 'jtag frequency' command is executed.
15:10:56 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:10:56 INFO  : Context for 'APU' is selected.
15:10:57 INFO  : System reset is completed.
15:11:00 INFO  : 'after 3000' command is executed.
15:11:00 INFO  : Context for 'APU' is selected.
15:11:00 INFO  : Cleared APU and A53 resets
15:11:00 INFO  : Context for 'RPU' is selected.
15:11:00 INFO  : Cleared RPU and R5 resets
15:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:11:11 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:12 INFO  : Context for 'APU' is selected.
15:11:12 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:12 INFO  : Context for 'APU' is selected.
15:11:12 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:11:13 INFO  : 'psu_init' command is executed.
15:11:14 INFO  : 'after 1000' command is executed.
15:11:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:11:15 INFO  : 'after 1000' command is executed.
15:11:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:11:15 INFO  : 'catch {psu_protection}' command is executed.
15:11:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:16 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:17 INFO  : 'con' command is executed.
15:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:11:17 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
15:20:14 INFO  : Disconnected from the channel tcfchan#1.
15:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:20:29 INFO  : XSCT server has started successfully.
15:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:20:53 INFO  : 'jtag frequency' command is executed.
15:20:53 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:20:53 INFO  : Context for 'APU' is selected.
15:20:54 INFO  : System reset is completed.
15:20:57 INFO  : 'after 3000' command is executed.
15:20:57 INFO  : Context for 'APU' is selected.
15:20:57 INFO  : Cleared APU and A53 resets
15:20:57 INFO  : Context for 'RPU' is selected.
15:20:58 INFO  : Cleared RPU and R5 resets
15:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:21:09 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:09 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:09 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:21:11 INFO  : 'psu_init' command is executed.
15:21:12 INFO  : 'after 1000' command is executed.
15:21:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:21:13 INFO  : 'after 1000' command is executed.
15:21:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:21:13 INFO  : 'catch {psu_protection}' command is executed.
15:21:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:14 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:14 INFO  : 'con' command is executed.
15:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:21:14 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
15:27:06 INFO  : Disconnected from the channel tcfchan#1.
15:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:27:21 INFO  : XSCT server has started successfully.
15:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:27:41 INFO  : 'jtag frequency' command is executed.
15:27:41 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:27:41 INFO  : Context for 'APU' is selected.
15:27:42 INFO  : System reset is completed.
15:27:45 INFO  : 'after 3000' command is executed.
15:27:45 INFO  : Context for 'APU' is selected.
15:27:46 INFO  : Cleared APU and A53 resets
15:27:46 INFO  : Context for 'RPU' is selected.
15:27:46 INFO  : Cleared RPU and R5 resets
15:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:27:57 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:57 INFO  : Context for 'APU' is selected.
15:27:58 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:58 INFO  : Context for 'APU' is selected.
15:27:58 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:27:59 INFO  : 'psu_init' command is executed.
15:28:00 INFO  : 'after 1000' command is executed.
15:28:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:28:01 INFO  : 'after 1000' command is executed.
15:28:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:28:01 INFO  : 'catch {psu_protection}' command is executed.
15:28:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:02 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:02 INFO  : 'con' command is executed.
15:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:28:02 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
15:30:01 INFO  : Disconnected from the channel tcfchan#1.
15:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:30:16 INFO  : XSCT server has started successfully.
15:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:30:35 INFO  : 'jtag frequency' command is executed.
15:30:35 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:30:36 INFO  : Context for 'APU' is selected.
15:30:36 INFO  : System reset is completed.
15:30:39 INFO  : 'after 3000' command is executed.
15:30:39 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : Cleared APU and A53 resets
15:30:40 INFO  : Context for 'RPU' is selected.
15:30:40 INFO  : Cleared RPU and R5 resets
15:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:30:51 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:51 INFO  : Context for 'APU' is selected.
15:30:52 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:52 INFO  : Context for 'APU' is selected.
15:30:52 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:30:53 INFO  : 'psu_init' command is executed.
15:30:54 INFO  : 'after 1000' command is executed.
15:30:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:30:55 INFO  : 'after 1000' command is executed.
15:30:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:30:55 INFO  : 'catch {psu_protection}' command is executed.
15:30:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:56 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:56 INFO  : 'con' command is executed.
15:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:30:56 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
15:51:45 INFO  : Disconnected from the channel tcfchan#1.
15:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
15:52:00 INFO  : XSCT server has started successfully.
15:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:52:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
15:52:53 INFO  : 'jtag frequency' command is executed.
15:52:53 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:52:53 INFO  : Context for 'APU' is selected.
15:52:54 INFO  : System reset is completed.
15:52:57 INFO  : 'after 3000' command is executed.
15:52:57 INFO  : Context for 'APU' is selected.
15:52:57 INFO  : Cleared APU and A53 resets
15:52:57 INFO  : Context for 'RPU' is selected.
15:52:58 INFO  : Cleared RPU and R5 resets
15:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
15:53:09 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:09 INFO  : Context for 'APU' is selected.
15:53:09 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:09 INFO  : Context for 'APU' is selected.
15:53:09 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:53:11 INFO  : 'psu_init' command is executed.
15:53:12 INFO  : 'after 1000' command is executed.
15:53:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:53:13 INFO  : 'after 1000' command is executed.
15:53:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:53:13 INFO  : 'catch {psu_protection}' command is executed.
15:53:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:14 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:14 INFO  : 'con' command is executed.
15:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

15:53:14 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
16:09:01 INFO  : Disconnected from the channel tcfchan#1.
16:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
16:09:17 INFO  : XSCT server has started successfully.
16:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:09:39 INFO  : 'jtag frequency' command is executed.
16:09:39 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:09:39 INFO  : Context for 'APU' is selected.
16:09:40 INFO  : System reset is completed.
16:09:43 INFO  : 'after 3000' command is executed.
16:09:43 INFO  : Context for 'APU' is selected.
16:09:43 INFO  : Cleared APU and A53 resets
16:09:43 INFO  : Context for 'RPU' is selected.
16:09:43 INFO  : Cleared RPU and R5 resets
16:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:09:55 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:55 INFO  : Context for 'APU' is selected.
16:09:55 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:55 INFO  : Context for 'APU' is selected.
16:09:55 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:09:57 INFO  : 'psu_init' command is executed.
16:09:58 INFO  : 'after 1000' command is executed.
16:09:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:09:59 INFO  : 'after 1000' command is executed.
16:09:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:09:59 INFO  : 'catch {psu_protection}' command is executed.
16:09:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:00 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:00 INFO  : 'con' command is executed.
16:10:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:10:00 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
16:11:44 INFO  : Disconnected from the channel tcfchan#1.
16:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
16:11:59 INFO  : XSCT server has started successfully.
16:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:12:19 INFO  : 'jtag frequency' command is executed.
16:12:19 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:12:19 INFO  : Context for 'APU' is selected.
16:12:20 INFO  : System reset is completed.
16:12:23 INFO  : 'after 3000' command is executed.
16:12:23 INFO  : Context for 'APU' is selected.
16:12:24 INFO  : Cleared APU and A53 resets
16:12:24 INFO  : Context for 'RPU' is selected.
16:12:24 INFO  : Cleared RPU and R5 resets
16:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:12:35 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:35 INFO  : Context for 'APU' is selected.
16:12:36 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:36 INFO  : Context for 'APU' is selected.
16:12:36 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:12:37 INFO  : 'psu_init' command is executed.
16:12:38 INFO  : 'after 1000' command is executed.
16:12:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:12:39 INFO  : 'after 1000' command is executed.
16:12:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:12:39 INFO  : 'catch {psu_protection}' command is executed.
16:12:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:40 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:40 INFO  : 'con' command is executed.
16:12:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:12:40 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
16:24:41 INFO  : Disconnected from the channel tcfchan#1.
16:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
16:24:57 INFO  : XSCT server has started successfully.
16:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:25:17 INFO  : 'jtag frequency' command is executed.
16:25:17 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:25:17 INFO  : Context for 'APU' is selected.
16:25:18 INFO  : System reset is completed.
16:25:21 INFO  : 'after 3000' command is executed.
16:25:21 INFO  : Context for 'APU' is selected.
16:25:21 INFO  : Cleared APU and A53 resets
16:25:21 INFO  : Context for 'RPU' is selected.
16:25:21 INFO  : Cleared RPU and R5 resets
16:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:25:32 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:32 INFO  : Context for 'APU' is selected.
16:25:33 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:25:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:33 INFO  : Context for 'APU' is selected.
16:25:33 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:25:34 INFO  : 'psu_init' command is executed.
16:25:35 INFO  : 'after 1000' command is executed.
16:25:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:25:36 INFO  : 'after 1000' command is executed.
16:25:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:25:36 INFO  : 'catch {psu_protection}' command is executed.
16:25:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:38 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:38 INFO  : 'con' command is executed.
16:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:25:38 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
16:29:19 INFO  : Disconnected from the channel tcfchan#1.
16:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
16:29:34 INFO  : XSCT server has started successfully.
16:29:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:29:54 INFO  : 'jtag frequency' command is executed.
16:29:54 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:29:54 INFO  : Context for 'APU' is selected.
16:29:55 INFO  : System reset is completed.
16:29:58 INFO  : 'after 3000' command is executed.
16:29:58 INFO  : Context for 'APU' is selected.
16:29:59 INFO  : Cleared APU and A53 resets
16:29:59 INFO  : Context for 'RPU' is selected.
16:29:59 INFO  : Cleared RPU and R5 resets
16:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:30:10 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:10 INFO  : Context for 'APU' is selected.
16:30:11 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:11 INFO  : Context for 'APU' is selected.
16:30:11 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:30:12 INFO  : 'psu_init' command is executed.
16:30:13 INFO  : 'after 1000' command is executed.
16:30:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:30:14 INFO  : 'after 1000' command is executed.
16:30:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:30:14 INFO  : 'catch {psu_protection}' command is executed.
16:30:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:15 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:16 INFO  : 'con' command is executed.
16:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:30:16 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
16:35:24 INFO  : Disconnected from the channel tcfchan#1.
16:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
16:35:39 INFO  : XSCT server has started successfully.
16:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
16:36:09 INFO  : 'jtag frequency' command is executed.
16:36:09 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:36:09 INFO  : Context for 'APU' is selected.
16:36:10 INFO  : System reset is completed.
16:36:13 INFO  : 'after 3000' command is executed.
16:36:13 INFO  : Context for 'APU' is selected.
16:36:13 INFO  : Cleared APU and A53 resets
16:36:13 INFO  : Context for 'RPU' is selected.
16:36:13 INFO  : Cleared RPU and R5 resets
16:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
16:36:25 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:25 INFO  : Context for 'APU' is selected.
16:36:25 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:25 INFO  : Context for 'APU' is selected.
16:36:25 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:36:27 INFO  : 'psu_init' command is executed.
16:36:28 INFO  : 'after 1000' command is executed.
16:36:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:36:29 INFO  : 'after 1000' command is executed.
16:36:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:36:29 INFO  : 'catch {psu_protection}' command is executed.
16:36:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:36:30 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
16:36:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:30 INFO  : 'con' command is executed.
16:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

16:36:30 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
08:28:16 INFO  : Disconnected from the channel tcfchan#1.
08:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:28:33 INFO  : XSCT server has started successfully.
08:28:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
08:28:56 INFO  : 'jtag frequency' command is executed.
08:28:56 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:28:56 INFO  : Context for 'APU' is selected.
08:28:57 INFO  : System reset is completed.
08:29:00 INFO  : 'after 3000' command is executed.
08:29:00 INFO  : Context for 'APU' is selected.
08:29:00 INFO  : Cleared APU and A53 resets
08:29:00 INFO  : Context for 'RPU' is selected.
08:29:01 INFO  : Cleared RPU and R5 resets
08:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
08:29:12 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:29:12 INFO  : Context for 'APU' is selected.
08:29:12 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:29:12 INFO  : 'configparams force-mem-access 1' command is executed.
08:29:12 INFO  : Context for 'APU' is selected.
08:29:12 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:29:14 INFO  : 'psu_init' command is executed.
08:29:15 INFO  : 'after 1000' command is executed.
08:29:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:29:16 INFO  : 'after 1000' command is executed.
08:29:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:29:16 INFO  : 'catch {psu_protection}' command is executed.
08:29:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:29:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:29:17 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
08:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
08:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

08:29:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:29:17 INFO  : 'con' command is executed.
08:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

08:29:17 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
08:52:40 INFO  : Disconnected from the channel tcfchan#1.
08:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:52:56 INFO  : XSCT server has started successfully.
08:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
08:53:25 INFO  : 'jtag frequency' command is executed.
08:53:25 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:53:25 INFO  : Context for 'APU' is selected.
08:53:26 INFO  : System reset is completed.
08:53:29 INFO  : 'after 3000' command is executed.
08:53:29 INFO  : Context for 'APU' is selected.
08:53:29 INFO  : Cleared APU and A53 resets
08:53:29 INFO  : Context for 'RPU' is selected.
08:53:29 INFO  : Cleared RPU and R5 resets
08:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
08:53:40 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:53:40 INFO  : Context for 'APU' is selected.
08:53:41 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:41 INFO  : Context for 'APU' is selected.
08:53:41 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:53:42 INFO  : 'psu_init' command is executed.
08:53:43 INFO  : 'after 1000' command is executed.
08:53:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:53:45 INFO  : 'after 1000' command is executed.
08:53:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:53:45 INFO  : 'catch {psu_protection}' command is executed.
08:53:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:53:46 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
08:53:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:53:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

08:53:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:46 INFO  : 'con' command is executed.
08:53:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

08:53:46 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
08:54:19 INFO  : Disconnected from the channel tcfchan#1.
08:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
08:54:34 INFO  : XSCT server has started successfully.
08:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
08:55:00 INFO  : 'jtag frequency' command is executed.
08:55:00 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:55:00 INFO  : Context for 'APU' is selected.
08:55:01 INFO  : System reset is completed.
08:55:04 INFO  : 'after 3000' command is executed.
08:55:04 INFO  : Context for 'APU' is selected.
08:55:05 INFO  : Cleared APU and A53 resets
08:55:05 INFO  : Context for 'RPU' is selected.
08:55:05 INFO  : Cleared RPU and R5 resets
08:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
08:55:16 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:55:16 INFO  : Context for 'APU' is selected.
08:55:16 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:17 INFO  : Context for 'APU' is selected.
08:55:17 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:55:18 INFO  : 'psu_init' command is executed.
08:55:19 INFO  : 'after 1000' command is executed.
08:55:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:55:20 INFO  : 'after 1000' command is executed.
08:55:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:55:20 INFO  : 'catch {psu_protection}' command is executed.
08:55:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:55:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:55:21 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
08:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:55:22 INFO  : 'con' command is executed.
08:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

08:55:22 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:00:44 INFO  : Disconnected from the channel tcfchan#1.
09:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:00:59 INFO  : XSCT server has started successfully.
09:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:01:23 INFO  : 'jtag frequency' command is executed.
09:01:23 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:01:23 INFO  : Context for 'APU' is selected.
09:01:24 INFO  : System reset is completed.
09:01:27 INFO  : 'after 3000' command is executed.
09:01:27 INFO  : Context for 'APU' is selected.
09:01:27 INFO  : Cleared APU and A53 resets
09:01:27 INFO  : Context for 'RPU' is selected.
09:01:27 INFO  : Cleared RPU and R5 resets
09:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:01:39 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:01:39 INFO  : Context for 'APU' is selected.
09:01:39 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:39 INFO  : Context for 'APU' is selected.
09:01:39 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:01:41 INFO  : 'psu_init' command is executed.
09:01:42 INFO  : 'after 1000' command is executed.
09:01:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:01:43 INFO  : 'after 1000' command is executed.
09:01:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:01:43 INFO  : 'catch {psu_protection}' command is executed.
09:01:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:01:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:01:44 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:01:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:01:44 INFO  : 'con' command is executed.
09:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:01:44 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:21:21 INFO  : Disconnected from the channel tcfchan#1.
09:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:21:36 INFO  : XSCT server has started successfully.
09:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:21:56 INFO  : 'jtag frequency' command is executed.
09:21:56 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:21:57 INFO  : Context for 'APU' is selected.
09:21:57 INFO  : System reset is completed.
09:22:00 INFO  : 'after 3000' command is executed.
09:22:00 INFO  : Context for 'APU' is selected.
09:22:01 INFO  : Cleared APU and A53 resets
09:22:01 INFO  : Context for 'RPU' is selected.
09:22:01 INFO  : Cleared RPU and R5 resets
09:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:22:12 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:22:12 INFO  : Context for 'APU' is selected.
09:22:13 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:22:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:22:13 INFO  : Context for 'APU' is selected.
09:22:13 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:22:14 INFO  : 'psu_init' command is executed.
09:22:15 INFO  : 'after 1000' command is executed.
09:22:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:22:16 INFO  : 'after 1000' command is executed.
09:22:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:22:16 INFO  : 'catch {psu_protection}' command is executed.
09:22:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:22:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:22:17 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:22:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:22:18 INFO  : 'con' command is executed.
09:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:22:18 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:26:58 INFO  : Disconnected from the channel tcfchan#1.
09:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:27:13 INFO  : XSCT server has started successfully.
09:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:27:33 INFO  : 'jtag frequency' command is executed.
09:27:33 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:27:33 INFO  : Context for 'APU' is selected.
09:27:34 INFO  : System reset is completed.
09:27:37 INFO  : 'after 3000' command is executed.
09:27:37 INFO  : Context for 'APU' is selected.
09:27:37 INFO  : Cleared APU and A53 resets
09:27:37 INFO  : Context for 'RPU' is selected.
09:27:37 INFO  : Cleared RPU and R5 resets
09:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:27:49 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:27:49 INFO  : Context for 'APU' is selected.
09:27:49 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:49 INFO  : Context for 'APU' is selected.
09:27:49 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:27:51 INFO  : 'psu_init' command is executed.
09:27:52 INFO  : 'after 1000' command is executed.
09:27:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:27:53 INFO  : 'after 1000' command is executed.
09:27:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:27:53 INFO  : 'catch {psu_protection}' command is executed.
09:27:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:27:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:27:54 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:27:54 INFO  : 'con' command is executed.
09:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:27:54 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:30:58 INFO  : Disconnected from the channel tcfchan#1.
09:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:31:13 INFO  : XSCT server has started successfully.
09:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:31:38 INFO  : 'jtag frequency' command is executed.
09:31:38 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:31:38 INFO  : Context for 'APU' is selected.
09:31:39 INFO  : System reset is completed.
09:31:42 INFO  : 'after 3000' command is executed.
09:31:42 INFO  : Context for 'APU' is selected.
09:31:42 INFO  : Cleared APU and A53 resets
09:31:42 INFO  : Context for 'RPU' is selected.
09:31:43 INFO  : Cleared RPU and R5 resets
09:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:31:54 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:31:54 INFO  : Context for 'APU' is selected.
09:31:54 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:54 INFO  : Context for 'APU' is selected.
09:31:54 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:31:56 INFO  : 'psu_init' command is executed.
09:31:57 INFO  : 'after 1000' command is executed.
09:31:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:31:58 INFO  : 'after 1000' command is executed.
09:31:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:31:58 INFO  : 'catch {psu_protection}' command is executed.
09:31:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:31:59 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:59 INFO  : 'con' command is executed.
09:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:31:59 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:33:51 INFO  : Disconnected from the channel tcfchan#1.
09:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:34:07 INFO  : XSCT server has started successfully.
09:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:34:28 INFO  : 'jtag frequency' command is executed.
09:34:28 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:34:28 INFO  : Context for 'APU' is selected.
09:34:29 INFO  : System reset is completed.
09:34:32 INFO  : 'after 3000' command is executed.
09:34:32 INFO  : Context for 'APU' is selected.
09:34:32 INFO  : Cleared APU and A53 resets
09:34:32 INFO  : Context for 'RPU' is selected.
09:34:32 INFO  : Cleared RPU and R5 resets
09:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:34:43 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:34:43 INFO  : Context for 'APU' is selected.
09:34:44 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:44 INFO  : Context for 'APU' is selected.
09:34:44 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:34:45 INFO  : 'psu_init' command is executed.
09:34:46 INFO  : 'after 1000' command is executed.
09:34:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:34:47 INFO  : 'after 1000' command is executed.
09:34:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:34:48 INFO  : 'catch {psu_protection}' command is executed.
09:34:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:34:49 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:34:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:49 INFO  : 'con' command is executed.
09:34:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:34:49 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:36:04 INFO  : Disconnected from the channel tcfchan#1.
09:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:36:19 INFO  : XSCT server has started successfully.
09:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:37:02 INFO  : 'jtag frequency' command is executed.
09:37:02 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:37:02 INFO  : Context for 'APU' is selected.
09:37:03 INFO  : System reset is completed.
09:37:06 INFO  : 'after 3000' command is executed.
09:37:06 INFO  : Context for 'APU' is selected.
09:37:06 INFO  : Cleared APU and A53 resets
09:37:06 INFO  : Context for 'RPU' is selected.
09:37:07 INFO  : Cleared RPU and R5 resets
09:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:37:18 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:37:18 INFO  : Context for 'APU' is selected.
09:37:18 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:18 INFO  : Context for 'APU' is selected.
09:37:18 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:37:20 INFO  : 'psu_init' command is executed.
09:37:21 INFO  : 'after 1000' command is executed.
09:37:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:37:22 INFO  : 'after 1000' command is executed.
09:37:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:37:22 INFO  : 'catch {psu_protection}' command is executed.
09:37:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:37:23 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:23 INFO  : 'con' command is executed.
09:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:37:23 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:42:14 INFO  : Disconnected from the channel tcfchan#1.
09:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:42:29 INFO  : XSCT server has started successfully.
09:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:42:53 INFO  : 'jtag frequency' command is executed.
09:42:53 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:42:53 INFO  : Context for 'APU' is selected.
09:42:54 INFO  : System reset is completed.
09:42:57 INFO  : 'after 3000' command is executed.
09:42:57 INFO  : Context for 'APU' is selected.
09:42:58 INFO  : Cleared APU and A53 resets
09:42:58 INFO  : Context for 'RPU' is selected.
09:42:58 INFO  : Cleared RPU and R5 resets
09:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:43:09 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:43:09 INFO  : Context for 'APU' is selected.
09:43:09 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:09 INFO  : Context for 'APU' is selected.
09:43:09 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:43:11 INFO  : 'psu_init' command is executed.
09:43:12 INFO  : 'after 1000' command is executed.
09:43:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:43:13 INFO  : 'after 1000' command is executed.
09:43:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:43:13 INFO  : 'catch {psu_protection}' command is executed.
09:43:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:43:14 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:14 INFO  : 'con' command is executed.
09:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:43:14 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
09:56:59 INFO  : Disconnected from the channel tcfchan#1.
09:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
09:57:15 INFO  : XSCT server has started successfully.
09:57:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
09:57:36 INFO  : 'jtag frequency' command is executed.
09:57:36 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:57:36 INFO  : Context for 'APU' is selected.
09:57:37 INFO  : System reset is completed.
09:57:40 INFO  : 'after 3000' command is executed.
09:57:40 INFO  : Context for 'APU' is selected.
09:57:40 INFO  : Cleared APU and A53 resets
09:57:40 INFO  : Context for 'RPU' is selected.
09:57:40 INFO  : Cleared RPU and R5 resets
09:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
09:57:52 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:52 INFO  : Context for 'APU' is selected.
09:57:52 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:52 INFO  : Context for 'APU' is selected.
09:57:52 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:57:54 INFO  : 'psu_init' command is executed.
09:57:55 INFO  : 'after 1000' command is executed.
09:57:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:57:56 INFO  : 'after 1000' command is executed.
09:57:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:57:56 INFO  : 'catch {psu_protection}' command is executed.
09:57:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:57:57 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf' is downloaded to processor 'psu_cortexa53_0'.
09:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_69/Debug/DICE_69.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:57 INFO  : 'con' command is executed.
09:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

09:57:57 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_69.elf_on_local.tcl'
11:44:36 INFO  : Disconnected from the channel tcfchan#1.
11:45:53 INFO  : Registering command handlers for SDK TCF services
11:45:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:45:56 INFO  : XSCT server has started successfully.
11:45:56 INFO  : Successfully done setting XSCT server connection channel  
11:45:56 INFO  : Successfully done setting SDK workspace  
11:45:56 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:45:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:46:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1568133529282,  Project:1567635518943
11:46:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
11:46:06 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:46:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:46:31 INFO  : 
11:46:37 INFO  : 
11:46:38 INFO  : Updating hardware inferred compiler options for DICE_68.
11:46:39 INFO  : Updating hardware inferred compiler options for DICE_69.
11:46:39 INFO  : Clearing existing target manager status.
11:49:29 INFO  : Refreshed build settings on project DICE_70
11:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
11:52:01 INFO  : 'jtag frequency' command is executed.
11:52:01 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:52:01 INFO  : Context for 'APU' is selected.
11:52:02 INFO  : System reset is completed.
11:52:05 INFO  : 'after 3000' command is executed.
11:52:05 INFO  : Context for 'APU' is selected.
11:52:05 INFO  : Cleared APU and A53 resets
11:52:05 INFO  : Context for 'RPU' is selected.
11:52:05 INFO  : Cleared RPU and R5 resets
11:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
11:52:16 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:17 INFO  : Context for 'APU' is selected.
11:52:17 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:17 INFO  : Context for 'APU' is selected.
11:52:17 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:52:18 INFO  : 'psu_init' command is executed.
11:52:19 INFO  : 'after 1000' command is executed.
11:52:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:52:20 INFO  : 'after 1000' command is executed.
11:52:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:52:20 INFO  : 'catch {psu_protection}' command is executed.
11:52:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:21 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:22 INFO  : 'con' command is executed.
11:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

11:52:22 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_70.elf_on_local.tcl'
11:59:32 INFO  : Disconnected from the channel tcfchan#1.
11:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
11:59:46 INFO  : XSCT server has started successfully.
11:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
12:00:09 INFO  : 'jtag frequency' command is executed.
12:00:09 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:00:10 INFO  : Context for 'APU' is selected.
12:00:10 INFO  : System reset is completed.
12:00:13 INFO  : 'after 3000' command is executed.
12:00:13 INFO  : Context for 'APU' is selected.
12:00:14 INFO  : Cleared APU and A53 resets
12:00:14 INFO  : Context for 'RPU' is selected.
12:00:14 INFO  : Cleared RPU and R5 resets
12:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
12:00:25 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:25 INFO  : Context for 'APU' is selected.
12:00:26 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:26 INFO  : Context for 'APU' is selected.
12:00:26 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:00:27 INFO  : 'psu_init' command is executed.
12:00:28 INFO  : 'after 1000' command is executed.
12:00:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:00:29 INFO  : 'after 1000' command is executed.
12:00:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:00:29 INFO  : 'catch {psu_protection}' command is executed.
12:00:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:00:30 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf' is downloaded to processor 'psu_cortexa53_0'.
12:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:30 INFO  : 'con' command is executed.
12:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

12:00:30 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_70.elf_on_local.tcl'
12:02:23 INFO  : Disconnected from the channel tcfchan#1.
12:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
12:02:38 INFO  : XSCT server has started successfully.
12:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
12:03:09 INFO  : 'jtag frequency' command is executed.
12:03:09 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:03:09 INFO  : Context for 'APU' is selected.
12:03:10 INFO  : System reset is completed.
12:03:13 INFO  : 'after 3000' command is executed.
12:03:13 INFO  : Context for 'APU' is selected.
12:03:13 INFO  : Cleared APU and A53 resets
12:03:13 INFO  : Context for 'RPU' is selected.
12:03:14 INFO  : Cleared RPU and R5 resets
12:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
12:03:25 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:25 INFO  : Context for 'APU' is selected.
12:03:25 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:25 INFO  : Context for 'APU' is selected.
12:03:25 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:03:27 INFO  : 'psu_init' command is executed.
12:03:28 INFO  : 'after 1000' command is executed.
12:03:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:03:29 INFO  : 'after 1000' command is executed.
12:03:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:03:29 INFO  : 'catch {psu_protection}' command is executed.
12:03:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:03:30 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf' is downloaded to processor 'psu_cortexa53_0'.
12:03:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:30 INFO  : 'con' command is executed.
12:03:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

12:03:30 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_70.elf_on_local.tcl'
12:06:26 INFO  : Disconnected from the channel tcfchan#1.
12:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
12:06:41 INFO  : XSCT server has started successfully.
12:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
12:07:05 INFO  : 'jtag frequency' command is executed.
12:07:05 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:07:05 INFO  : Context for 'APU' is selected.
12:07:05 INFO  : System reset is completed.
12:07:08 INFO  : 'after 3000' command is executed.
12:07:08 INFO  : Context for 'APU' is selected.
12:07:09 INFO  : Cleared APU and A53 resets
12:07:09 INFO  : Context for 'RPU' is selected.
12:07:09 INFO  : Cleared RPU and R5 resets
12:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
12:07:20 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:21 INFO  : Context for 'APU' is selected.
12:07:22 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:22 INFO  : Context for 'APU' is selected.
12:07:22 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:07:23 INFO  : 'psu_init' command is executed.
12:07:24 INFO  : 'after 1000' command is executed.
12:07:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:07:25 INFO  : 'after 1000' command is executed.
12:07:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:07:25 INFO  : 'catch {psu_protection}' command is executed.
12:07:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:07:26 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf' is downloaded to processor 'psu_cortexa53_0'.
12:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:26 INFO  : 'con' command is executed.
12:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

12:07:26 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_70.elf_on_local.tcl'
12:15:32 INFO  : Disconnected from the channel tcfchan#1.
12:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
12:15:49 INFO  : XSCT server has started successfully.
12:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
12:16:15 INFO  : 'jtag frequency' command is executed.
12:16:15 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:16:15 INFO  : Context for 'APU' is selected.
12:16:16 INFO  : System reset is completed.
12:16:19 INFO  : 'after 3000' command is executed.
12:16:19 INFO  : Context for 'APU' is selected.
12:16:19 INFO  : Cleared APU and A53 resets
12:16:19 INFO  : Context for 'RPU' is selected.
12:16:19 INFO  : Cleared RPU and R5 resets
12:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
12:16:30 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:31 INFO  : Context for 'APU' is selected.
12:16:31 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:31 INFO  : Context for 'APU' is selected.
12:16:31 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:16:32 INFO  : 'psu_init' command is executed.
12:16:33 INFO  : 'after 1000' command is executed.
12:16:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:16:34 INFO  : 'after 1000' command is executed.
12:16:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:16:35 INFO  : 'catch {psu_protection}' command is executed.
12:16:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:16:35 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf' is downloaded to processor 'psu_cortexa53_0'.
12:16:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:36 INFO  : 'con' command is executed.
12:16:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

12:16:36 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_70.elf_on_local.tcl'
12:02:21 INFO  : Disconnected from the channel tcfchan#1.
12:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
12:02:37 INFO  : XSCT server has started successfully.
12:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
12:03:01 INFO  : 'jtag frequency' command is executed.
12:03:01 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:03:01 INFO  : Context for 'APU' is selected.
12:03:02 INFO  : System reset is completed.
12:03:05 INFO  : 'after 3000' command is executed.
12:03:05 INFO  : Context for 'APU' is selected.
12:03:06 INFO  : Cleared APU and A53 resets
12:03:06 INFO  : Context for 'RPU' is selected.
12:03:06 INFO  : Cleared RPU and R5 resets
12:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
12:03:17 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:17 INFO  : Context for 'APU' is selected.
12:03:18 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:18 INFO  : Context for 'APU' is selected.
12:03:18 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:03:19 INFO  : 'psu_init' command is executed.
12:03:20 INFO  : 'after 1000' command is executed.
12:03:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:03:21 INFO  : 'after 1000' command is executed.
12:03:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:03:21 INFO  : 'catch {psu_protection}' command is executed.
12:03:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:03:22 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf' is downloaded to processor 'psu_cortexa53_0'.
12:03:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_70/Debug/DICE_70.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:22 INFO  : 'con' command is executed.
12:03:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

12:03:22 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_70.elf_on_local.tcl'
14:07:51 INFO  : Disconnected from the channel tcfchan#1.
14:09:02 INFO  : Registering command handlers for SDK TCF services
14:09:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:09:05 INFO  : XSCT server has started successfully.
14:09:07 INFO  : Successfully done setting XSCT server connection channel  
14:09:07 INFO  : Processing command line option -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
14:09:07 INFO  : Successfully done setting SDK workspace  
14:09:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:09:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1568224603051,  Project:1568133529282
14:09:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf.
14:09:18 INFO  : Copied contents of C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:10:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:10:48 INFO  : 
14:10:52 INFO  : 
14:10:53 INFO  : Updating hardware inferred compiler options for DICE_69.
14:10:54 INFO  : Updating hardware inferred compiler options for DICE_70.
14:10:54 INFO  : Clearing existing target manager status.
14:14:26 INFO  : Refreshed build settings on project DICE_71
14:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:17:57 INFO  : 'jtag frequency' command is executed.
14:17:57 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:17:57 INFO  : Context for 'APU' is selected.
14:17:58 INFO  : System reset is completed.
14:18:01 INFO  : 'after 3000' command is executed.
14:18:01 INFO  : Context for 'APU' is selected.
14:18:01 INFO  : Cleared APU and A53 resets
14:18:01 INFO  : Context for 'RPU' is selected.
14:18:02 INFO  : Cleared RPU and R5 resets
14:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:18:13 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:13 INFO  : Context for 'APU' is selected.
14:18:13 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:13 INFO  : Context for 'APU' is selected.
14:18:13 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:18:15 INFO  : 'psu_init' command is executed.
14:18:16 INFO  : 'after 1000' command is executed.
14:18:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:18:17 INFO  : 'after 1000' command is executed.
14:18:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:18:17 INFO  : 'catch {psu_protection}' command is executed.
14:18:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:18:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:18:18 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_71/Debug/DICE_71.elf' is downloaded to processor 'psu_cortexa53_0'.
14:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_71/Debug/DICE_71.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:18:18 INFO  : 'con' command is executed.
14:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:18:18 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_71.elf_on_local.tcl'
14:19:40 INFO  : Disconnected from the channel tcfchan#1.
14:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:19:55 INFO  : XSCT server has started successfully.
14:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:20:20 INFO  : 'jtag frequency' command is executed.
14:20:20 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:20:20 INFO  : Context for 'APU' is selected.
14:20:21 INFO  : System reset is completed.
14:20:24 INFO  : 'after 3000' command is executed.
14:20:24 INFO  : Context for 'APU' is selected.
14:20:24 INFO  : Cleared APU and A53 resets
14:20:24 INFO  : Context for 'RPU' is selected.
14:20:24 INFO  : Cleared RPU and R5 resets
14:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:20:35 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:37 INFO  : Context for 'APU' is selected.
14:20:37 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:37 INFO  : Context for 'APU' is selected.
14:20:37 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:20:39 INFO  : 'psu_init' command is executed.
14:20:40 INFO  : 'after 1000' command is executed.
14:20:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:20:41 INFO  : 'after 1000' command is executed.
14:20:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:20:41 INFO  : 'catch {psu_protection}' command is executed.
14:20:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:42 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_71/Debug/DICE_71.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_71/Debug/DICE_71.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:42 INFO  : 'con' command is executed.
14:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:20:42 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_71.elf_on_local.tcl'
14:24:10 INFO  : Disconnected from the channel tcfchan#1.
14:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\temp_xsdb_launch_script.tcl
14:24:25 INFO  : XSCT server has started successfully.
14:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:04 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 98469A' is selected.
14:25:04 INFO  : 'jtag frequency' command is executed.
14:25:04 INFO  : Sourcing of 'C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:25:04 INFO  : Context for 'APU' is selected.
14:25:05 INFO  : System reset is completed.
14:25:08 INFO  : 'after 3000' command is executed.
14:25:08 INFO  : Context for 'APU' is selected.
14:25:08 INFO  : Cleared APU and A53 resets
14:25:08 INFO  : Context for 'RPU' is selected.
14:25:09 INFO  : Cleared RPU and R5 resets
14:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0' command is executed.
14:25:20 INFO  : FPGA configured successfully with bitstream "C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:21 INFO  : Context for 'APU' is selected.
14:25:21 INFO  : Hardware design information is loaded from 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:21 INFO  : Context for 'APU' is selected.
14:25:21 INFO  : Sourcing of 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:25:23 INFO  : 'psu_init' command is executed.
14:25:24 INFO  : 'after 1000' command is executed.
14:25:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:25:25 INFO  : 'after 1000' command is executed.
14:25:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:25:25 INFO  : 'catch {psu_protection}' command is executed.
14:25:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:25:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:25:26 INFO  : The application 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_71/Debug/DICE_71.elf' is downloaded to processor 'psu_cortexa53_0'.
14:25:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado18/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A" && level==0} -index 0
fpga -file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
loadhw -hw C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
source C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
rst -processor
dow C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/DICE_71/Debug/DICE_71.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:25:26 INFO  : 'con' command is executed.
14:25:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 98469A"} -index 1
con
----------------End of Script----------------

14:25:26 INFO  : Launch script is exported to file 'C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dice_71.elf_on_local.tcl'
