{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "# Set the environment variables for XRT\n",
    "xrt_213_path = \"/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt\"\n",
    "\n",
    "os.environ[\"XILINX_XRT\"] = xrt_213_path\n",
    "os.environ[\"LD_LIBRARY_PATH\"] = f\"{xrt_213_path}/lib:\" + os.getenv(\"LD_LIBRARY_PATH\", \"\")\n",
    "os.environ[\"PATH\"] = f\"{xrt_213_path}/bin:\" + os.getenv(\"PATH\", \"\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Version              : 2.13.0\n",
      "Branch               : 2022.1\n",
      "Hash                 : ca4bdf101cd1d698377f5a7113d8583f709c2143\n",
      "Hash Date            : 2025-02-27 06:03:19\n",
      "XOCL                 : 2.18.179, 3ade2e671e5ab463400813fc2846c57edf82bb10\n",
      "XCLMGMT              : 2.18.179, 3ade2e671e5ab463400813fc2846c57edf82bb10\n"
     ]
    }
   ],
   "source": [
    "!xbutil --version"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.models import Sequential\n",
    "from tensorflow.keras.layers import Dense, Activation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/5\n",
      "32/32 [==============================] - 1s 7ms/step - loss: 0.6948 - accuracy: 0.5160\n",
      "Epoch 2/5\n",
      "32/32 [==============================] - 0s 6ms/step - loss: 0.6922 - accuracy: 0.5060\n",
      "Epoch 3/5\n",
      "32/32 [==============================] - 0s 5ms/step - loss: 0.6908 - accuracy: 0.5290\n",
      "Epoch 4/5\n",
      "32/32 [==============================] - 0s 6ms/step - loss: 0.6891 - accuracy: 0.5320\n",
      "Epoch 5/5\n",
      "32/32 [==============================] - 0s 7ms/step - loss: 0.6883 - accuracy: 0.5330\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<keras.callbacks.History at 0x7f14bc7bb8e0>"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from qkeras import QDense, QActivation, quantized_bits, quantized_relu\n",
    "from tensorflow.keras.models import Sequential\n",
    "import numpy as np\n",
    "\n",
    "X = np.random.rand(1000, 10)\n",
    "y = np.random.randint(2, size=(1000, 1))\n",
    "\n",
    "model = Sequential()\n",
    "model.add(\n",
    "    QDense(\n",
    "        64,\n",
    "        input_shape=(10,),\n",
    "        kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "        bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "        kernel_initializer='lecun_uniform'\n",
    "    )\n",
    ")\n",
    "model.add(QActivation(activation=quantized_relu(6)))\n",
    "model.add(\n",
    "    QDense(\n",
    "        32,\n",
    "        kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "        bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "        kernel_initializer='lecun_uniform'\n",
    "    )\n",
    ")\n",
    "model.add(QActivation(activation=quantized_relu(6)))\n",
    "model.add(\n",
    "    QDense(\n",
    "        1,\n",
    "        kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "        bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "        kernel_initializer='lecun_uniform'\n",
    "    )\n",
    ")\n",
    "model.add(Activation('sigmoid'))  # Sigmoid can't be quantized directly (but hls4ml handles it fine)\n",
    "\n",
    "model.compile(optimizer='adam', loss='binary_crossentropy', metrics=['accuracy'])\n",
    "model.fit(X, y, epochs=5, batch_size=32, verbose=1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "09cbb427",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_dense_3_input, layer type: InputLayer, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Layer name: q_dense_3, layer type: QDense, input shapes: [[None, 10]], output shape: [None, 64]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: q_dense_4, layer type: QDense, input shapes: [[None, 64]], output shape: [None, 32]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_5, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 1]\n",
      "Layer name: activation_1, layer type: Activation, input shapes: [[None, 1]], output shape: [None, 1]\n",
      "{'Backend': 'Vitis',\n",
      " 'ClockPeriod': 5,\n",
      " 'IOType': 'io_parallel',\n",
      " 'Model': {'BramFactor': 1000000000,\n",
      "           'Precision': {'default': 'ap_fixed<16,6>'},\n",
      "           'ReuseFactor': 1,\n",
      "           'Strategy': 'Latency',\n",
      "           'TraceOutput': False},\n",
      " 'Part': 'xcu55c-fsvh2892-2L-e',\n",
      " 'ProjectName': 'hls4ml_prj_u55c_new'}\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "import pprint\n",
    "\n",
    "# Generate config\n",
    "config = hls4ml.utils.config_from_keras_model(model, default_precision='ap_fixed<16,6>')\n",
    "\n",
    "# Add U55C-specific settings\n",
    "config['Backend'] = 'Vitis'\n",
    "config['Part'] = 'xcu55c-fsvh2892-2L-e'\n",
    "config['ProjectName'] = 'hls4ml_prj_u55c_new'\n",
    "config['ClockPeriod'] = 5  # You can adjust this if needed\n",
    "config['IOType'] = 'io_parallel'\n",
    "\n",
    "pprint.pprint(config)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_dense_3_input, layer type: InputLayer, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Layer name: q_dense_3, layer type: QDense, input shapes: [[None, 10]], output shape: [None, 64]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: q_dense_4, layer type: QDense, input shapes: [[None, 64]], output shape: [None, 32]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_5, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 1]\n",
      "Layer name: activation_1, layer type: Activation, input shapes: [[None, 1]], output shape: [None, 1]\n",
      "Creating HLS model\n"
     ]
    }
   ],
   "source": [
    "# Convert the model\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(model,\n",
    "                                                       hls_config=config,\n",
    "                                                       io_type='io_parallel',\n",
    "                                                       output_dir='hls4ml_prj_u55c_new',\n",
    "                                                       part='xcu55c-fsvh2892-2L-e',\n",
    "                                                       backend='Vitis',)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/home/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'csl' on host 'gpu2' (Linux_x86_64 version 5.4.0-212-generic) on Wed Apr 16 07:15:27 UTC 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1'.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e \n",
      "INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.464 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)\n",
      "WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)\n",
      "WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)\n",
      "WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface ap_vld' (firmware/myproject.cpp:15:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.09 seconds. CPU system time: 1.24 seconds. Elapsed time: 11.7 seconds; current allocated memory: 471.422 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:38:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:46:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:54:2)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/myproject.cpp:52:14)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/myproject.cpp:48:14)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/myproject.cpp:44:14)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/myproject.cpp:40:14)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/myproject.cpp:36:11)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:114:23)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:99:32)\n",
      "INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)\n",
      "INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)\n",
      "INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)\n",
      "INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:18:32)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:17:32)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/myproject.cpp:52:14) in function 'myproject' completely with a factor of 1 (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/myproject.cpp:48:14) in function 'myproject' completely with a factor of 32 (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/myproject.cpp:44:14) in function 'myproject' completely with a factor of 32 (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/myproject.cpp:40:14) in function 'myproject' completely with a factor of 64 (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/myproject.cpp:36:11) in function 'myproject' completely with a factor of 64 (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (firmware/nnet_utils/nnet_activation.h:114:23) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config10>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:95:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_activation.h:99:32) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config10>' completely with a factor of 1024 (firmware/nnet_utils/nnet_activation.h:95:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 2048 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 640 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(config5::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'layer10_out'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:14:9)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:18:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:36:11)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:40:14)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'layer5_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:44:14)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:48:14)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:52:14)\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'layer10_out' with compact=bit mode in 16-bits (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'q_dense_3_input' with compact=bit mode in 16-bits (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'q_dense_3_input': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 79.3 seconds. CPU system time: 1.56 seconds. Elapsed time: 80.87 seconds; current allocated memory: 473.742 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 473.742 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.27 seconds; current allocated memory: 557.402 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 618.773 MB.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:109:9) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config10>'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...28 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:33:9)...1712 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...575 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.94 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.05 seconds; current allocated memory: 733.992 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.55 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.62 seconds; current allocated memory: 839.781 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config10>' to 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 854.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 855.449 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 856.191 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 856.191 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.14 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 6.83 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.91 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.21 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config10>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config10>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'myproject'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'myproject'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 895.332 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_0': 19 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_0': 19 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.48 seconds; current allocated memory: 920.238 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.14 seconds; current allocated memory: 954.547 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' is 8896 from HDL expression: (1'b0 == ap_block_pp0_stage0)\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.39 seconds; current allocated memory: 997.609 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.15 seconds. CPU system time: 0.28 seconds. Elapsed time: 20.58 seconds; current allocated memory: 1.050 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.072 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s_sigmoid_tabkb' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s' pipeline 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config10>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.076 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/q_dense_3_input' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.080 GB.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config10_s_sigmoid_tabkb' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 15.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 15.27 seconds; current allocated memory: 1.095 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.115 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 274.35 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 185.26 seconds. CPU system time: 3.93 seconds. Elapsed time: 188.88 seconds; current allocated memory: -356.734 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h3m8s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 \n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 07:18:51 2025...\n",
      "INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip\n",
      "INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.99 seconds. CPU system time: 1.85 seconds. Elapsed time: 23.16 seconds; current allocated memory: 7.891 MB.\n",
      "***** EXPORT IP COMPLETED IN 0h0m23s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 204.28 seconds. Total CPU system time: 6.99 seconds. Total elapsed time: 215.2 seconds; peak allocated memory: 1.464 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Wed Apr 16 07:19:02 2025...\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '3.645',\n",
       "  'BestLatency': '9',\n",
       "  'WorstLatency': '9',\n",
       "  'IntervalMin': '1',\n",
       "  'IntervalMax': '1',\n",
       "  'BRAM_18K': '1',\n",
       "  'DSP': '38',\n",
       "  'FF': '10525',\n",
       "  'LUT': '69647',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '4032',\n",
       "  'AvailableDSP': '9024',\n",
       "  'AvailableFF': '2607360',\n",
       "  'AvailableLUT': '1303680',\n",
       "  'AvailableURAM': '960'}}"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False,synth=True,export=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Option Map File Used: '/home/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2022.1 (64-bit)\n",
      "  **** SW Build 3524075 on 2022-04-13-17:42:45\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:\n",
      "\tReports: /home/csl/sky/hls4ml_practice/_x/reports/myproject\n",
      "\tLog files: /home/csl/sky/hls4ml_practice/_x/logs/myproject\n",
      "Running Dispatch Server on port: 37879\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/csl/sky/hls4ml_practice/myproject.xo.compile_summary, at Wed Apr 16 07:19:32 2025\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Apr 16 07:19:32 2025\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/csl/sky/hls4ml_practice/_x/reports/myproject/v++_compile_myproject_guidance.html', at Wed Apr 16 07:19:33 2025\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'\n",
      "INFO: [v++ 74-78] Compiler Version string: 2022.1\n",
      "INFO: [v++ 60-585] Compiling for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1\n",
      "INFO: [v++ 60-242] Creating kernel: 'myproject'\n",
      "\n",
      "===>The following messages were generated while  performing high-level synthesis for kernel: myproject Log file: /home/csl/sky/hls4ml_practice/_x/myproject/myproject/vitis_hls.log :\n",
      "INFO: [v++ 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'\n",
      "INFO: [v++ 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>'\n",
      "INFO: [v++ 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'\n",
      "INFO: [v++ 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>'\n",
      "INFO: [v++ 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'\n",
      "INFO: [v++ 204-61] Pipelining function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config10>'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config10>'\n",
      "INFO: [v++ 204-61] Pipelining function 'myproject'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 153, function 'myproject'\n",
      "INFO: [v++ 200-789] **** Estimated Fmax: 284.51 MHz\n",
      "INFO: [v++ 60-594] Finished kernel compilation\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /home/csl/sky/hls4ml_practice/_x/reports/myproject/system_estimate_myproject.xtxt\n",
      "INFO: [v++ 60-586] Created myproject.xo\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/csl/sky/hls4ml_practice/myproject.xo.compile_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 4m 5s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n"
     ]
    }
   ],
   "source": [
    "!v++ -c -t hw --platform xilinx_u55c_gen3x16_xdma_3_202210_1 -k myproject -o myproject.xo ./hls4ml_prj_u55c_new/firmware/myproject.cpp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "couldn't read file \"design.tcl\": no such file or directory\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 07:25:11 2025...\n",
      "Option Map File Used: '/home/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2022.1 (64-bit)\n",
      "  **** SW Build 3524075 on 2022-04-13-17:42:45\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link\n",
      "\tLog files: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link\n",
      "Running Dispatch Server on port: 35001\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin.link_summary, at Wed Apr 16 07:25:24 2025\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Apr 16 07:25:24 2025\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html', at Wed Apr 16 07:25:26 2025\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'\n",
      "INFO: [v++ 74-78] Compiler Version string: 2022.1\n",
      "INFO: [v++ 60-629] Linking for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1\n",
      "INFO: [v++ 60-1332] Run 'run_link' status: Not started\n",
      "INFO: [v++ 60-1443] [07:25:32] Run run_link: Step system_link: Started\n",
      "INFO: [v++ 60-1453] Command Line: system_link --xo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link\n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Apr 16 07:25:34 2025\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xo_files/myproject_kernel.xo\n",
      "INFO: [SYSTEM_LINK 82-53] Creating IP database /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [07:25:35] build_xd_ip_db started: /home/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/iprepo/xilinx_com_hls_myproject_1_0,myproject -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-37] [07:25:43] build_xd_ip_db finished successfully\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.121 ; gain = 0.000 ; free physical = 27104 ; free virtual = 60140\n",
      "INFO: [SYSTEM_LINK 82-51] Create system connectivity graph\n",
      "INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [07:25:44] cfgen started: /home/Xilinx/Vitis/2022.1/bin/cfgen -dmclkid 0 -r /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [CFGEN 83-0] Kernel Specs: \n",
      "INFO: [CFGEN 83-0]   kernel: myproject, num: 1  {myproject_1}\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument myproject_1.q_dense_3_input to HBM[0]\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument myproject_1.layer10_out to HBM[0]\n",
      "INFO: [SYSTEM_LINK 82-37] [07:25:54] cfgen finished successfully\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2269.121 ; gain = 0.000 ; free physical = 27106 ; free virtual = 60142\n",
      "INFO: [SYSTEM_LINK 82-52] Create top-level block diagram\n",
      "INFO: [SYSTEM_LINK 82-38] [07:25:54] cf2bd started: /home/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.xsd --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --target_bd ulp.bd\n",
      "INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml\n",
      "INFO: [CF2BD 82-28] cf2xd finished successfully\n",
      "INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.xsd\n",
      "INFO: [CF2BD 82-28] cf_xsd finished successfully\n",
      "INFO: [SYSTEM_LINK 82-37] [07:25:59] cf2bd finished successfully\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.121 ; gain = 0.000 ; free physical = 27101 ; free virtual = 60141\n",
      "INFO: [v++ 60-1441] [07:25:59] Run run_link: Step system_link: Completed\n",
      "Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 27148 ; free virtual = 60184\n",
      "INFO: [v++ 60-1443] [07:25:59] Run run_link: Step cf2sw: Started\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/sdsl.dat -rtd /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/cf2sw.rtd -nofilter /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/cf2sw_full.rtd -xclbin /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.xml -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.1.xml\n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [07:26:06] Run run_link: Step cf2sw: Completed\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 27167 ; free virtual = 60201\n",
      "INFO: [v++ 60-1443] [07:26:06] Run run_link: Step rtd2_system_diagram: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram\n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [07:26:06] Run run_link: Step rtd2_system_diagram: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 27137 ; free virtual = 60172\n",
      "INFO: [v++ 60-1443] [07:26:06] Run run_link: Step vpl: Started\n",
      "INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 --remote_ip_cache /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/.ipcache --user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --log_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link --report_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link --config /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/vplConfig.ini -k /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link --no-info --iprepo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_1_0 --messageDb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link/vpl.pb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/dr.bd.tcl\n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "\n",
      "****** vpl v2022.1 (64-bit)\n",
      "  **** SW Build 3524075 on 2022-04-13-17:42:45\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [VPL 60-839] Read in kernel information from file '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/kernel_info.dat'.\n",
      "INFO: [VPL 74-78] Compiler Version string: 2022.1\n",
      "INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1\n",
      "INFO: [VPL 60-1032] Extracting hardware platform to /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform\n",
      "[07:26:24] Run vpl: Step create_project: Started\n",
      "Creating Vivado project.\n",
      "[07:26:29] Run vpl: Step create_project: Completed\n",
      "[07:26:29] Run vpl: Step create_bd: Started\n",
      "[07:27:03] Run vpl: Step create_bd: Completed\n",
      "[07:27:03] Run vpl: Step update_bd: Started\n",
      "[07:27:04] Run vpl: Step update_bd: Completed\n",
      "[07:27:04] Run vpl: Step generate_target: Started\n",
      "[07:27:50] Run vpl: Step generate_target: Completed\n",
      "[07:27:50] Run vpl: Step config_hw_runs: Started\n",
      "[07:28:35] Run vpl: Step config_hw_runs: Completed\n",
      "[07:28:35] Run vpl: Step synth: Started\n",
      "[07:29:06] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.\n",
      "[07:29:36] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.\n",
      "[07:30:07] Block-level synthesis in progress, 6 of 134 jobs complete, 2 jobs running.\n",
      "[07:30:37] Block-level synthesis in progress, 9 of 134 jobs complete, 6 jobs running.\n",
      "[07:31:07] Block-level synthesis in progress, 9 of 134 jobs complete, 8 jobs running.\n",
      "[07:31:37] Block-level synthesis in progress, 14 of 134 jobs complete, 3 jobs running.\n",
      "[07:32:07] Block-level synthesis in progress, 16 of 134 jobs complete, 7 jobs running.\n",
      "[07:32:37] Block-level synthesis in progress, 17 of 134 jobs complete, 7 jobs running.\n",
      "[07:33:08] Block-level synthesis in progress, 20 of 134 jobs complete, 6 jobs running.\n",
      "[07:33:38] Block-level synthesis in progress, 24 of 134 jobs complete, 7 jobs running.\n",
      "[07:34:08] Block-level synthesis in progress, 29 of 134 jobs complete, 6 jobs running.\n",
      "[07:34:38] Block-level synthesis in progress, 34 of 134 jobs complete, 4 jobs running.\n",
      "[07:35:08] Block-level synthesis in progress, 39 of 134 jobs complete, 4 jobs running.\n",
      "[07:35:39] Block-level synthesis in progress, 41 of 134 jobs complete, 6 jobs running.\n",
      "[07:36:09] Block-level synthesis in progress, 45 of 134 jobs complete, 5 jobs running.\n",
      "[07:36:39] Block-level synthesis in progress, 56 of 134 jobs complete, 2 jobs running.\n",
      "[07:37:09] Block-level synthesis in progress, 62 of 134 jobs complete, 6 jobs running.\n",
      "[07:37:39] Block-level synthesis in progress, 63 of 134 jobs complete, 8 jobs running.\n",
      "[07:38:10] Block-level synthesis in progress, 68 of 134 jobs complete, 4 jobs running.\n",
      "[07:38:40] Block-level synthesis in progress, 73 of 134 jobs complete, 4 jobs running.\n",
      "[07:39:10] Block-level synthesis in progress, 78 of 134 jobs complete, 4 jobs running.\n",
      "[07:39:40] Block-level synthesis in progress, 86 of 134 jobs complete, 3 jobs running.\n",
      "[07:40:11] Block-level synthesis in progress, 92 of 134 jobs complete, 6 jobs running.\n",
      "[07:40:41] Block-level synthesis in progress, 93 of 134 jobs complete, 8 jobs running.\n",
      "[07:41:11] Block-level synthesis in progress, 95 of 134 jobs complete, 7 jobs running.\n",
      "[07:41:42] Block-level synthesis in progress, 99 of 134 jobs complete, 7 jobs running.\n",
      "[07:42:12] Block-level synthesis in progress, 101 of 134 jobs complete, 7 jobs running.\n",
      "[07:42:42] Block-level synthesis in progress, 103 of 134 jobs complete, 6 jobs running.\n",
      "[07:43:13] Block-level synthesis in progress, 107 of 134 jobs complete, 7 jobs running.\n",
      "[07:43:43] Block-level synthesis in progress, 109 of 134 jobs complete, 7 jobs running.\n",
      "[07:44:13] Block-level synthesis in progress, 112 of 134 jobs complete, 5 jobs running.\n",
      "[07:44:44] Block-level synthesis in progress, 116 of 134 jobs complete, 6 jobs running.\n",
      "[07:45:14] Block-level synthesis in progress, 121 of 134 jobs complete, 4 jobs running.\n",
      "[07:45:44] Block-level synthesis in progress, 123 of 134 jobs complete, 7 jobs running.\n",
      "[07:46:15] Block-level synthesis in progress, 124 of 134 jobs complete, 7 jobs running.\n",
      "[07:46:45] Block-level synthesis in progress, 128 of 134 jobs complete, 3 jobs running.\n",
      "[07:47:15] Block-level synthesis in progress, 132 of 134 jobs complete, 1 job running.\n",
      "[07:47:46] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.\n",
      "[07:48:16] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.\n",
      "[07:48:46] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.\n",
      "[07:49:17] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.\n",
      "[07:49:47] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.\n",
      "[07:50:18] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.\n",
      "[07:50:48] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.\n",
      "[07:51:18] Block-level synthesis in progress, 134 of 134 jobs complete, 0 jobs running.\n",
      "[07:51:49] Top-level synthesis in progress.\n",
      "[07:52:19] Top-level synthesis in progress.\n",
      "[07:52:59] Run vpl: Step synth: Completed\n",
      "[07:52:59] Run vpl: Step impl: Started\n",
      "[08:03:08] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 36m 59s \n",
      "\n",
      "[08:03:08] Starting logic optimization..\n",
      "[08:04:09] Phase 1 Retarget\n",
      "[08:04:39] Phase 2 Constant propagation\n",
      "[08:04:39] Phase 3 Sweep\n",
      "[08:05:09] Phase 4 BUFG optimization\n",
      "[08:05:40] Phase 5 Shift Register Optimization\n",
      "[08:05:40] Phase 6 Post Processing Netlist\n",
      "[08:07:41] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 33s \n",
      "\n",
      "[08:07:41] Starting logic placement..\n",
      "[08:08:12] Phase 1 Placer Initialization\n",
      "[08:08:12] Phase 1.1 Placer Initialization Netlist Sorting\n",
      "[08:11:45] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "[08:12:15] Phase 1.3 Build Placer Netlist Model\n",
      "[08:14:17] Phase 1.4 Constrain Clocks/Macros\n",
      "[08:15:18] Phase 2 Global Placement\n",
      "[08:15:18] Phase 2.1 Floorplanning\n",
      "[08:16:18] Phase 2.1.1 Partition Driven Placement\n",
      "[08:16:18] Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "[08:16:19] Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "[08:17:50] Phase 2.1.1.3 PBP: Compute Congestion\n",
      "[08:17:50] Phase 2.1.1.4 PBP: UpdateTiming\n",
      "[08:17:50] Phase 2.1.1.5 PBP: Add part constraints\n",
      "[08:18:20] Phase 2.2 Physical Synthesis After Floorplan\n",
      "[08:18:51] Phase 2.3 Update Timing before SLR Path Opt\n",
      "[08:18:51] Phase 2.4 Post-Processing in Floorplanning\n",
      "[08:18:51] Phase 2.5 Global Placement Core\n",
      "[08:28:30] Phase 2.5.1 Physical Synthesis In Placer\n",
      "[08:30:02] Phase 3 Detail Placement\n",
      "[08:30:32] Phase 3.1 Commit Multi Column Macros\n",
      "[08:30:32] Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "[08:32:04] Phase 3.3 Small Shape DP\n",
      "[08:32:04] Phase 3.3.1 Small Shape Clustering\n",
      "[08:32:34] Phase 3.3.2 Flow Legalize Slice Clusters\n",
      "[08:32:34] Phase 3.3.3 Slice Area Swap\n",
      "[08:32:34] Phase 3.3.3.1 Slice Area Swap Initial\n",
      "[08:33:35] Phase 3.4 Place Remaining\n",
      "[08:33:35] Phase 3.5 Re-assign LUT pins\n",
      "[08:34:06] Phase 3.6 Pipeline Register Optimization\n",
      "[08:34:06] Phase 3.7 Fast Optimization\n",
      "[08:35:06] Phase 4 Post Placement Optimization and Clean-Up\n",
      "[08:35:06] Phase 4.1 Post Commit Optimization\n",
      "[08:36:07] Phase 4.1.1 Post Placement Optimization\n",
      "[08:36:07] Phase 4.1.1.1 BUFG Insertion\n",
      "[08:36:38] Phase 1 Physical Synthesis Initialization\n",
      "[08:37:08] Phase 4.1.1.2 BUFG Replication\n",
      "[08:37:08] Phase 4.1.1.3 Post Placement Timing Optimization\n",
      "[08:42:13] Phase 4.1.1.4 Replication\n",
      "[08:43:14] Phase 4.2 Post Placement Cleanup\n",
      "[08:43:44] Phase 4.3 Placer Reporting\n",
      "[08:43:44] Phase 4.3.1 Print Estimated Congestion\n",
      "[08:43:44] Phase 4.4 Final Placement Cleanup\n",
      "[08:52:53] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 45m 11s \n",
      "\n",
      "[08:52:53] Starting logic routing..\n",
      "[08:53:54] Phase 1 Build RT Design\n",
      "[08:55:56] Phase 2 Router Initialization\n",
      "[08:55:56] Phase 2.1 Fix Topology Constraints\n",
      "[08:55:56] Phase 2.2 Pre Route Cleanup\n",
      "[08:55:56] Phase 2.3 Global Clock Net Routing\n",
      "[08:56:26] Phase 2.4 Update Timing\n",
      "[08:58:28] Phase 2.5 Update Timing for Bus Skew\n",
      "[08:58:28] Phase 2.5.1 Update Timing\n",
      "[08:58:59] Phase 3 Initial Routing\n",
      "[08:58:59] Phase 3.1 Global Routing\n",
      "[09:00:00] Phase 4 Rip-up And Reroute\n",
      "[09:00:00] Phase 4.1 Global Iteration 0\n",
      "[09:07:37] Phase 4.2 Global Iteration 1\n",
      "[09:10:40] Phase 4.3 Global Iteration 2\n",
      "[09:13:42] Phase 4.4 Global Iteration 3\n",
      "[09:16:45] Phase 4.5 Global Iteration 4\n",
      "[09:20:49] Phase 5 Delay and Skew Optimization\n",
      "[09:20:49] Phase 5.1 Delay CleanUp\n",
      "[09:20:49] Phase 5.1.1 Update Timing\n",
      "[09:21:19] Phase 5.1.2 Update Timing\n",
      "[09:21:50] Phase 5.2 Clock Skew Optimization\n",
      "[09:22:20] Phase 6 Post Hold Fix\n",
      "[09:22:20] Phase 6.1 Hold Fix Iter\n",
      "[09:22:20] Phase 6.1.1 Update Timing\n",
      "[09:22:51] Phase 7 Leaf Clock Prog Delay Opt\n",
      "[09:24:22] Phase 7.1 Delay CleanUp\n",
      "[09:24:22] Phase 7.1.1 Update Timing\n",
      "[09:25:23] Phase 7.1.2 Update Timing\n",
      "[09:25:54] Phase 7.2 Hold Fix Iter\n",
      "[09:25:54] Phase 7.2.1 Update Timing\n",
      "[09:27:25] Phase 8 Route finalize\n",
      "[09:27:55] Phase 9 Verifying routed nets\n",
      "[09:27:55] Phase 10 Depositing Routes\n",
      "[09:28:26] Phase 11 Resolve XTalk\n",
      "[09:28:26] Phase 12 Post Router Timing\n",
      "[09:29:27] Phase 13 Physical Synthesis in Router\n",
      "[09:29:27] Phase 13.1 Physical Synthesis Initialization\n",
      "[09:30:28] Phase 13.2 Critical Path Optimization\n",
      "[09:30:58] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 38m 05s \n",
      "\n",
      "[09:30:58] Starting bitstream generation..\n",
      "[09:40:07] Creating bitmap...\n",
      "[09:45:11] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...\n",
      "[09:45:11] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 14m 13s \n",
      "[09:46:08] Run vpl: Step impl: Completed\n",
      "[09:46:08] Run vpl: FINISHED. Run Status: impl Complete!\n",
      "INFO: [v++ 60-1441] [09:46:09] Run run_link: Step vpl: Completed\n",
      "Time (s): cpu = 00:01:49 ; elapsed = 02:20:03 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26445 ; free virtual = 57512\n",
      "INFO: [v++ 60-1443] [09:46:09] Run run_link: Step rtdgen: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtdgen\n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin\n",
      "INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 290\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -a /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/address_map.xml -sdsl /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/sdsl.dat -xclbin /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.rtd -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml\n",
      "INFO: [v++ 60-1652] Cf2sw returned exit code: 0\n",
      "INFO: [v++ 60-1441] [09:46:14] Run run_link: Step rtdgen: Completed\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26428 ; free virtual = 57495\n",
      "INFO: [v++ 60-1443] [09:46:14] Run run_link: Step xclbinutil: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "XRT Build Version: 2.13.0 (2022.1)\n",
      "       Build Date: 2025-02-27 06:03:19\n",
      "          Hash ID: ca4bdf101cd1d698377f5a7113d8583f709c2143\n",
      "Creating a default 'in-memory' xclbin image.\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully added.\n",
      "Size   : 46133854 bytes\n",
      "Format : RAW\n",
      "File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/partial.bit'\n",
      "\n",
      "Section: 'MEM_TOPOLOGY'(6) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'mem_topology'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "\n",
      "Section: 'CONNECTIVITY'(7) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'connectivity'\n",
      "\n",
      "Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.\n",
      "Size   : 410 bytes\n",
      "Format : JSON\n",
      "File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_xml.rtd'\n",
      "\n",
      "Section: 'BUILD_METADATA'(14) was successfully added.\n",
      "Size   : 1861 bytes\n",
      "Format : JSON\n",
      "File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_build.rtd'\n",
      "\n",
      "Section: 'EMBEDDED_METADATA'(2) was successfully added.\n",
      "Size   : 18915 bytes\n",
      "Format : RAW\n",
      "File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml'\n",
      "\n",
      "Section: 'SYSTEM_METADATA'(22) was successfully added.\n",
      "Size   : 18678 bytes\n",
      "Format : RAW\n",
      "File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json'\n",
      "\n",
      "Section: 'PARTITION_METADATA'(20) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'partition_metadata'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "Successfully wrote (46200079 bytes) to the output file: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin\n",
      "Leaving xclbinutil.\n",
      "INFO: [v++ 60-1441] [09:46:15] Run run_link: Step xclbinutil: Completed\n",
      "Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26380 ; free virtual = 57491\n",
      "INFO: [v++ 60-1443] [09:46:15] Run run_link: Step xclbinutilinfo: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin.info --input /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [09:46:16] Run run_link: Step xclbinutilinfo: Completed\n",
      "Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:01 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26361 ; free virtual = 57472\n",
      "INFO: [v++ 60-1443] [09:46:16] Run run_link: Step generate_sc_driver: Started\n",
      "INFO: [v++ 60-1453] Command Line: \n",
      "INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [09:46:16] Run run_link: Step generate_sc_driver: Completed\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26361 ; free virtual = 57472\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt\n",
      "INFO: [v++ 60-586] Created /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.ltx\n",
      "INFO: [v++ 60-586] Created myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html\n",
      "\tTiming Report: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt\n",
      "\tVivado Log: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link/vivado.log\n",
      "\tSteps Log File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin.link_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 2h 21m 2s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.backends.VitisBackend.make_xclbin(hls_model, hls_model, 'xilinx_u55c_gen3x16_xdma_3_202210_1')"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "hls4ml-u55c",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
