# Reading pref.tcl
# do Registro_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos\ Individuales/Registro {D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:16:32 on Nov 21,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro" D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:16:32 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos\ Individuales/Registro {D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:16:33 on Nov 21,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro" D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register_tb.sv 
# -- Compiling module register_tb
# ** Error: D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register_tb.sv(17): (vlog-2110) Illegal reference to net "WD3".
# ** Error: D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register_tb.sv(17): (vlog-2110) Illegal reference to net "rd".
# ** Error: D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register_tb.sv(20): (vlog-2110) Illegal reference to net "rm".
# ** Error: D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register_tb.sv(20): (vlog-2110) Illegal reference to net "rn".
# ** Error: D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos Individuales/Registro/register_tb.sv(21): (vlog-2110) Illegal reference to net "WD3".
# End time: 20:16:33 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Registro_run_msim_rtl_verilog.do line 10
# D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/Users/Mariano/Documents/GitHub/TallerDigitales/Proyecto/Modulos\ Individuales/Registro {D:/Users/Mariano/Documents/GitH..."
