{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733756179196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733756179196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 21:56:19 2024 " "Processing started: Mon Dec 09 21:56:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733756179196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733756179196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06_ban1_code -c lab06_ban1_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab06_ban1_code -c lab06_ban1_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733756179196 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733756179392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "../DA_CK/DA_optimate/Lab4/Shift_Register.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(21) " "Verilog HDL warning at RegisterFile.v(21): extended using \"x\" or \"z\"" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756179419 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(22) " "Verilog HDL warning at RegisterFile.v(22): extended using \"x\" or \"z\"" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756179419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/register4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/register4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bit " "Found entity 1: Register4Bit" {  } { { "../DA_CK/DA_optimate/Lab4/Register4Bit.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Register4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/one_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/one_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter_tb " "Found entity 1: One_Counter_tb" {  } { { "../DA_CK/DA_optimate/Lab4/One_Counter_tb.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/One_Counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/one_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/one_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter " "Found entity 1: One_Counter" {  } { { "../DA_CK/DA_optimate/Lab4/One_Counter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/One_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/giaithua.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/giaithua.v" { { "Info" "ISGN_ENTITY_NAME" "1 giaithua " "Found entity 1: giaithua" {  } { { "../DA_CK/DA_optimate/Lab4/giaithua.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/giaithua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "../DA_CK/DA_optimate/Lab4/Control_Unit_tb.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Control_Unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../DA_CK/DA_optimate/Lab4/Control_Unit.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179428 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/Xor.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Xor.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756179429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/xor.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179429 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Or " "Entity \"Or\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/Or.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Or.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756179430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/or.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "../DA_CK/DA_optimate/Lab3/mux16_1.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../DA_CK/DA_optimate/Lab3/mux4_1.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../DA_CK/DA_optimate/Lab3/Multiplier.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../DA_CK/DA_optimate/Lab3/LED.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/fullsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/fullsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtracter " "Found entity 1: FullSubtracter" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../DA_CK/DA_optimate/Lab3/comp.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "leda ledA bcd_to_led.v(10) " "Verilog HDL Declaration information at bcd_to_led.v(10): object \"leda\" differs only in case from object \"ledA\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledb ledB bcd_to_led.v(11) " "Verilog HDL Declaration information at bcd_to_led.v(11): object \"ledb\" differs only in case from object \"ledB\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/bcd_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/bcd_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led " "Found entity 1: bcd_to_led" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179441 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And2 " "Entity \"And2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/And2.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/And2.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756179442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/and2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179443 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/And.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/And.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756179443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/and.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "comp Comp ALU.v(11) " "Verilog HDL Declaration information at ALU.v(11): object \"comp\" differs only in case from object \"Comp\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decre Decre ALU.v(15) " "Verilog HDL Declaration information at ALU.v(15): object \"decre\" differs only in case from object \"Decre\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add Add ALU.v(16) " "Verilog HDL Declaration information at ALU.v(16): object \"add\" differs only in case from object \"Add\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub Sub ALU.v(17) " "Verilog HDL Declaration information at ALU.v(17): object \"sub\" differs only in case from object \"Sub\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre Incre ALU.v(18) " "Verilog HDL Declaration information at ALU.v(18): object \"incre\" differs only in case from object \"Incre\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul Mul ALU.v(21) " "Verilog HDL Declaration information at ALU.v(21): object \"mul\" differs only in case from object \"Mul\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756179444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/CE118/Lab06/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/CE118/Lab06/zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state.v(6) " "Verilog HDL warning at tri_state.v(6): extended using \"x\" or \"z\"" {  } { { "tri_state.v" "" { Text "C:/CE118/Lab06/tri_state.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756179449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "tri_state.v" "" { Text "C:/CE118/Lab06/tri_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_reg " "Found entity 1: Shift_reg" {  } { { "Shift_reg.v" "" { Text "C:/CE118/Lab06/Shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(21) " "Verilog HDL warning at register_file.v(21): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756179454 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(22) " "Verilog HDL warning at register_file.v(22): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756179454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_op.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_op " "Found entity 1: Control_Unit_op" {  } { { "Control_Unit_op.v" "" { Text "C:/CE118/Lab06/Control_Unit_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756179456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullSubtracter.v(37) " "Verilog HDL Implicit Net warning at FullSubtracter.v(37): created implicit net for \"co8\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullSubtracter.v(40) " "Verilog HDL Implicit Net warning at FullSubtracter.v(40): created implicit net for \"co9\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullSubtracter.v(43) " "Verilog HDL Implicit Net warning at FullSubtracter.v(43): created implicit net for \"co10\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullSubtracter.v(46) " "Verilog HDL Implicit Net warning at FullSubtracter.v(46): created implicit net for \"co11\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullSubtracter.v(49) " "Verilog HDL Implicit Net warning at FullSubtracter.v(49): created implicit net for \"co12\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullSubtracter.v(52) " "Verilog HDL Implicit Net warning at FullSubtracter.v(52): created implicit net for \"co13\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullSubtracter.v(55) " "Verilog HDL Implicit Net warning at FullSubtracter.v(55): created implicit net for \"co14\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullSubtracter.v(58) " "Verilog HDL Implicit Net warning at FullSubtracter.v(58): created implicit net for \"co15\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullAdder.v(34) " "Verilog HDL Implicit Net warning at FullAdder.v(34): created implicit net for \"co8\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullAdder.v(37) " "Verilog HDL Implicit Net warning at FullAdder.v(37): created implicit net for \"co9\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullAdder.v(40) " "Verilog HDL Implicit Net warning at FullAdder.v(40): created implicit net for \"co10\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullAdder.v(43) " "Verilog HDL Implicit Net warning at FullAdder.v(43): created implicit net for \"co11\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullAdder.v(46) " "Verilog HDL Implicit Net warning at FullAdder.v(46): created implicit net for \"co12\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullAdder.v(49) " "Verilog HDL Implicit Net warning at FullAdder.v(49): created implicit net for \"co13\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullAdder.v(52) " "Verilog HDL Implicit Net warning at FullAdder.v(52): created implicit net for \"co14\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullAdder.v(55) " "Verilog HDL Implicit Net warning at FullAdder.v(55): created implicit net for \"co15\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756179457 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_led.v(23) " "Verilog HDL Instantiation warning at bcd_to_led.v(23): instance has no name" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1733756179458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Path " "Elaborating entity \"Data_Path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733756179482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:mux " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:mux\"" {  } { { "Data_Path.v" "mux" { Text "C:/CE118/Lab06/Data_Path.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733756179490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:Reg " "Elaborating entity \"register_file\" for hierarchy \"register_file:Reg\"" {  } { { "Data_Path.v" "Reg" { Text "C:/CE118/Lab06/Data_Path.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733756179492 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "register_file.v(21) " "Verilog HDL or VHDL warning at the register_file.v(21): index expression is not wide enough to address all of the elements in the array" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1733756179494 "|register_file"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "register_file.v(22) " "Verilog HDL or VHDL warning at the register_file.v(22): index expression is not wide enough to address all of the elements in the array" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 22 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1733756179494 "|register_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 register_file.v(27) " "Verilog HDL assignment warning at register_file.v(27): truncated value with size 16 to match size of target (4)" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733756179494 "|register_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 register_file.v(30) " "Verilog HDL assignment warning at register_file.v(30): truncated value with size 16 to match size of target (4)" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733756179494 "|register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Data_Path.v" "alu" { Text "C:/CE118/Lab06/Data_Path.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733756179497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(14) " "Verilog HDL assignment warning at alu.v(14): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733756179498 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733756179498 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_reg Shift_reg:shift " "Elaborating entity \"Shift_reg\" for hierarchy \"Shift_reg:shift\"" {  } { { "Data_Path.v" "shift" { Text "C:/CE118/Lab06/Data_Path.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733756179499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state tri_state:tri_state " "Elaborating entity \"tri_state\" for hierarchy \"tri_state:tri_state\"" {  } { { "Data_Path.v" "tri_state" { Text "C:/CE118/Lab06/Data_Path.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733756179500 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[0\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[0\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[1\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[1\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[2\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[2\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[3\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[3\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[4\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[4\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[5\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[5\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[6\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[6\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[7\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[7\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[8\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[8\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[9\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[9\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[10\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[10\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[11\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[11\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[12\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[12\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[13\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[13\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[14\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[14\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDB\[15\] " "Converted tri-state buffer \"register_file:Reg\|RDB\[15\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[0\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[0\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[1\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[1\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[2\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[2\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[3\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[3\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[4\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[4\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[5\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[5\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[6\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[6\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[7\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[7\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[8\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[8\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[9\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[9\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[10\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[10\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[11\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[11\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[12\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[12\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[13\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[13\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[14\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[14\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:Reg\|RDA\[15\] " "Converted tri-state buffer \"register_file:Reg\|RDA\[15\]\" feeding internal logic into a wire" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733756179547 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733756179547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/Lab06/output_files/lab06_ban1_code.map.smsg " "Generated suppressed messages file C:/CE118/Lab06/output_files/lab06_ban1_code.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733756179935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733756180056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[4\] " "No output dependent on input pin \"DataIn\[4\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[5\] " "No output dependent on input pin \"DataIn\[5\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[6\] " "No output dependent on input pin \"DataIn\[6\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[7\] " "No output dependent on input pin \"DataIn\[7\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[8\] " "No output dependent on input pin \"DataIn\[8\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[9\] " "No output dependent on input pin \"DataIn\[9\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[10\] " "No output dependent on input pin \"DataIn\[10\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[11\] " "No output dependent on input pin \"DataIn\[11\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[12\] " "No output dependent on input pin \"DataIn\[12\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[13\] " "No output dependent on input pin \"DataIn\[13\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[14\] " "No output dependent on input pin \"DataIn\[14\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[15\] " "No output dependent on input pin \"DataIn\[15\]\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|DataIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REA " "No output dependent on input pin \"REA\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|REA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REB " "No output dependent on input pin \"REB\"" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756180081 "|Data_Path|REB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733756180081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733756180081 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733756180081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733756180081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733756180081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733756180100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 21:56:20 2024 " "Processing ended: Mon Dec 09 21:56:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733756180100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733756180100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733756180100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733756180100 ""}
