# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 20
attribute \top 1
attribute \src "dut.sv:1.1-28.10"
module \gate
  attribute \src "dut.sv:2.5-2.8"
  wire width 32 input 1 signed \off
  attribute \src "dut.sv:2.10-2.14"
  wire width 32 output 2 signed \fib0
  attribute \src "dut.sv:2.16-2.20"
  wire width 32 output 3 signed \fib1
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \init 0
  wire width 32 \unused
  attribute \nosync 1
  attribute \src "dut.sv:26.18-26.35"
  wire width 32 \fib_wrap$func$dut.sv:26$12.o
  attribute \nosync 1
  attribute \src "dut.sv:25.18-25.35"
  wire width 32 \fib_wrap$func$dut.sv:25$3.o
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$expression.cpp:1995:import_operation$18
  cell $add $add$dut.sv:16$19
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \off
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y { $auto$expression.cpp:1995:import_operation$18 [63:32] \fib1 }
  end
  connect $auto$expression.cpp:1995:import_operation$18 [31:0] \fib1
  connect \fib_wrap$func$dut.sv:25$3.o 32'x
  connect \fib_wrap$func$dut.sv:26$12.o 32'x
  connect \fib0 \off
end
