

================================================================
== Vivado HLS Report for 'pool_hw'
================================================================
* Date:           Wed Jan 20 17:37:36 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalpool_hls
* Solution:       channel_pip
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.685 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      238|     7072| 2.380 us | 70.720 us |  238|  7072|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      112|     6832|  2 ~ 122 |          -|          -|    56|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cifm_counter_5 = alloca i32"   --->   Operation 8 'alloca' 'cifm_counter_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cofm_counter_5 = alloca i32"   --->   Operation 9 'alloca' 'cofm_counter_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ifm_buff0_0 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 10 'alloca' 'ifm_buff0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ifm_buff0_1 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 11 'alloca' 'ifm_buff0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ifm_buff0_2 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 12 'alloca' 'ifm_buff0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ifm_buff0_3 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 13 'alloca' 'ifm_buff0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ifm_buff0_4 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 14 'alloca' 'ifm_buff0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ifm_buff0_5 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 15 'alloca' 'ifm_buff0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ifm_buff0_6 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 16 'alloca' 'ifm_buff0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ifm_buff0_7 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 17 'alloca' 'ifm_buff0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ifm_buff0_8 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 18 'alloca' 'ifm_buff0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ifm_buff0_9 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 19 'alloca' 'ifm_buff0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ifm_buff0_10 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 20 'alloca' 'ifm_buff0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ifm_buff0_11 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 21 'alloca' 'ifm_buff0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ifm_buff0_12 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 22 'alloca' 'ifm_buff0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ifm_buff0_13 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 23 'alloca' 'ifm_buff0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ifm_buff0_14 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 24 'alloca' 'ifm_buff0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ifm_buff0_15 = alloca [58 x float], align 4" [finalpool.cpp:256]   --->   Operation 25 'alloca' 'ifm_buff0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ifm_buff1_0 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 26 'alloca' 'ifm_buff1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ifm_buff1_1 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 27 'alloca' 'ifm_buff1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ifm_buff1_2 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 28 'alloca' 'ifm_buff1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ifm_buff1_3 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 29 'alloca' 'ifm_buff1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ifm_buff1_4 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 30 'alloca' 'ifm_buff1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ifm_buff1_5 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 31 'alloca' 'ifm_buff1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ifm_buff1_6 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 32 'alloca' 'ifm_buff1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ifm_buff1_7 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 33 'alloca' 'ifm_buff1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ifm_buff1_8 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 34 'alloca' 'ifm_buff1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ifm_buff1_9 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 35 'alloca' 'ifm_buff1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ifm_buff1_10 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 36 'alloca' 'ifm_buff1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ifm_buff1_11 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 37 'alloca' 'ifm_buff1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ifm_buff1_12 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 38 'alloca' 'ifm_buff1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ifm_buff1_13 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 39 'alloca' 'ifm_buff1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ifm_buff1_14 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 40 'alloca' 'ifm_buff1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ifm_buff1_15 = alloca [58 x float], align 4" [finalpool.cpp:258]   --->   Operation 41 'alloca' 'ifm_buff1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ifm_buff2_0 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 42 'alloca' 'ifm_buff2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ifm_buff2_1 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 43 'alloca' 'ifm_buff2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ifm_buff2_2 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 44 'alloca' 'ifm_buff2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ifm_buff2_3 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 45 'alloca' 'ifm_buff2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ifm_buff2_4 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 46 'alloca' 'ifm_buff2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ifm_buff2_5 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 47 'alloca' 'ifm_buff2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ifm_buff2_6 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 48 'alloca' 'ifm_buff2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ifm_buff2_7 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 49 'alloca' 'ifm_buff2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ifm_buff2_8 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 50 'alloca' 'ifm_buff2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ifm_buff2_9 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 51 'alloca' 'ifm_buff2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ifm_buff2_10 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 52 'alloca' 'ifm_buff2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ifm_buff2_11 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 53 'alloca' 'ifm_buff2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ifm_buff2_12 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 54 'alloca' 'ifm_buff2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ifm_buff2_13 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 55 'alloca' 'ifm_buff2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ifm_buff2_14 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 56 'alloca' 'ifm_buff2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ifm_buff2_15 = alloca [58 x float], align 4" [finalpool.cpp:260]   --->   Operation 57 'alloca' 'ifm_buff2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ofm_buff0_0 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 58 'alloca' 'ofm_buff0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ofm_buff0_1 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 59 'alloca' 'ofm_buff0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ofm_buff0_2 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 60 'alloca' 'ofm_buff0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ofm_buff0_3 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 61 'alloca' 'ofm_buff0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ofm_buff0_4 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 62 'alloca' 'ofm_buff0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ofm_buff0_5 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 63 'alloca' 'ofm_buff0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ofm_buff0_6 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 64 'alloca' 'ofm_buff0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ofm_buff0_7 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 65 'alloca' 'ofm_buff0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ofm_buff0_8 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 66 'alloca' 'ofm_buff0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ofm_buff0_9 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 67 'alloca' 'ofm_buff0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ofm_buff0_10 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 68 'alloca' 'ofm_buff0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ofm_buff0_11 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 69 'alloca' 'ofm_buff0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ofm_buff0_12 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 70 'alloca' 'ofm_buff0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ofm_buff0_13 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 71 'alloca' 'ofm_buff0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ofm_buff0_14 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 72 'alloca' 'ofm_buff0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ofm_buff0_15 = alloca [56 x float], align 4" [finalpool.cpp:271]   --->   Operation 73 'alloca' 'ofm_buff0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ofm_buff1_0 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 74 'alloca' 'ofm_buff1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ofm_buff1_1 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 75 'alloca' 'ofm_buff1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%ofm_buff1_2 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 76 'alloca' 'ofm_buff1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ofm_buff1_3 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 77 'alloca' 'ofm_buff1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ofm_buff1_4 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 78 'alloca' 'ofm_buff1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ofm_buff1_5 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 79 'alloca' 'ofm_buff1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ofm_buff1_6 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 80 'alloca' 'ofm_buff1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ofm_buff1_7 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 81 'alloca' 'ofm_buff1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%ofm_buff1_8 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 82 'alloca' 'ofm_buff1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ofm_buff1_9 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 83 'alloca' 'ofm_buff1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ofm_buff1_10 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 84 'alloca' 'ofm_buff1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ofm_buff1_11 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 85 'alloca' 'ofm_buff1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ofm_buff1_12 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 86 'alloca' 'ofm_buff1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%ofm_buff1_13 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 87 'alloca' 'ofm_buff1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ofm_buff1_14 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 88 'alloca' 'ofm_buff1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ofm_buff1_15 = alloca [56 x float], align 4" [finalpool.cpp:272]   --->   Operation 89 'alloca' 'ofm_buff1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.95ns)   --->   "store i32 0, i32* %cofm_counter_5" [finalpool.cpp:297]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.95>
ST_1 : Operation 91 [1/1] (1.95ns)   --->   "store i32 116, i32* %cifm_counter_5" [finalpool.cpp:297]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.95>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "call fastcc void @load_cifm_data(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15)" [finalpool.cpp:289]   --->   Operation 92 'call' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %tran_wgt), !map !36"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %cofm), !map !85"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %cifm), !map !134"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @pool_hw_str) nounwind"   --->   Operation 96 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cifm, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [finalpool.cpp:248]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cofm, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [finalpool.cpp:248]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %tran_wgt, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [finalpool.cpp:248]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @load_cifm_data(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15)" [finalpool.cpp:289]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [1/1] (1.76ns)   --->   "br label %1" [finalpool.cpp:297]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%rotate_counter_0 = phi i16 [ 0, %0 ], [ %select_ln351, %._crit_edge ]" [finalpool.cpp:351]   --->   Operation 102 'phi' 'rotate_counter_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%row_0 = phi i6 [ 0, %0 ], [ %row, %._crit_edge ]"   --->   Operation 103 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.42ns)   --->   "%icmp_ln297 = icmp eq i6 %row_0, -8" [finalpool.cpp:297]   --->   Operation 104 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 105 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.42ns)   --->   "%icmp_ln303 = icmp ne i6 %row_0, -9" [finalpool.cpp:303]   --->   Operation 106 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.82ns)   --->   "%row = add i6 %row_0, 1" [finalpool.cpp:297]   --->   Operation 107 'add' 'row' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln297, label %12, label %2" [finalpool.cpp:297]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (2.42ns)   --->   "%icmp_ln301 = icmp eq i16 %rotate_counter_0, 0" [finalpool.cpp:301]   --->   Operation 109 'icmp' 'icmp_ln301' <Predicate = (!icmp_ln297)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln301, label %3, label %4" [finalpool.cpp:301]   --->   Operation 110 'br' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.42ns)   --->   "%icmp_ln312 = icmp eq i16 %rotate_counter_0, 1" [finalpool.cpp:312]   --->   Operation 111 'icmp' 'icmp_ln312' <Predicate = (!icmp_ln297 & !icmp_ln301)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln312, label %5, label %6" [finalpool.cpp:312]   --->   Operation 112 'br' <Predicate = (!icmp_ln297 & !icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.42ns)   --->   "%icmp_ln321 = icmp eq i16 %rotate_counter_0, 2" [finalpool.cpp:321]   --->   Operation 113 'icmp' 'icmp_ln321' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321, label %7, label %8" [finalpool.cpp:321]   --->   Operation 114 'br' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.42ns)   --->   "%icmp_ln330 = icmp eq i16 %rotate_counter_0, 3" [finalpool.cpp:330]   --->   Operation 115 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln330, label %9, label %10" [finalpool.cpp:330]   --->   Operation 116 'br' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.42ns)   --->   "%icmp_ln339 = icmp eq i16 %rotate_counter_0, 4" [finalpool.cpp:339]   --->   Operation 117 'icmp' 'icmp_ln339' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln339, label %11, label %._crit_edge" [finalpool.cpp:339]   --->   Operation 118 'br' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%cifm_counter_5_load_4 = load i32* %cifm_counter_5" [finalpool.cpp:341]   --->   Operation 119 'load' 'cifm_counter_5_load_4' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%cofm_counter_5_load_5 = load i32* %cofm_counter_5" [finalpool.cpp:343]   --->   Operation 120 'load' 'cofm_counter_5_load_5' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (5.16ns)   --->   "%cifm_counter_4 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, i32 %cifm_counter_5_load_4, i1 zeroext %icmp_ln303)" [finalpool.cpp:341]   --->   Operation 121 'call' 'cifm_counter_4' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [2/2] (1.90ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)" [finalpool.cpp:342]   --->   Operation 122 'call' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [2/2] (4.50ns)   --->   "%cofm_counter_4 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load_5, i1 zeroext true)" [finalpool.cpp:343]   --->   Operation 123 'call' 'cofm_counter_4' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%cifm_counter_5_load_3 = load i32* %cifm_counter_5" [finalpool.cpp:332]   --->   Operation 124 'load' 'cifm_counter_5_load_3' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%cofm_counter_5_load_4 = load i32* %cofm_counter_5" [finalpool.cpp:334]   --->   Operation 125 'load' 'cofm_counter_5_load_4' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (5.16ns)   --->   "%cifm_counter_3 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, i32 %cifm_counter_5_load_3, i1 zeroext %icmp_ln303)" [finalpool.cpp:332]   --->   Operation 126 'call' 'cifm_counter_3' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [2/2] (1.90ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)" [finalpool.cpp:333]   --->   Operation 127 'call' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [2/2] (4.50ns)   --->   "%cofm_counter_3 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, i32 %cofm_counter_5_load_4, i1 zeroext true)" [finalpool.cpp:334]   --->   Operation 128 'call' 'cofm_counter_3' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%cifm_counter_5_load_2 = load i32* %cifm_counter_5" [finalpool.cpp:323]   --->   Operation 129 'load' 'cifm_counter_5_load_2' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%cofm_counter_5_load_3 = load i32* %cofm_counter_5" [finalpool.cpp:325]   --->   Operation 130 'load' 'cofm_counter_5_load_3' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (5.16ns)   --->   "%cifm_counter_2 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, i32 %cifm_counter_5_load_2, i1 zeroext %icmp_ln303)" [finalpool.cpp:323]   --->   Operation 131 'call' 'cifm_counter_2' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [2/2] (1.90ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)" [finalpool.cpp:324]   --->   Operation 132 'call' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [2/2] (4.50ns)   --->   "%cofm_counter_2 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load_3, i1 zeroext true)" [finalpool.cpp:325]   --->   Operation 133 'call' 'cofm_counter_2' <Predicate = (!icmp_ln297 & !icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%cifm_counter_5_load_1 = load i32* %cifm_counter_5" [finalpool.cpp:314]   --->   Operation 134 'load' 'cifm_counter_5_load_1' <Predicate = (!icmp_ln297 & !icmp_ln301 & icmp_ln312)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%cofm_counter_5_load_2 = load i32* %cofm_counter_5" [finalpool.cpp:316]   --->   Operation 135 'load' 'cofm_counter_5_load_2' <Predicate = (!icmp_ln297 & !icmp_ln301 & icmp_ln312)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (5.16ns)   --->   "%cifm_counter_1 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, i32 %cifm_counter_5_load_1, i1 zeroext %icmp_ln303)" [finalpool.cpp:314]   --->   Operation 136 'call' 'cifm_counter_1' <Predicate = (!icmp_ln297 & !icmp_ln301 & icmp_ln312)> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [2/2] (1.90ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)" [finalpool.cpp:315]   --->   Operation 137 'call' <Predicate = (!icmp_ln297 & !icmp_ln301 & icmp_ln312)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [2/2] (4.50ns)   --->   "%cofm_counter_1 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, i32 %cofm_counter_5_load_2, i1 zeroext true)" [finalpool.cpp:316]   --->   Operation 138 'call' 'cofm_counter_1' <Predicate = (!icmp_ln297 & !icmp_ln301 & icmp_ln312)> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%cifm_counter_5_load = load i32* %cifm_counter_5" [finalpool.cpp:303]   --->   Operation 139 'load' 'cifm_counter_5_load' <Predicate = (!icmp_ln297 & icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%cofm_counter_5_load_1 = load i32* %cofm_counter_5" [finalpool.cpp:306]   --->   Operation 140 'load' 'cofm_counter_5_load_1' <Predicate = (!icmp_ln297 & icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (5.16ns)   --->   "%cifm_counter = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, i32 %cifm_counter_5_load, i1 zeroext %icmp_ln303)" [finalpool.cpp:303]   --->   Operation 141 'call' 'cifm_counter' <Predicate = (!icmp_ln297 & icmp_ln301)> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [2/2] (1.90ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)" [finalpool.cpp:305]   --->   Operation 142 'call' <Predicate = (!icmp_ln297 & icmp_ln301)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [1/1] (1.42ns)   --->   "%icmp_ln306 = icmp ne i6 %row_0, 0" [finalpool.cpp:306]   --->   Operation 143 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln297 & icmp_ln301)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [2/2] (4.50ns)   --->   "%cofm_counter = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load_1, i1 zeroext %icmp_ln306)" [finalpool.cpp:306]   --->   Operation 144 'call' 'cofm_counter' <Predicate = (!icmp_ln297 & icmp_ln301)> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%cofm_counter_5_load = load i32* %cofm_counter_5" [finalpool.cpp:356]   --->   Operation 145 'load' 'cofm_counter_5_load' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (4.50ns)   --->   "%empty = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load, i1 zeroext true)" [finalpool.cpp:356]   --->   Operation 146 'call' 'empty' <Predicate = (icmp_ln297)> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.31>
ST_5 : Operation 147 [1/2] (1.76ns)   --->   "%cifm_counter_4 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, i32 %cifm_counter_5_load_4, i1 zeroext %icmp_ln303)" [finalpool.cpp:341]   --->   Operation 147 'call' 'cifm_counter_4' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [1/2] (0.00ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)" [finalpool.cpp:342]   --->   Operation 148 'call' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [1/2] (0.00ns)   --->   "%cofm_counter_4 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load_5, i1 zeroext true)" [finalpool.cpp:343]   --->   Operation 149 'call' 'cofm_counter_4' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 150 [1/1] (1.95ns)   --->   "store i32 %cofm_counter_4, i32* %cofm_counter_5" [finalpool.cpp:344]   --->   Operation 150 'store' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 1.95>
ST_5 : Operation 151 [1/1] (1.95ns)   --->   "store i32 %cifm_counter_4, i32* %cifm_counter_5" [finalpool.cpp:344]   --->   Operation 151 'store' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 1.95>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalpool.cpp:344]   --->   Operation 152 'br' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & !icmp_ln330 & icmp_ln339)> <Delay = 0.00>
ST_5 : Operation 153 [1/2] (1.76ns)   --->   "%cifm_counter_3 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, i32 %cifm_counter_5_load_3, i1 zeroext %icmp_ln303)" [finalpool.cpp:332]   --->   Operation 153 'call' 'cifm_counter_3' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 154 [1/2] (0.00ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)" [finalpool.cpp:333]   --->   Operation 154 'call' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 155 [1/2] (0.00ns)   --->   "%cofm_counter_3 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, i32 %cofm_counter_5_load_4, i1 zeroext true)" [finalpool.cpp:334]   --->   Operation 155 'call' 'cofm_counter_3' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [1/1] (1.95ns)   --->   "store i32 %cofm_counter_3, i32* %cofm_counter_5" [finalpool.cpp:339]   --->   Operation 156 'store' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 1.95>
ST_5 : Operation 157 [1/1] (1.95ns)   --->   "store i32 %cifm_counter_3, i32* %cifm_counter_5" [finalpool.cpp:339]   --->   Operation 157 'store' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 1.95>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalpool.cpp:339]   --->   Operation 158 'br' <Predicate = (!icmp_ln301 & !icmp_ln312 & !icmp_ln321 & icmp_ln330)> <Delay = 0.00>
ST_5 : Operation 159 [1/2] (1.76ns)   --->   "%cifm_counter_2 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, i32 %cifm_counter_5_load_2, i1 zeroext %icmp_ln303)" [finalpool.cpp:323]   --->   Operation 159 'call' 'cifm_counter_2' <Predicate = (!icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 160 [1/2] (0.00ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)" [finalpool.cpp:324]   --->   Operation 160 'call' <Predicate = (!icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 161 [1/2] (0.00ns)   --->   "%cofm_counter_2 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load_3, i1 zeroext true)" [finalpool.cpp:325]   --->   Operation 161 'call' 'cofm_counter_2' <Predicate = (!icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 162 [1/1] (1.95ns)   --->   "store i32 %cofm_counter_2, i32* %cofm_counter_5" [finalpool.cpp:330]   --->   Operation 162 'store' <Predicate = (!icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 1.95>
ST_5 : Operation 163 [1/1] (1.95ns)   --->   "store i32 %cifm_counter_2, i32* %cifm_counter_5" [finalpool.cpp:330]   --->   Operation 163 'store' <Predicate = (!icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 1.95>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalpool.cpp:330]   --->   Operation 164 'br' <Predicate = (!icmp_ln301 & !icmp_ln312 & icmp_ln321)> <Delay = 0.00>
ST_5 : Operation 165 [1/2] (1.76ns)   --->   "%cifm_counter_1 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, i32 %cifm_counter_5_load_1, i1 zeroext %icmp_ln303)" [finalpool.cpp:314]   --->   Operation 165 'call' 'cifm_counter_1' <Predicate = (!icmp_ln301 & icmp_ln312)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 166 [1/2] (0.00ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)" [finalpool.cpp:315]   --->   Operation 166 'call' <Predicate = (!icmp_ln301 & icmp_ln312)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 167 [1/2] (0.00ns)   --->   "%cofm_counter_1 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, i32 %cofm_counter_5_load_2, i1 zeroext true)" [finalpool.cpp:316]   --->   Operation 167 'call' 'cofm_counter_1' <Predicate = (!icmp_ln301 & icmp_ln312)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 168 [1/1] (1.95ns)   --->   "store i32 %cofm_counter_1, i32* %cofm_counter_5" [finalpool.cpp:321]   --->   Operation 168 'store' <Predicate = (!icmp_ln301 & icmp_ln312)> <Delay = 1.95>
ST_5 : Operation 169 [1/1] (1.95ns)   --->   "store i32 %cifm_counter_1, i32* %cifm_counter_5" [finalpool.cpp:321]   --->   Operation 169 'store' <Predicate = (!icmp_ln301 & icmp_ln312)> <Delay = 1.95>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalpool.cpp:321]   --->   Operation 170 'br' <Predicate = (!icmp_ln301 & icmp_ln312)> <Delay = 0.00>
ST_5 : Operation 171 [1/2] (1.76ns)   --->   "%cifm_counter = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, i32 %cifm_counter_5_load, i1 zeroext %icmp_ln303)" [finalpool.cpp:303]   --->   Operation 171 'call' 'cifm_counter' <Predicate = (icmp_ln301)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 172 [1/2] (0.00ns)   --->   "call fastcc void @pool_write([58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)" [finalpool.cpp:305]   --->   Operation 172 'call' <Predicate = (icmp_ln301)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 173 [1/2] (0.00ns)   --->   "%cofm_counter = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load_1, i1 zeroext %icmp_ln306)" [finalpool.cpp:306]   --->   Operation 173 'call' 'cofm_counter' <Predicate = (icmp_ln301)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 174 [1/1] (1.95ns)   --->   "store i32 %cofm_counter, i32* %cofm_counter_5" [finalpool.cpp:312]   --->   Operation 174 'store' <Predicate = (icmp_ln301)> <Delay = 1.95>
ST_5 : Operation 175 [1/1] (1.95ns)   --->   "store i32 %cifm_counter, i32* %cifm_counter_5" [finalpool.cpp:312]   --->   Operation 175 'store' <Predicate = (icmp_ln301)> <Delay = 1.95>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalpool.cpp:312]   --->   Operation 176 'br' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.07ns)   --->   "%rotate_counter = add i16 %rotate_counter_0, 1" [finalpool.cpp:350]   --->   Operation 177 'add' 'rotate_counter' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (2.42ns)   --->   "%icmp_ln351 = icmp eq i16 %rotate_counter, 5" [finalpool.cpp:351]   --->   Operation 178 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.80ns)   --->   "%select_ln351 = select i1 %icmp_ln351, i16 0, i16 %rotate_counter" [finalpool.cpp:351]   --->   Operation 179 'select' 'select_ln351' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [finalpool.cpp:297]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 181 [1/2] (0.00ns)   --->   "%empty = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, i32 %cofm_counter_5_load, i1 zeroext true)" [finalpool.cpp:356]   --->   Operation 181 'call' 'empty' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "ret void" [finalpool.cpp:357]   --->   Operation 182 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	'alloca' operation ('cifm_counter') [4]  (0 ns)
	'store' operation ('store_ln297', finalpool.cpp:297) of constant 116 on local variable 'cifm_counter' [95]  (1.95 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln289', finalpool.cpp:289) to 'load_cifm_data' [93]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('rotate_counter_0', finalpool.cpp:351) with incoming values : ('select_ln351', finalpool.cpp:351) [98]  (1.77 ns)

 <State 4>: 6.59ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', finalpool.cpp:297) [99]  (0 ns)
	'icmp' operation ('icmp_ln303', finalpool.cpp:303) [102]  (1.43 ns)
	'call' operation ('cifm_counter', finalpool.cpp:303) to 'write_row_ifm' [159]  (5.16 ns)

 <State 5>: 5.31ns
The critical path consists of the following:
	'add' operation ('rotate_counter', finalpool.cpp:350) [167]  (2.08 ns)
	'icmp' operation ('icmp_ln351', finalpool.cpp:351) [168]  (2.43 ns)
	'select' operation ('select_ln351', finalpool.cpp:351) [169]  (0.805 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
