
1DOF_Bench.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcb4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800be48  0800be48  0001be48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3b4  0800c3b4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3b4  0800c3b4  0001c3b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3bc  0800c3bc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3bc  0800c3bc  0001c3bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3c0  0800c3c0  0001c3c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c3c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  200001e0  0800c5a4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  0800c5a4  000203a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d193  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fe7  00000000  00000000  0003d3a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  00040390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001300  00000000  00000000  000417b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b178  00000000  00000000  00042ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017619  00000000  00000000  0006dc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a287  00000000  00000000  00085249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018f4d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b2c  00000000  00000000  0018f524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be2c 	.word	0x0800be2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800be2c 	.word	0x0800be2c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fee:	b09b      	sub	sp, #108	; 0x6c
 8000ff0:	af16      	add	r7, sp, #88	; 0x58
	/* USER CODE BEGIN 1 */
	enum states etat;
	etat = init_uc;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73fb      	strb	r3, [r7, #15]
	int val;

#define valeur_min_moteur 1512

	//char buffer [size];
	int k = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ffa:	f000 fe17 	bl	8001c2c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ffe:	f000 f8df 	bl	80011c0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001002:	f000 fa6b 	bl	80014dc <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001006:	f000 fa1b 	bl	8001440 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 800100a:	f000 f92b 	bl	8001264 <MX_ADC1_Init>
	MX_DMA_Init();
 800100e:	f000 fa47 	bl	80014a0 <MX_DMA_Init>
	MX_TIM3_Init();
 8001012:	f000 f99d 	bl	8001350 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	// Light up green led
	setGreenLed();
 8001016:	f000 facc 	bl	80015b2 <setGreenLed>
	// blink green led
	blinkGreenLed(10, 100);
 800101a:	2164      	movs	r1, #100	; 0x64
 800101c:	200a      	movs	r0, #10
 800101e:	f000 fad2 	bl	80015c6 <blinkGreenLed>
	// Welcome message on UART

	//sendWelcomeMsgRS232(&huart2);
	//la fonction au dessus pose des soucis
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001022:	2104      	movs	r1, #4
 8001024:	485c      	ldr	r0, [pc, #368]	; (8001198 <main+0x1ac>)
 8001026:	f004 fb39 	bl	800569c <HAL_TIM_PWM_Start>
	//NOus mettons ici la valeur minimale pour emettre un signal vers notre ESC dans notre registre capture and compare register

	TIM3->CCR2 = valeur_min_moteur;
 800102a:	4b5c      	ldr	r3, [pc, #368]	; (800119c <main+0x1b0>)
 800102c:	f44f 62bd 	mov.w	r2, #1512	; 0x5e8
 8001030:	639a      	str	r2, [r3, #56]	; 0x38
	y_print(&huart2, " 0 to 6 to change state \r\n", 26);
 8001032:	221a      	movs	r2, #26
 8001034:	495a      	ldr	r1, [pc, #360]	; (80011a0 <main+0x1b4>)
 8001036:	485b      	ldr	r0, [pc, #364]	; (80011a4 <main+0x1b8>)
 8001038:	f000 fdb7 	bl	8001baa <y_print>
	HAL_Delay(5000);
 800103c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001040:	f000 fe70 	bl	8001d24 <HAL_Delay>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		__HAL_UART_CLEAR_OREFLAG(&huart2);
 8001044:	4b57      	ldr	r3, [pc, #348]	; (80011a4 <main+0x1b8>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2208      	movs	r2, #8
 800104a:	621a      	str	r2, [r3, #32]

		//differents etats qu'on peut avoir
		//idle_mode,init_uc,init_motor,motor_ready,manual_mode,auto_mode,info_mode
		val = load_adc(hadc1, 5);
 800104c:	4c56      	ldr	r4, [pc, #344]	; (80011a8 <main+0x1bc>)
 800104e:	2305      	movs	r3, #5
 8001050:	9315      	str	r3, [sp, #84]	; 0x54
 8001052:	4668      	mov	r0, sp
 8001054:	f104 0310 	add.w	r3, r4, #16
 8001058:	2254      	movs	r2, #84	; 0x54
 800105a:	4619      	mov	r1, r3
 800105c:	f006 fa42 	bl	80074e4 <memcpy>
 8001060:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001064:	f000 fd76 	bl	8001b54 <load_adc>
 8001068:	60b8      	str	r0, [r7, #8]
		if (val > 2025)
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	f240 72e9 	movw	r2, #2025	; 0x7e9
 8001070:	4293      	cmp	r3, r2
 8001072:	dd02      	ble.n	800107a <main+0x8e>
			val = 2025;
 8001074:	f240 73e9 	movw	r3, #2025	; 0x7e9
 8001078:	60bb      	str	r3, [r7, #8]
		//sprintf(valchar,"%d \n\r",val);
		load_pwm(htim3, val);
 800107a:	4e47      	ldr	r6, [pc, #284]	; (8001198 <main+0x1ac>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	930f      	str	r3, [sp, #60]	; 0x3c
 8001080:	466d      	mov	r5, sp
 8001082:	f106 0410 	add.w	r4, r6, #16
 8001086:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001088:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800108a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800108c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800108e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001090:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001092:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001096:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800109a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800109e:	f000 fd75 	bl	8001b8c <load_pwm>
		//Error_Handler();
		//load_pwm(htim3, 1400);
		//HAL_Delay(1000);
		//---------changement d'etat-------

		switch (etat) {
 80010a2:	7bfb      	ldrb	r3, [r7, #15]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	d874      	bhi.n	8001194 <main+0x1a8>
 80010aa:	a201      	add	r2, pc, #4	; (adr r2, 80010b0 <main+0xc4>)
 80010ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b0:	08001115 	.word	0x08001115
 80010b4:	08001135 	.word	0x08001135
 80010b8:	08001175 	.word	0x08001175
 80010bc:	08001155 	.word	0x08001155
 80010c0:	080010c5 	.word	0x080010c5

				case info_mode:
					//if (HAL_UART_Transmit(&huart2, (uint8_t*) "Info mode\n\r", 12, 100)
						//	!= HAL_OK)
						//Error_Handler();
					printf("Info mode\r\n");
 80010c4:	4839      	ldr	r0, [pc, #228]	; (80011ac <main+0x1c0>)
 80010c6:	f007 f90b 	bl	80082e0 <puts>
					HAL_Delay(3000);
 80010ca:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80010ce:	f000 fe29 	bl	8001d24 <HAL_Delay>
					//sortie de la boucle
					do {
						__HAL_UART_CLEAR_OREFLAG(&huart2);
 80010d2:	4b34      	ldr	r3, [pc, #208]	; (80011a4 <main+0x1b8>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2208      	movs	r2, #8
 80010d8:	621a      	str	r2, [r3, #32]
						if (HAL_UART_Receive(&huart2, (uint8_t*) r_buffer, 2, 10)
 80010da:	4639      	mov	r1, r7
 80010dc:	230a      	movs	r3, #10
 80010de:	2202      	movs	r2, #2
 80010e0:	4830      	ldr	r0, [pc, #192]	; (80011a4 <main+0x1b8>)
 80010e2:	f005 fcc9 	bl	8006a78 <HAL_UART_Receive>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d10b      	bne.n	8001104 <main+0x118>
								== HAL_OK) {
							HAL_Delay(50);
 80010ec:	2032      	movs	r0, #50	; 0x32
 80010ee:	f000 fe19 	bl	8001d24 <HAL_Delay>
							HAL_UART_Transmit(&huart2, (uint8_t*) r_buffer, 2, 10);
 80010f2:	4639      	mov	r1, r7
 80010f4:	230a      	movs	r3, #10
 80010f6:	2202      	movs	r2, #2
 80010f8:	482a      	ldr	r0, [pc, #168]	; (80011a4 <main+0x1b8>)
 80010fa:	f005 fc29 	bl	8006950 <HAL_UART_Transmit>
							HAL_Delay(50);
 80010fe:	2032      	movs	r0, #50	; 0x32
 8001100:	f000 fe10 	bl	8001d24 <HAL_Delay>
						}

					} while (r_buffer[0] != '0');
 8001104:	783b      	ldrb	r3, [r7, #0]
 8001106:	2b30      	cmp	r3, #48	; 0x30
 8001108:	d1e3      	bne.n	80010d2 <main+0xe6>

					etat = init_uc;
 800110a:	2300      	movs	r3, #0
 800110c:	73fb      	strb	r3, [r7, #15]
					// Reinitialisation du buffer
					r_buffer[0] = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	703b      	strb	r3, [r7, #0]
					//printf("%f");
					//le programme freeze dans l'etat info
					break;
 8001112:	e040      	b.n	8001196 <main+0x1aa>

				case init_motor:
					if (HAL_UART_Transmit(&huart2,
 8001114:	2364      	movs	r3, #100	; 0x64
 8001116:	2218      	movs	r2, #24
 8001118:	4925      	ldr	r1, [pc, #148]	; (80011b0 <main+0x1c4>)
 800111a:	4822      	ldr	r0, [pc, #136]	; (80011a4 <main+0x1b8>)
 800111c:	f005 fc18 	bl	8006950 <HAL_UART_Transmit>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <main+0x13e>
							(uint8_t*) "Motor Initialization \r\n", 24, 100) != HAL_OK)
						Error_Handler();
 8001126:	f000 fa3f 	bl	80015a8 <Error_Handler>
					HAL_Delay(3000);
 800112a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800112e:	f000 fdf9 	bl	8001d24 <HAL_Delay>
					break;
 8001132:	e030      	b.n	8001196 <main+0x1aa>

				case motor_ready:
					if (HAL_UART_Transmit(&huart2, (uint8_t*) "Motor ready \n\r", 15,
 8001134:	2364      	movs	r3, #100	; 0x64
 8001136:	220f      	movs	r2, #15
 8001138:	491e      	ldr	r1, [pc, #120]	; (80011b4 <main+0x1c8>)
 800113a:	481a      	ldr	r0, [pc, #104]	; (80011a4 <main+0x1b8>)
 800113c:	f005 fc08 	bl	8006950 <HAL_UART_Transmit>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <main+0x15e>
							100) != HAL_OK)
						Error_Handler();
 8001146:	f000 fa2f 	bl	80015a8 <Error_Handler>
					HAL_Delay(3000);
 800114a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800114e:	f000 fde9 	bl	8001d24 <HAL_Delay>

					break;
 8001152:	e020      	b.n	8001196 <main+0x1aa>

				case auto_mode:
					if (HAL_UART_Transmit(&huart2, (uint8_t*) "Auto mode \n\r", 15, 100)
 8001154:	2364      	movs	r3, #100	; 0x64
 8001156:	220f      	movs	r2, #15
 8001158:	4917      	ldr	r1, [pc, #92]	; (80011b8 <main+0x1cc>)
 800115a:	4812      	ldr	r0, [pc, #72]	; (80011a4 <main+0x1b8>)
 800115c:	f005 fbf8 	bl	8006950 <HAL_UART_Transmit>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <main+0x17e>
							!= HAL_OK)
						Error_Handler();
 8001166:	f000 fa1f 	bl	80015a8 <Error_Handler>
					HAL_Delay(3000);
 800116a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800116e:	f000 fdd9 	bl	8001d24 <HAL_Delay>

					break;
 8001172:	e010      	b.n	8001196 <main+0x1aa>

				case manual_mode:
					if (HAL_UART_Transmit(&huart2, (uint8_t*) "Manual mode \n\r", 15,
 8001174:	2364      	movs	r3, #100	; 0x64
 8001176:	220f      	movs	r2, #15
 8001178:	4910      	ldr	r1, [pc, #64]	; (80011bc <main+0x1d0>)
 800117a:	480a      	ldr	r0, [pc, #40]	; (80011a4 <main+0x1b8>)
 800117c:	f005 fbe8 	bl	8006950 <HAL_UART_Transmit>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <main+0x19e>
							100) != HAL_OK)
						Error_Handler();
 8001186:	f000 fa0f 	bl	80015a8 <Error_Handler>
					HAL_Delay(3000);
 800118a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800118e:	f000 fdc9 	bl	8001d24 <HAL_Delay>

					break;
 8001192:	e000      	b.n	8001196 <main+0x1aa>
				default:
					break;
 8001194:	bf00      	nop
		__HAL_UART_CLEAR_OREFLAG(&huart2);
 8001196:	e755      	b.n	8001044 <main+0x58>
 8001198:	2000028c 	.word	0x2000028c
 800119c:	40000400 	.word	0x40000400
 80011a0:	0800be48 	.word	0x0800be48
 80011a4:	20000208 	.word	0x20000208
 80011a8:	200002dc 	.word	0x200002dc
 80011ac:	0800be64 	.word	0x0800be64
 80011b0:	0800be70 	.word	0x0800be70
 80011b4:	0800be88 	.word	0x0800be88
 80011b8:	0800be98 	.word	0x0800be98
 80011bc:	0800bea8 	.word	0x0800bea8

080011c0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b096      	sub	sp, #88	; 0x58
 80011c4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	2244      	movs	r2, #68	; 0x44
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f006 f996 	bl	8007500 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80011d4:	463b      	mov	r3, r7
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80011e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011e6:	f002 fea3 	bl	8003f30 <HAL_PWREx_ControlVoltageScaling>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80011f0:	f000 f9da 	bl	80015a8 <Error_Handler>
	}
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f4:	2302      	movs	r3, #2
 80011f6:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011fc:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011fe:	2310      	movs	r3, #16
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001202:	2302      	movs	r3, #2
 8001204:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001206:	2302      	movs	r3, #2
 8001208:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 800120a:	2301      	movs	r3, #1
 800120c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 800120e:	230a      	movs	r3, #10
 8001210:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001212:	2307      	movs	r3, #7
 8001214:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001216:	2302      	movs	r3, #2
 8001218:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800121a:	2302      	movs	r3, #2
 800121c:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4618      	mov	r0, r3
 8001224:	f002 feda 	bl	8003fdc <HAL_RCC_OscConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SystemClock_Config+0x72>
		Error_Handler();
 800122e:	f000 f9bb 	bl	80015a8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001232:	230f      	movs	r3, #15
 8001234:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001236:	2303      	movs	r3, #3
 8001238:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001242:	2300      	movs	r3, #0
 8001244:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001246:	463b      	mov	r3, r7
 8001248:	2104      	movs	r1, #4
 800124a:	4618      	mov	r0, r3
 800124c:	f003 faac 	bl	80047a8 <HAL_RCC_ClockConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0x9a>
		Error_Handler();
 8001256:	f000 f9a7 	bl	80015a8 <Error_Handler>
	}
}
 800125a:	bf00      	nop
 800125c:	3758      	adds	r7, #88	; 0x58
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b08a      	sub	sp, #40	; 0x28
 8001268:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 800126a:	f107 031c 	add.w	r3, r7, #28
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
 8001284:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001286:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <MX_ADC1_Init+0xe0>)
 8001288:	4a2f      	ldr	r2, [pc, #188]	; (8001348 <MX_ADC1_Init+0xe4>)
 800128a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800128c:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <MX_ADC1_Init+0xe0>)
 800128e:	2200      	movs	r2, #0
 8001290:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001292:	4b2c      	ldr	r3, [pc, #176]	; (8001344 <MX_ADC1_Init+0xe0>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001298:	4b2a      	ldr	r3, [pc, #168]	; (8001344 <MX_ADC1_Init+0xe0>)
 800129a:	2200      	movs	r2, #0
 800129c:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800129e:	4b29      	ldr	r3, [pc, #164]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012a4:	4b27      	ldr	r3, [pc, #156]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012a6:	2204      	movs	r2, #4
 80012a8:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80012aa:	4b26      	ldr	r3, [pc, #152]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80012b0:	4b24      	ldr	r3, [pc, #144]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 80012b6:	4b23      	ldr	r3, [pc, #140]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012c4:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ca:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80012d0:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012d8:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012da:	2200      	movs	r2, #0
 80012dc:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80012e6:	4817      	ldr	r0, [pc, #92]	; (8001344 <MX_ADC1_Init+0xe0>)
 80012e8:	f000 ff36 	bl	8002158 <HAL_ADC_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_ADC1_Init+0x92>
		Error_Handler();
 80012f2:	f000 f959 	bl	80015a8 <Error_Handler>
	}
	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80012fa:	f107 031c 	add.w	r3, r7, #28
 80012fe:	4619      	mov	r1, r3
 8001300:	4810      	ldr	r0, [pc, #64]	; (8001344 <MX_ADC1_Init+0xe0>)
 8001302:	f002 f901 	bl	8003508 <HAL_ADCEx_MultiModeConfigChannel>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_ADC1_Init+0xac>
		Error_Handler();
 800130c:	f000 f94c 	bl	80015a8 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001310:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_ADC1_Init+0xe8>)
 8001312:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001314:	2306      	movs	r3, #6
 8001316:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800131c:	237f      	movs	r3, #127	; 0x7f
 800131e:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001320:	2304      	movs	r3, #4
 8001322:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_ADC1_Init+0xe0>)
 800132e:	f001 fc41 	bl	8002bb4 <HAL_ADC_ConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_ADC1_Init+0xd8>
		Error_Handler();
 8001338:	f000 f936 	bl	80015a8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	3728      	adds	r7, #40	; 0x28
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200002dc 	.word	0x200002dc
 8001348:	50040000 	.word	0x50040000
 800134c:	14f00020 	.word	0x14f00020

08001350 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b08e      	sub	sp, #56	; 0x38
 8001354:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001356:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001370:	463b      	mov	r3, r7
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
 800137c:	611a      	str	r2, [r3, #16]
 800137e:	615a      	str	r2, [r3, #20]
 8001380:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001382:	4b2d      	ldr	r3, [pc, #180]	; (8001438 <MX_TIM3_Init+0xe8>)
 8001384:	4a2d      	ldr	r2, [pc, #180]	; (800143c <MX_TIM3_Init+0xec>)
 8001386:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 38;
 8001388:	4b2b      	ldr	r3, [pc, #172]	; (8001438 <MX_TIM3_Init+0xe8>)
 800138a:	2226      	movs	r2, #38	; 0x26
 800138c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138e:	4b2a      	ldr	r3, [pc, #168]	; (8001438 <MX_TIM3_Init+0xe8>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 4096;
 8001394:	4b28      	ldr	r3, [pc, #160]	; (8001438 <MX_TIM3_Init+0xe8>)
 8001396:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800139a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139c:	4b26      	ldr	r3, [pc, #152]	; (8001438 <MX_TIM3_Init+0xe8>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013a2:	4b25      	ldr	r3, [pc, #148]	; (8001438 <MX_TIM3_Init+0xe8>)
 80013a4:	2280      	movs	r2, #128	; 0x80
 80013a6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80013a8:	4823      	ldr	r0, [pc, #140]	; (8001438 <MX_TIM3_Init+0xe8>)
 80013aa:	f004 f8bf 	bl	800552c <HAL_TIM_Base_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM3_Init+0x68>
		Error_Handler();
 80013b4:	f000 f8f8 	bl	80015a8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013bc:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80013be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c2:	4619      	mov	r1, r3
 80013c4:	481c      	ldr	r0, [pc, #112]	; (8001438 <MX_TIM3_Init+0xe8>)
 80013c6:	f004 fca3 	bl	8005d10 <HAL_TIM_ConfigClockSource>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM3_Init+0x84>
		Error_Handler();
 80013d0:	f000 f8ea 	bl	80015a8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80013d4:	4818      	ldr	r0, [pc, #96]	; (8001438 <MX_TIM3_Init+0xe8>)
 80013d6:	f004 f900 	bl	80055da <HAL_TIM_PWM_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM3_Init+0x94>
		Error_Handler();
 80013e0:	f000 f8e2 	bl	80015a8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e4:	2300      	movs	r3, #0
 80013e6:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	4619      	mov	r1, r3
 80013f2:	4811      	ldr	r0, [pc, #68]	; (8001438 <MX_TIM3_Init+0xe8>)
 80013f4:	f005 f9b8 	bl	8006768 <HAL_TIMEx_MasterConfigSynchronization>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 80013fe:	f000 f8d3 	bl	80015a8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001402:	2360      	movs	r3, #96	; 0x60
 8001404:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 25;
 8001406:	2319      	movs	r3, #25
 8001408:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001412:	463b      	mov	r3, r7
 8001414:	2204      	movs	r2, #4
 8001416:	4619      	mov	r1, r3
 8001418:	4807      	ldr	r0, [pc, #28]	; (8001438 <MX_TIM3_Init+0xe8>)
 800141a:	f004 fb65 	bl	8005ae8 <HAL_TIM_PWM_ConfigChannel>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM3_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001424:	f000 f8c0 	bl	80015a8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001428:	4803      	ldr	r0, [pc, #12]	; (8001438 <MX_TIM3_Init+0xe8>)
 800142a:	f000 f9fd 	bl	8001828 <HAL_TIM_MspPostInit>

}
 800142e:	bf00      	nop
 8001430:	3738      	adds	r7, #56	; 0x38
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	2000028c 	.word	0x2000028c
 800143c:	40000400 	.word	0x40000400

08001440 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001444:	4b14      	ldr	r3, [pc, #80]	; (8001498 <MX_USART2_UART_Init+0x58>)
 8001446:	4a15      	ldr	r2, [pc, #84]	; (800149c <MX_USART2_UART_Init+0x5c>)
 8001448:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800144a:	4b13      	ldr	r3, [pc, #76]	; (8001498 <MX_USART2_UART_Init+0x58>)
 800144c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001450:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b11      	ldr	r3, [pc, #68]	; (8001498 <MX_USART2_UART_Init+0x58>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <MX_USART2_UART_Init+0x58>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800145e:	4b0e      	ldr	r3, [pc, #56]	; (8001498 <MX_USART2_UART_Init+0x58>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <MX_USART2_UART_Init+0x58>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <MX_USART2_UART_Init+0x58>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001470:	4b09      	ldr	r3, [pc, #36]	; (8001498 <MX_USART2_UART_Init+0x58>)
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001476:	4b08      	ldr	r3, [pc, #32]	; (8001498 <MX_USART2_UART_Init+0x58>)
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <MX_USART2_UART_Init+0x58>)
 800147e:	2200      	movs	r2, #0
 8001480:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001482:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_USART2_UART_Init+0x58>)
 8001484:	f005 fa16 	bl	80068b4 <HAL_UART_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 800148e:	f000 f88b 	bl	80015a8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000208 	.word	0x20000208
 800149c:	40004400 	.word	0x40004400

080014a0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80014a6:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <MX_DMA_Init+0x38>)
 80014a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014aa:	4a0b      	ldr	r2, [pc, #44]	; (80014d8 <MX_DMA_Init+0x38>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6493      	str	r3, [r2, #72]	; 0x48
 80014b2:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_DMA_Init+0x38>)
 80014b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2100      	movs	r1, #0
 80014c2:	200b      	movs	r0, #11
 80014c4:	f002 f9ab 	bl	800381e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014c8:	200b      	movs	r0, #11
 80014ca:	f002 f9c4 	bl	8003856 <HAL_NVIC_EnableIRQ>

}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000

080014dc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	; 0x28
 80014e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <MX_GPIO_Init+0xc4>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f6:	4a2a      	ldr	r2, [pc, #168]	; (80015a0 <MX_GPIO_Init+0xc4>)
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014fe:	4b28      	ldr	r3, [pc, #160]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001502:	f003 0304 	and.w	r3, r3, #4
 8001506:	613b      	str	r3, [r7, #16]
 8001508:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800150a:	4b25      	ldr	r3, [pc, #148]	; (80015a0 <MX_GPIO_Init+0xc4>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150e:	4a24      	ldr	r2, [pc, #144]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001514:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001516:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001522:	4b1f      	ldr	r3, [pc, #124]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001526:	4a1e      	ldr	r2, [pc, #120]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800152e:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800153a:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <MX_GPIO_Init+0xc4>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153e:	4a18      	ldr	r2, [pc, #96]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001540:	f043 0302 	orr.w	r3, r3, #2
 8001544:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001546:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_GPIO_Init+0xc4>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	2120      	movs	r1, #32
 8001556:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155a:	f002 fca9 	bl	8003eb0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800155e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001562:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001564:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001568:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4619      	mov	r1, r3
 8001574:	480b      	ldr	r0, [pc, #44]	; (80015a4 <MX_GPIO_Init+0xc8>)
 8001576:	f002 faf1 	bl	8003b5c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 800157a:	2320      	movs	r3, #32
 800157c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157e:	2301      	movs	r3, #1
 8001580:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800158a:	f107 0314 	add.w	r3, r7, #20
 800158e:	4619      	mov	r1, r3
 8001590:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001594:	f002 fae2 	bl	8003b5c <HAL_GPIO_Init>

}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	; 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40021000 	.word	0x40021000
 80015a4:	48000800 	.word	0x48000800

080015a8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ac:	b672      	cpsid	i
}
 80015ae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80015b0:	e7fe      	b.n	80015b0 <Error_Handler+0x8>

080015b2 <setGreenLed>:
#include  <stdio.h>
#include  <errno.h>
#include  <sys/unistd.h> // STDOUT_FILENO, STDERR_FILENO

// On board green LED On
void setGreenLed() {
 80015b2:	b580      	push	{r7, lr}
 80015b4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	2120      	movs	r1, #32
 80015ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015be:	f002 fc77 	bl	8003eb0 <HAL_GPIO_WritePin>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <blinkGreenLed>:

// On board green LED blink
void blinkGreenLed(int nb, int delay) {
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b084      	sub	sp, #16
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < nb; i++) {
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	e00b      	b.n	80015ee <blinkGreenLed+0x28>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80015d6:	2120      	movs	r1, #32
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015dc:	f002 fc80 	bl	8003ee0 <HAL_GPIO_TogglePin>
		HAL_Delay(delay);
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fb9e 	bl	8001d24 <HAL_Delay>
	for (int i = 0; i < nb; i++) {
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	3301      	adds	r3, #1
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	dbef      	blt.n	80015d6 <blinkGreenLed+0x10>
	}
}
 80015f6:	bf00      	nop
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <_write>:
		__HAL_UART_CLEAR_OREFLAG(huart);
	}
}

// Redefine _write function for printf
int _write(int file, char *data, int len) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
	if ((file != STDOUT_FILENO) && (file != STDERR_FILENO)) {
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d00a      	beq.n	8001628 <_write+0x28>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2b02      	cmp	r3, #2
 8001616:	d007      	beq.n	8001628 <_write+0x28>
		errno = EBADF;
 8001618:	f005 ff3a 	bl	8007490 <__errno>
 800161c:	4603      	mov	r3, r0
 800161e:	2209      	movs	r2, #9
 8001620:	601a      	str	r2, [r3, #0]
		return -1;
 8001622:	f04f 33ff 	mov.w	r3, #4294967295
 8001626:	e00f      	b.n	8001648 <_write+0x48>
	}

	// arbitrary timeout 1000
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t*) data, len,
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	b29a      	uxth	r2, r3
 800162c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001630:	68b9      	ldr	r1, [r7, #8]
 8001632:	4807      	ldr	r0, [pc, #28]	; (8001650 <_write+0x50>)
 8001634:	f005 f98c 	bl	8006950 <HAL_UART_Transmit>
 8001638:	4603      	mov	r3, r0
 800163a:	75fb      	strb	r3, [r7, #23]
			1000);

	// return # of bytes written - as best we can tell
	return (status == HAL_OK ? len : 0);
 800163c:	7dfb      	ldrb	r3, [r7, #23]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <_write+0x46>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	e000      	b.n	8001648 <_write+0x48>
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000208 	.word	0x20000208

08001654 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165a:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <HAL_MspInit+0x44>)
 800165c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800165e:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <HAL_MspInit+0x44>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6613      	str	r3, [r2, #96]	; 0x60
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <HAL_MspInit+0x44>)
 8001668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001672:	4b09      	ldr	r3, [pc, #36]	; (8001698 <HAL_MspInit+0x44>)
 8001674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001676:	4a08      	ldr	r2, [pc, #32]	; (8001698 <HAL_MspInit+0x44>)
 8001678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800167c:	6593      	str	r3, [r2, #88]	; 0x58
 800167e:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_MspInit+0x44>)
 8001680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000

0800169c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b0ac      	sub	sp, #176	; 0xb0
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2288      	movs	r2, #136	; 0x88
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f005 ff1f 	bl	8007500 <memset>
  if(hadc->Instance==ADC1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a41      	ldr	r2, [pc, #260]	; (80017cc <HAL_ADC_MspInit+0x130>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d17a      	bne.n	80017c2 <HAL_ADC_MspInit+0x126>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016d0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80016d2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80016d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80016da:	2302      	movs	r3, #2
 80016dc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80016de:	2301      	movs	r3, #1
 80016e0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80016e2:	2308      	movs	r3, #8
 80016e4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80016e6:	2307      	movs	r3, #7
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80016ea:	2302      	movs	r3, #2
 80016ec:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80016ee:	2302      	movs	r3, #2
 80016f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80016f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016f6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4618      	mov	r0, r3
 80016fe:	f003 fa59 	bl	8004bb4 <HAL_RCCEx_PeriphCLKConfig>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001708:	f7ff ff4e 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800170c:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <HAL_ADC_MspInit+0x134>)
 800170e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001710:	4a2f      	ldr	r2, [pc, #188]	; (80017d0 <HAL_ADC_MspInit+0x134>)
 8001712:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001716:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001718:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <HAL_ADC_MspInit+0x134>)
 800171a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001724:	4b2a      	ldr	r3, [pc, #168]	; (80017d0 <HAL_ADC_MspInit+0x134>)
 8001726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001728:	4a29      	ldr	r2, [pc, #164]	; (80017d0 <HAL_ADC_MspInit+0x134>)
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001730:	4b27      	ldr	r3, [pc, #156]	; (80017d0 <HAL_ADC_MspInit+0x134>)
 8001732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001734:	f003 0301 	and.w	r3, r3, #1
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800173c:	2301      	movs	r3, #1
 800173e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001742:	230b      	movs	r3, #11
 8001744:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001752:	4619      	mov	r1, r3
 8001754:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001758:	f002 fa00 	bl	8003b5c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800175c:	4b1d      	ldr	r3, [pc, #116]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 800175e:	4a1e      	ldr	r2, [pc, #120]	; (80017d8 <HAL_ADC_MspInit+0x13c>)
 8001760:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001762:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 8001764:	2200      	movs	r2, #0
 8001766:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001768:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800176e:	4b19      	ldr	r3, [pc, #100]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 8001770:	2200      	movs	r2, #0
 8001772:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001774:	4b17      	ldr	r3, [pc, #92]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 8001776:	2280      	movs	r2, #128	; 0x80
 8001778:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800177a:	4b16      	ldr	r3, [pc, #88]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 800177c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001780:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001782:	4b14      	ldr	r3, [pc, #80]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 8001784:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001788:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800178a:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 800178c:	2200      	movs	r2, #0
 800178e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001790:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 8001792:	2200      	movs	r2, #0
 8001794:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001796:	480f      	ldr	r0, [pc, #60]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 8001798:	f002 f878 	bl	800388c <HAL_DMA_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 80017a2:	f7ff ff01 	bl	80015a8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a0a      	ldr	r2, [pc, #40]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 80017aa:	64da      	str	r2, [r3, #76]	; 0x4c
 80017ac:	4a09      	ldr	r2, [pc, #36]	; (80017d4 <HAL_ADC_MspInit+0x138>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	2012      	movs	r0, #18
 80017b8:	f002 f831 	bl	800381e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80017bc:	2012      	movs	r0, #18
 80017be:	f002 f84a 	bl	8003856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017c2:	bf00      	nop
 80017c4:	37b0      	adds	r7, #176	; 0xb0
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	50040000 	.word	0x50040000
 80017d0:	40021000 	.word	0x40021000
 80017d4:	20000340 	.word	0x20000340
 80017d8:	40020008 	.word	0x40020008

080017dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a0d      	ldr	r2, [pc, #52]	; (8001820 <HAL_TIM_Base_MspInit+0x44>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d113      	bne.n	8001816 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017ee:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <HAL_TIM_Base_MspInit+0x48>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f2:	4a0c      	ldr	r2, [pc, #48]	; (8001824 <HAL_TIM_Base_MspInit+0x48>)
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	6593      	str	r3, [r2, #88]	; 0x58
 80017fa:	4b0a      	ldr	r3, [pc, #40]	; (8001824 <HAL_TIM_Base_MspInit+0x48>)
 80017fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	201d      	movs	r0, #29
 800180c:	f002 f807 	bl	800381e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001810:	201d      	movs	r0, #29
 8001812:	f002 f820 	bl	8003856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40000400 	.word	0x40000400
 8001824:	40021000 	.word	0x40021000

08001828 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 030c 	add.w	r3, r7, #12
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a11      	ldr	r2, [pc, #68]	; (800188c <HAL_TIM_MspPostInit+0x64>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d11c      	bne.n	8001884 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <HAL_TIM_MspPostInit+0x68>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184e:	4a10      	ldr	r2, [pc, #64]	; (8001890 <HAL_TIM_MspPostInit+0x68>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <HAL_TIM_MspPostInit+0x68>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001862:	2380      	movs	r3, #128	; 0x80
 8001864:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001872:	2302      	movs	r3, #2
 8001874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 030c 	add.w	r3, r7, #12
 800187a:	4619      	mov	r1, r3
 800187c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001880:	f002 f96c 	bl	8003b5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001884:	bf00      	nop
 8001886:	3720      	adds	r7, #32
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40000400 	.word	0x40000400
 8001890:	40021000 	.word	0x40021000

08001894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b0ac      	sub	sp, #176	; 0xb0
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2288      	movs	r2, #136	; 0x88
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f005 fe23 	bl	8007500 <memset>
  if(huart->Instance==USART2)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a21      	ldr	r2, [pc, #132]	; (8001944 <HAL_UART_MspInit+0xb0>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d13b      	bne.n	800193c <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018c4:	2302      	movs	r3, #2
 80018c6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018c8:	2300      	movs	r3, #0
 80018ca:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4618      	mov	r0, r3
 80018d2:	f003 f96f 	bl	8004bb4 <HAL_RCCEx_PeriphCLKConfig>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018dc:	f7ff fe64 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018e0:	4b19      	ldr	r3, [pc, #100]	; (8001948 <HAL_UART_MspInit+0xb4>)
 80018e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e4:	4a18      	ldr	r2, [pc, #96]	; (8001948 <HAL_UART_MspInit+0xb4>)
 80018e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ea:	6593      	str	r3, [r2, #88]	; 0x58
 80018ec:	4b16      	ldr	r3, [pc, #88]	; (8001948 <HAL_UART_MspInit+0xb4>)
 80018ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f4:	613b      	str	r3, [r7, #16]
 80018f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f8:	4b13      	ldr	r3, [pc, #76]	; (8001948 <HAL_UART_MspInit+0xb4>)
 80018fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fc:	4a12      	ldr	r2, [pc, #72]	; (8001948 <HAL_UART_MspInit+0xb4>)
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001904:	4b10      	ldr	r3, [pc, #64]	; (8001948 <HAL_UART_MspInit+0xb4>)
 8001906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001908:	f003 0301 	and.w	r3, r3, #1
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001910:	230c      	movs	r3, #12
 8001912:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001922:	2303      	movs	r3, #3
 8001924:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001928:	2307      	movs	r3, #7
 800192a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001932:	4619      	mov	r1, r3
 8001934:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001938:	f002 f910 	bl	8003b5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800193c:	bf00      	nop
 800193e:	37b0      	adds	r7, #176	; 0xb0
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40004400 	.word	0x40004400
 8001948:	40021000 	.word	0x40021000

0800194c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001950:	e7fe      	b.n	8001950 <NMI_Handler+0x4>

08001952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001956:	e7fe      	b.n	8001956 <HardFault_Handler+0x4>

08001958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800195c:	e7fe      	b.n	800195c <MemManage_Handler+0x4>

0800195e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001962:	e7fe      	b.n	8001962 <BusFault_Handler+0x4>

08001964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001968:	e7fe      	b.n	8001968 <UsageFault_Handler+0x4>

0800196a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001998:	f000 f9a4 	bl	8001ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019a4:	4802      	ldr	r0, [pc, #8]	; (80019b0 <DMA1_Channel1_IRQHandler+0x10>)
 80019a6:	f002 f829 	bl	80039fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000340 	.word	0x20000340

080019b4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80019b8:	4802      	ldr	r0, [pc, #8]	; (80019c4 <ADC1_2_IRQHandler+0x10>)
 80019ba:	f000 fec3 	bl	8002744 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200002dc 	.word	0x200002dc

080019c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <TIM3_IRQHandler+0x10>)
 80019ce:	f003 ff6b 	bl	80058a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	2000028c 	.word	0x2000028c

080019dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
	return 1;
 80019e0:	2301      	movs	r3, #1
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <_kill>:

int _kill(int pid, int sig)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019f6:	f005 fd4b 	bl	8007490 <__errno>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2216      	movs	r2, #22
 80019fe:	601a      	str	r2, [r3, #0]
	return -1;
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <_exit>:

void _exit (int status)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff ffe7 	bl	80019ec <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a1e:	e7fe      	b.n	8001a1e <_exit+0x12>

08001a20 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	e00a      	b.n	8001a48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a32:	f3af 8000 	nop.w
 8001a36:	4601      	mov	r1, r0
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	1c5a      	adds	r2, r3, #1
 8001a3c:	60ba      	str	r2, [r7, #8]
 8001a3e:	b2ca      	uxtb	r2, r1
 8001a40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	3301      	adds	r3, #1
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	697a      	ldr	r2, [r7, #20]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	dbf0      	blt.n	8001a32 <_read+0x12>
	}

return len;
 8001a50:	687b      	ldr	r3, [r7, #4]
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3718      	adds	r7, #24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <_close>:
	}
	return len;
}

int _close(int file)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
	return -1;
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a72:	b480      	push	{r7}
 8001a74:	b083      	sub	sp, #12
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
 8001a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a82:	605a      	str	r2, [r3, #4]
	return 0;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <_isatty>:

int _isatty(int file)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b083      	sub	sp, #12
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
	return 1;
 8001a9a:	2301      	movs	r3, #1
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
	return 0;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3714      	adds	r7, #20
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
	...

08001ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001acc:	4a14      	ldr	r2, [pc, #80]	; (8001b20 <_sbrk+0x5c>)
 8001ace:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <_sbrk+0x60>)
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad8:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <_sbrk+0x64>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <_sbrk+0x64>)
 8001ae2:	4a12      	ldr	r2, [pc, #72]	; (8001b2c <_sbrk+0x68>)
 8001ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ae6:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d207      	bcs.n	8001b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af4:	f005 fccc 	bl	8007490 <__errno>
 8001af8:	4603      	mov	r3, r0
 8001afa:	220c      	movs	r2, #12
 8001afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001afe:	f04f 33ff 	mov.w	r3, #4294967295
 8001b02:	e009      	b.n	8001b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b04:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <_sbrk+0x64>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	; (8001b28 <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a05      	ldr	r2, [pc, #20]	; (8001b28 <_sbrk+0x64>)
 8001b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b16:	68fb      	ldr	r3, [r7, #12]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20018000 	.word	0x20018000
 8001b24:	00000400 	.word	0x00000400
 8001b28:	200001fc 	.word	0x200001fc
 8001b2c:	200003a0 	.word	0x200003a0

08001b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <SystemInit+0x20>)
 8001b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b3a:	4a05      	ldr	r2, [pc, #20]	; (8001b50 <SystemInit+0x20>)
 8001b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <load_adc>:
#include<stdio.h>


 float firm =0.1;

int load_adc(ADC_HandleTypeDef hadc, int polTime) {
 8001b54:	b084      	sub	sp, #16
 8001b56:	b580      	push	{r7, lr}
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	f107 0c08 	add.w	ip, r7, #8
 8001b5e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	HAL_ADC_Start(&hadc);
 8001b62:	f107 0008 	add.w	r0, r7, #8
 8001b66:	f000 fc4d 	bl	8002404 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, polTime);
 8001b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f107 0008 	add.w	r0, r7, #8
 8001b72:	f000 fd01 	bl	8002578 <HAL_ADC_PollForConversion>
	//if(HAL_ADC_GetValue(&hadc)==0)
	//return 1;
	return HAL_ADC_GetValue(&hadc);
 8001b76:	f107 0008 	add.w	r0, r7, #8
 8001b7a:	f000 fdd5 	bl	8002728 <HAL_ADC_GetValue>
 8001b7e:	4603      	mov	r3, r0

}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b88:	b004      	add	sp, #16
 8001b8a:	4770      	bx	lr

08001b8c <load_pwm>:

void load_pwm(TIM_HandleTypeDef htimX, int val) {
 8001b8c:	b084      	sub	sp, #16
 8001b8e:	b490      	push	{r4, r7}
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	f107 0408 	add.w	r4, r7, #8
 8001b96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	htimX.Instance->CCR2 = val;
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b9e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc90      	pop	{r4, r7}
 8001ba6:	b004      	add	sp, #16
 8001ba8:	4770      	bx	lr

08001baa <y_print>:

void y_print(UART_HandleTypeDef *huart, char *mess,int len) {
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b084      	sub	sp, #16
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	60f8      	str	r0, [r7, #12]
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	607a      	str	r2, [r7, #4]

	if (HAL_UART_Transmit(huart, (uint8_t*) mess,len, 100) != HAL_OK)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	b29a      	uxth	r2, r3
 8001bba:	2364      	movs	r3, #100	; 0x64
 8001bbc:	68b9      	ldr	r1, [r7, #8]
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f004 fec6 	bl	8006950 <HAL_UART_Transmit>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <y_print+0x24>
		Error_Handler();
 8001bca:	f7ff fced 	bl	80015a8 <Error_Handler>
}
 8001bce:	bf00      	nop
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c10 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bdc:	f7ff ffa8 	bl	8001b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001be0:	480c      	ldr	r0, [pc, #48]	; (8001c14 <LoopForever+0x6>)
  ldr r1, =_edata
 8001be2:	490d      	ldr	r1, [pc, #52]	; (8001c18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001be4:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <LoopForever+0xe>)
  movs r3, #0
 8001be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be8:	e002      	b.n	8001bf0 <LoopCopyDataInit>

08001bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bee:	3304      	adds	r3, #4

08001bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf4:	d3f9      	bcc.n	8001bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bf8:	4c0a      	ldr	r4, [pc, #40]	; (8001c24 <LoopForever+0x16>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bfc:	e001      	b.n	8001c02 <LoopFillZerobss>

08001bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c00:	3204      	adds	r2, #4

08001c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c04:	d3fb      	bcc.n	8001bfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c06:	f005 fc49 	bl	800749c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c0a:	f7ff f9ef 	bl	8000fec <main>

08001c0e <LoopForever>:

LoopForever:
    b LoopForever
 8001c0e:	e7fe      	b.n	8001c0e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c10:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c18:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001c1c:	0800c3c4 	.word	0x0800c3c4
  ldr r2, =_sbss
 8001c20:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001c24:	200003a0 	.word	0x200003a0

08001c28 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC3_IRQHandler>
	...

08001c2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c32:	2300      	movs	r3, #0
 8001c34:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c36:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <HAL_Init+0x3c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a0b      	ldr	r2, [pc, #44]	; (8001c68 <HAL_Init+0x3c>)
 8001c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c40:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c42:	2003      	movs	r0, #3
 8001c44:	f001 fde0 	bl	8003808 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c48:	2000      	movs	r0, #0
 8001c4a:	f000 f80f 	bl	8001c6c <HAL_InitTick>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d002      	beq.n	8001c5a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	71fb      	strb	r3, [r7, #7]
 8001c58:	e001      	b.n	8001c5e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c5a:	f7ff fcfb 	bl	8001654 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40022000 	.word	0x40022000

08001c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c74:	2300      	movs	r3, #0
 8001c76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c78:	4b17      	ldr	r3, [pc, #92]	; (8001cd8 <HAL_InitTick+0x6c>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d023      	beq.n	8001cc8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c80:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <HAL_InitTick+0x70>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4b14      	ldr	r3, [pc, #80]	; (8001cd8 <HAL_InitTick+0x6c>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c96:	4618      	mov	r0, r3
 8001c98:	f001 fdeb 	bl	8003872 <HAL_SYSTICK_Config>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d10f      	bne.n	8001cc2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2b0f      	cmp	r3, #15
 8001ca6:	d809      	bhi.n	8001cbc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	f001 fdb5 	bl	800381e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cb4:	4a0a      	ldr	r2, [pc, #40]	; (8001ce0 <HAL_InitTick+0x74>)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6013      	str	r3, [r2, #0]
 8001cba:	e007      	b.n	8001ccc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	73fb      	strb	r3, [r7, #15]
 8001cc0:	e004      	b.n	8001ccc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	73fb      	strb	r3, [r7, #15]
 8001cc6:	e001      	b.n	8001ccc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000008 	.word	0x20000008
 8001cdc:	20000000 	.word	0x20000000
 8001ce0:	20000004 	.word	0x20000004

08001ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_IncTick+0x20>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	461a      	mov	r2, r3
 8001cee:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <HAL_IncTick+0x24>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	4a04      	ldr	r2, [pc, #16]	; (8001d08 <HAL_IncTick+0x24>)
 8001cf6:	6013      	str	r3, [r2, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000008 	.word	0x20000008
 8001d08:	2000038c 	.word	0x2000038c

08001d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d10:	4b03      	ldr	r3, [pc, #12]	; (8001d20 <HAL_GetTick+0x14>)
 8001d12:	681b      	ldr	r3, [r3, #0]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	2000038c 	.word	0x2000038c

08001d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d2c:	f7ff ffee 	bl	8001d0c <HAL_GetTick>
 8001d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d3c:	d005      	beq.n	8001d4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <HAL_Delay+0x44>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	461a      	mov	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4413      	add	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d4a:	bf00      	nop
 8001d4c:	f7ff ffde 	bl	8001d0c <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d8f7      	bhi.n	8001d4c <HAL_Delay+0x28>
  {
  }
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000008 	.word	0x20000008

08001d6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	431a      	orrs	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	609a      	str	r2, [r3, #8]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	431a      	orrs	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	609a      	str	r2, [r3, #8]
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b087      	sub	sp, #28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
 8001de0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	3360      	adds	r3, #96	; 0x60
 8001de6:	461a      	mov	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	4413      	add	r3, r2
 8001dee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <LL_ADC_SetOffset+0x44>)
 8001df6:	4013      	ands	r3, r2
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	430a      	orrs	r2, r1
 8001e02:	4313      	orrs	r3, r2
 8001e04:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e0c:	bf00      	nop
 8001e0e:	371c      	adds	r7, #28
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	03fff000 	.word	0x03fff000

08001e1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3360      	adds	r3, #96	; 0x60
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b087      	sub	sp, #28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	3360      	adds	r3, #96	; 0x60
 8001e58:	461a      	mov	r2, r3
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	431a      	orrs	r2, r3
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e72:	bf00      	nop
 8001e74:	371c      	adds	r7, #28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b087      	sub	sp, #28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	3330      	adds	r3, #48	; 0x30
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	0a1b      	lsrs	r3, r3, #8
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	f003 030c 	and.w	r3, r3, #12
 8001ec0:	4413      	add	r3, r2
 8001ec2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	f003 031f 	and.w	r3, r3, #31
 8001ece:	211f      	movs	r1, #31
 8001ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	0e9b      	lsrs	r3, r3, #26
 8001edc:	f003 011f 	and.w	r1, r3, #31
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 031f 	and.w	r3, r3, #31
 8001ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eea:	431a      	orrs	r2, r3
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ef0:	bf00      	nop
 8001ef2:	371c      	adds	r7, #28
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f08:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d101      	bne.n	8001f14 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001f10:	2301      	movs	r3, #1
 8001f12:	e000      	b.n	8001f16 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b087      	sub	sp, #28
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3314      	adds	r3, #20
 8001f32:	461a      	mov	r2, r3
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	0e5b      	lsrs	r3, r3, #25
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	f003 0304 	and.w	r3, r3, #4
 8001f3e:	4413      	add	r3, r2
 8001f40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	0d1b      	lsrs	r3, r3, #20
 8001f4a:	f003 031f 	and.w	r3, r3, #31
 8001f4e:	2107      	movs	r1, #7
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	401a      	ands	r2, r3
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	0d1b      	lsrs	r3, r3, #20
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	fa01 f303 	lsl.w	r3, r1, r3
 8001f66:	431a      	orrs	r2, r3
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f6c:	bf00      	nop
 8001f6e:	371c      	adds	r7, #28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f90:	43db      	mvns	r3, r3
 8001f92:	401a      	ands	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f003 0318 	and.w	r3, r3, #24
 8001f9a:	4908      	ldr	r1, [pc, #32]	; (8001fbc <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f9c:	40d9      	lsrs	r1, r3
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	400b      	ands	r3, r1
 8001fa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001fae:	bf00      	nop
 8001fb0:	3714      	adds	r7, #20
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	0007ffff 	.word	0x0007ffff

08001fc0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 031f 	and.w	r3, r3, #31
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002008:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6093      	str	r3, [r2, #8]
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800202c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002030:	d101      	bne.n	8002036 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002032:	2301      	movs	r3, #1
 8002034:	e000      	b.n	8002038 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002054:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002058:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002080:	d101      	bne.n	8002086 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002082:	2301      	movs	r3, #1
 8002084:	e000      	b.n	8002088 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020a8:	f043 0201 	orr.w	r2, r3, #1
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d101      	bne.n	80020d4 <LL_ADC_IsEnabled+0x18>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <LL_ADC_IsEnabled+0x1a>
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020f2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020f6:	f043 0204 	orr.w	r2, r3, #4
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 0304 	and.w	r3, r3, #4
 800211a:	2b04      	cmp	r3, #4
 800211c:	d101      	bne.n	8002122 <LL_ADC_REG_IsConversionOngoing+0x18>
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 0308 	and.w	r3, r3, #8
 8002140:	2b08      	cmp	r3, #8
 8002142:	d101      	bne.n	8002148 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002144:	2301      	movs	r3, #1
 8002146:	e000      	b.n	800214a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
	...

08002158 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002158:	b590      	push	{r4, r7, lr}
 800215a:	b089      	sub	sp, #36	; 0x24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002160:	2300      	movs	r3, #0
 8002162:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002164:	2300      	movs	r3, #0
 8002166:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e136      	b.n	80023e0 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800217c:	2b00      	cmp	r3, #0
 800217e:	d109      	bne.n	8002194 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f7ff fa8b 	bl	800169c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff ff3f 	bl	800201c <LL_ADC_IsDeepPowerDownEnabled>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d004      	beq.n	80021ae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff ff25 	bl	8001ff8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff ff5a 	bl	800206c <LL_ADC_IsInternalRegulatorEnabled>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d115      	bne.n	80021ea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff ff3e 	bl	8002044 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021c8:	4b87      	ldr	r3, [pc, #540]	; (80023e8 <HAL_ADC_Init+0x290>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	099b      	lsrs	r3, r3, #6
 80021ce:	4a87      	ldr	r2, [pc, #540]	; (80023ec <HAL_ADC_Init+0x294>)
 80021d0:	fba2 2303 	umull	r2, r3, r2, r3
 80021d4:	099b      	lsrs	r3, r3, #6
 80021d6:	3301      	adds	r3, #1
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021dc:	e002      	b.n	80021e4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	3b01      	subs	r3, #1
 80021e2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1f9      	bne.n	80021de <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff ff3c 	bl	800206c <LL_ADC_IsInternalRegulatorEnabled>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10d      	bne.n	8002216 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021fe:	f043 0210 	orr.w	r2, r3, #16
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800220a:	f043 0201 	orr.w	r2, r3, #1
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ff75 	bl	800210a <LL_ADC_REG_IsConversionOngoing>
 8002220:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002226:	f003 0310 	and.w	r3, r3, #16
 800222a:	2b00      	cmp	r3, #0
 800222c:	f040 80cf 	bne.w	80023ce <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2b00      	cmp	r3, #0
 8002234:	f040 80cb 	bne.w	80023ce <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800223c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002240:	f043 0202 	orr.w	r2, r3, #2
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff ff35 	bl	80020bc <LL_ADC_IsEnabled>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d115      	bne.n	8002284 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002258:	4865      	ldr	r0, [pc, #404]	; (80023f0 <HAL_ADC_Init+0x298>)
 800225a:	f7ff ff2f 	bl	80020bc <LL_ADC_IsEnabled>
 800225e:	4604      	mov	r4, r0
 8002260:	4864      	ldr	r0, [pc, #400]	; (80023f4 <HAL_ADC_Init+0x29c>)
 8002262:	f7ff ff2b 	bl	80020bc <LL_ADC_IsEnabled>
 8002266:	4603      	mov	r3, r0
 8002268:	431c      	orrs	r4, r3
 800226a:	4863      	ldr	r0, [pc, #396]	; (80023f8 <HAL_ADC_Init+0x2a0>)
 800226c:	f7ff ff26 	bl	80020bc <LL_ADC_IsEnabled>
 8002270:	4603      	mov	r3, r0
 8002272:	4323      	orrs	r3, r4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d105      	bne.n	8002284 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4619      	mov	r1, r3
 800227e:	485f      	ldr	r0, [pc, #380]	; (80023fc <HAL_ADC_Init+0x2a4>)
 8002280:	f7ff fd74 	bl	8001d6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	7e5b      	ldrb	r3, [r3, #25]
 8002288:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800228e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002294:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800229a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022a2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d106      	bne.n	80022c0 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	3b01      	subs	r3, #1
 80022b8:	045b      	lsls	r3, r3, #17
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	4313      	orrs	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d009      	beq.n	80022dc <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022cc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	4b47      	ldr	r3, [pc, #284]	; (8002400 <HAL_ADC_Init+0x2a8>)
 80022e4:	4013      	ands	r3, r2
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	69b9      	ldr	r1, [r7, #24]
 80022ec:	430b      	orrs	r3, r1
 80022ee:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff ff08 	bl	800210a <LL_ADC_REG_IsConversionOngoing>
 80022fa:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff ff15 	bl	8002130 <LL_ADC_INJ_IsConversionOngoing>
 8002306:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d13d      	bne.n	800238a <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d13a      	bne.n	800238a <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002318:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002320:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002322:	4313      	orrs	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002330:	f023 0302 	bic.w	r3, r3, #2
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	69b9      	ldr	r1, [r7, #24]
 800233a:	430b      	orrs	r3, r1
 800233c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002344:	2b01      	cmp	r3, #1
 8002346:	d118      	bne.n	800237a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002352:	f023 0304 	bic.w	r3, r3, #4
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800235e:	4311      	orrs	r1, r2
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002364:	4311      	orrs	r1, r2
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800236a:	430a      	orrs	r2, r1
 800236c:	431a      	orrs	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f042 0201 	orr.w	r2, r2, #1
 8002376:	611a      	str	r2, [r3, #16]
 8002378:	e007      	b.n	800238a <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	691a      	ldr	r2, [r3, #16]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0201 	bic.w	r2, r2, #1
 8002388:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d10c      	bne.n	80023ac <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002398:	f023 010f 	bic.w	r1, r3, #15
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	1e5a      	subs	r2, r3, #1
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	631a      	str	r2, [r3, #48]	; 0x30
 80023aa:	e007      	b.n	80023bc <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 020f 	bic.w	r2, r2, #15
 80023ba:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c0:	f023 0303 	bic.w	r3, r3, #3
 80023c4:	f043 0201 	orr.w	r2, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	655a      	str	r2, [r3, #84]	; 0x54
 80023cc:	e007      	b.n	80023de <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d2:	f043 0210 	orr.w	r2, r3, #16
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80023de:	7ffb      	ldrb	r3, [r7, #31]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3724      	adds	r7, #36	; 0x24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd90      	pop	{r4, r7, pc}
 80023e8:	20000000 	.word	0x20000000
 80023ec:	053e2d63 	.word	0x053e2d63
 80023f0:	50040000 	.word	0x50040000
 80023f4:	50040100 	.word	0x50040100
 80023f8:	50040200 	.word	0x50040200
 80023fc:	50040300 	.word	0x50040300
 8002400:	fff0c007 	.word	0xfff0c007

08002404 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800240c:	4857      	ldr	r0, [pc, #348]	; (800256c <HAL_ADC_Start+0x168>)
 800240e:	f7ff fdd7 	bl	8001fc0 <LL_ADC_GetMultimode>
 8002412:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fe76 	bl	800210a <LL_ADC_REG_IsConversionOngoing>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	f040 809c 	bne.w	800255e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_ADC_Start+0x30>
 8002430:	2302      	movs	r3, #2
 8002432:	e097      	b.n	8002564 <HAL_ADC_Start+0x160>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 ffa9 	bl	8003394 <ADC_Enable>
 8002442:	4603      	mov	r3, r0
 8002444:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002446:	7dfb      	ldrb	r3, [r7, #23]
 8002448:	2b00      	cmp	r3, #0
 800244a:	f040 8083 	bne.w	8002554 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002452:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002456:	f023 0301 	bic.w	r3, r3, #1
 800245a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a42      	ldr	r2, [pc, #264]	; (8002570 <HAL_ADC_Start+0x16c>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d002      	beq.n	8002472 <HAL_ADC_Start+0x6e>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	e000      	b.n	8002474 <HAL_ADC_Start+0x70>
 8002472:	4b40      	ldr	r3, [pc, #256]	; (8002574 <HAL_ADC_Start+0x170>)
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6812      	ldr	r2, [r2, #0]
 8002478:	4293      	cmp	r3, r2
 800247a:	d002      	beq.n	8002482 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d105      	bne.n	800248e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002486:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002492:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800249a:	d106      	bne.n	80024aa <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a0:	f023 0206 	bic.w	r2, r3, #6
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	659a      	str	r2, [r3, #88]	; 0x58
 80024a8:	e002      	b.n	80024b0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	221c      	movs	r2, #28
 80024b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a2a      	ldr	r2, [pc, #168]	; (8002570 <HAL_ADC_Start+0x16c>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d002      	beq.n	80024d0 <HAL_ADC_Start+0xcc>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	e000      	b.n	80024d2 <HAL_ADC_Start+0xce>
 80024d0:	4b28      	ldr	r3, [pc, #160]	; (8002574 <HAL_ADC_Start+0x170>)
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6812      	ldr	r2, [r2, #0]
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d008      	beq.n	80024ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	2b05      	cmp	r3, #5
 80024e4:	d002      	beq.n	80024ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	2b09      	cmp	r3, #9
 80024ea:	d114      	bne.n	8002516 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d007      	beq.n	800250a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002502:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fde7 	bl	80020e2 <LL_ADC_REG_StartConversion>
 8002514:	e025      	b.n	8002562 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a12      	ldr	r2, [pc, #72]	; (8002570 <HAL_ADC_Start+0x16c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d002      	beq.n	8002532 <HAL_ADC_Start+0x12e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	e000      	b.n	8002534 <HAL_ADC_Start+0x130>
 8002532:	4b10      	ldr	r3, [pc, #64]	; (8002574 <HAL_ADC_Start+0x170>)
 8002534:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00f      	beq.n	8002562 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002546:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800254a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	655a      	str	r2, [r3, #84]	; 0x54
 8002552:	e006      	b.n	8002562 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800255c:	e001      	b.n	8002562 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800255e:	2302      	movs	r3, #2
 8002560:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002562:	7dfb      	ldrb	r3, [r7, #23]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	50040300 	.word	0x50040300
 8002570:	50040100 	.word	0x50040100
 8002574:	50040000 	.word	0x50040000

08002578 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b088      	sub	sp, #32
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002582:	4866      	ldr	r0, [pc, #408]	; (800271c <HAL_ADC_PollForConversion+0x1a4>)
 8002584:	f7ff fd1c 	bl	8001fc0 <LL_ADC_GetMultimode>
 8002588:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	2b08      	cmp	r3, #8
 8002590:	d102      	bne.n	8002598 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002592:	2308      	movs	r3, #8
 8002594:	61fb      	str	r3, [r7, #28]
 8002596:	e02a      	b.n	80025ee <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b05      	cmp	r3, #5
 80025a2:	d002      	beq.n	80025aa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	2b09      	cmp	r3, #9
 80025a8:	d111      	bne.n	80025ce <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025bc:	f043 0220 	orr.w	r2, r3, #32
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e0a4      	b.n	8002712 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80025c8:	2304      	movs	r3, #4
 80025ca:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025cc:	e00f      	b.n	80025ee <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80025ce:	4853      	ldr	r0, [pc, #332]	; (800271c <HAL_ADC_PollForConversion+0x1a4>)
 80025d0:	f7ff fd04 	bl	8001fdc <LL_ADC_GetMultiDMATransfer>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025de:	f043 0220 	orr.w	r2, r3, #32
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e093      	b.n	8002712 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80025ea:	2304      	movs	r3, #4
 80025ec:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80025ee:	f7ff fb8d 	bl	8001d0c <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80025f4:	e021      	b.n	800263a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025fc:	d01d      	beq.n	800263a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80025fe:	f7ff fb85 	bl	8001d0c <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d302      	bcc.n	8002614 <HAL_ADC_PollForConversion+0x9c>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d112      	bne.n	800263a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	4013      	ands	r3, r2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d10b      	bne.n	800263a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002626:	f043 0204 	orr.w	r2, r3, #4
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e06b      	b.n	8002712 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	4013      	ands	r3, r2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d0d6      	beq.n	80025f6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800264c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff fc10 	bl	8001e7e <LL_ADC_REG_IsTriggerSourceSWStart>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01c      	beq.n	800269e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	7e5b      	ldrb	r3, [r3, #25]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d118      	bne.n	800269e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b08      	cmp	r3, #8
 8002678:	d111      	bne.n	800269e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800268a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d105      	bne.n	800269e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002696:	f043 0201 	orr.w	r2, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a1f      	ldr	r2, [pc, #124]	; (8002720 <HAL_ADC_PollForConversion+0x1a8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d002      	beq.n	80026ae <HAL_ADC_PollForConversion+0x136>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	e000      	b.n	80026b0 <HAL_ADC_PollForConversion+0x138>
 80026ae:	4b1d      	ldr	r3, [pc, #116]	; (8002724 <HAL_ADC_PollForConversion+0x1ac>)
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6812      	ldr	r2, [r2, #0]
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d008      	beq.n	80026ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d005      	beq.n	80026ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2b05      	cmp	r3, #5
 80026c2:	d002      	beq.n	80026ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	2b09      	cmp	r3, #9
 80026c8:	d104      	bne.n	80026d4 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	e00c      	b.n	80026ee <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a11      	ldr	r2, [pc, #68]	; (8002720 <HAL_ADC_PollForConversion+0x1a8>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d002      	beq.n	80026e4 <HAL_ADC_PollForConversion+0x16c>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	e000      	b.n	80026e6 <HAL_ADC_PollForConversion+0x16e>
 80026e4:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <HAL_ADC_PollForConversion+0x1ac>)
 80026e6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d104      	bne.n	80026fe <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2208      	movs	r2, #8
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	e008      	b.n	8002710 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d103      	bne.n	8002710 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	220c      	movs	r2, #12
 800270e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3720      	adds	r7, #32
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	50040300 	.word	0x50040300
 8002720:	50040100 	.word	0x50040100
 8002724:	50040000 	.word	0x50040000

08002728 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002736:	4618      	mov	r0, r3
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
	...

08002744 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08a      	sub	sp, #40	; 0x28
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800274c:	2300      	movs	r3, #0
 800274e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002760:	4882      	ldr	r0, [pc, #520]	; (800296c <HAL_ADC_IRQHandler+0x228>)
 8002762:	f7ff fc2d 	bl	8001fc0 <LL_ADC_GetMultimode>
 8002766:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d017      	beq.n	80027a2 <HAL_ADC_IRQHandler+0x5e>
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d012      	beq.n	80027a2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002780:	f003 0310 	and.w	r3, r3, #16
 8002784:	2b00      	cmp	r3, #0
 8002786:	d105      	bne.n	8002794 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 fead 	bl	80034f4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2202      	movs	r2, #2
 80027a0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d004      	beq.n	80027b6 <HAL_ADC_IRQHandler+0x72>
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	f003 0304 	and.w	r3, r3, #4
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10a      	bne.n	80027cc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 8083 	beq.w	80028c8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	f003 0308 	and.w	r3, r3, #8
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d07d      	beq.n	80028c8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d105      	bne.n	80027e4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fb48 	bl	8001e7e <LL_ADC_REG_IsTriggerSourceSWStart>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d062      	beq.n	80028ba <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a5d      	ldr	r2, [pc, #372]	; (8002970 <HAL_ADC_IRQHandler+0x22c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d002      	beq.n	8002804 <HAL_ADC_IRQHandler+0xc0>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	e000      	b.n	8002806 <HAL_ADC_IRQHandler+0xc2>
 8002804:	4b5b      	ldr	r3, [pc, #364]	; (8002974 <HAL_ADC_IRQHandler+0x230>)
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	4293      	cmp	r3, r2
 800280c:	d008      	beq.n	8002820 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	2b05      	cmp	r3, #5
 8002818:	d002      	beq.n	8002820 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2b09      	cmp	r3, #9
 800281e:	d104      	bne.n	800282a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	623b      	str	r3, [r7, #32]
 8002828:	e00c      	b.n	8002844 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a50      	ldr	r2, [pc, #320]	; (8002970 <HAL_ADC_IRQHandler+0x22c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d002      	beq.n	800283a <HAL_ADC_IRQHandler+0xf6>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	e000      	b.n	800283c <HAL_ADC_IRQHandler+0xf8>
 800283a:	4b4e      	ldr	r3, [pc, #312]	; (8002974 <HAL_ADC_IRQHandler+0x230>)
 800283c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002844:	6a3b      	ldr	r3, [r7, #32]
 8002846:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d135      	bne.n	80028ba <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0308 	and.w	r3, r3, #8
 8002858:	2b08      	cmp	r3, #8
 800285a:	d12e      	bne.n	80028ba <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff fc52 	bl	800210a <LL_ADC_REG_IsConversionOngoing>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d11a      	bne.n	80028a2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 020c 	bic.w	r2, r2, #12
 800287a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002880:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d112      	bne.n	80028ba <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002898:	f043 0201 	orr.w	r2, r3, #1
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	655a      	str	r2, [r3, #84]	; 0x54
 80028a0:	e00b      	b.n	80028ba <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a6:	f043 0210 	orr.w	r2, r3, #16
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b2:	f043 0201 	orr.w	r2, r3, #1
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f95c 	bl	8002b78 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	220c      	movs	r2, #12
 80028c6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f003 0320 	and.w	r3, r3, #32
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d004      	beq.n	80028dc <HAL_ADC_IRQHandler+0x198>
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	f003 0320 	and.w	r3, r3, #32
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10b      	bne.n	80028f4 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 809f 	beq.w	8002a26 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 8099 	beq.w	8002a26 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028f8:	f003 0310 	and.w	r3, r3, #16
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d105      	bne.n	800290c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002904:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff faf3 	bl	8001efc <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002916:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff faae 	bl	8001e7e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002922:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a11      	ldr	r2, [pc, #68]	; (8002970 <HAL_ADC_IRQHandler+0x22c>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d002      	beq.n	8002934 <HAL_ADC_IRQHandler+0x1f0>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	e000      	b.n	8002936 <HAL_ADC_IRQHandler+0x1f2>
 8002934:	4b0f      	ldr	r3, [pc, #60]	; (8002974 <HAL_ADC_IRQHandler+0x230>)
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	6812      	ldr	r2, [r2, #0]
 800293a:	4293      	cmp	r3, r2
 800293c:	d008      	beq.n	8002950 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d005      	beq.n	8002950 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2b06      	cmp	r3, #6
 8002948:	d002      	beq.n	8002950 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	2b07      	cmp	r3, #7
 800294e:	d104      	bne.n	800295a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	623b      	str	r3, [r7, #32]
 8002958:	e013      	b.n	8002982 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a04      	ldr	r2, [pc, #16]	; (8002970 <HAL_ADC_IRQHandler+0x22c>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d009      	beq.n	8002978 <HAL_ADC_IRQHandler+0x234>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	e007      	b.n	800297a <HAL_ADC_IRQHandler+0x236>
 800296a:	bf00      	nop
 800296c:	50040300 	.word	0x50040300
 8002970:	50040100 	.word	0x50040100
 8002974:	50040000 	.word	0x50040000
 8002978:	4b7d      	ldr	r3, [pc, #500]	; (8002b70 <HAL_ADC_IRQHandler+0x42c>)
 800297a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d047      	beq.n	8002a18 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002988:	6a3b      	ldr	r3, [r7, #32]
 800298a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d007      	beq.n	80029a2 <HAL_ADC_IRQHandler+0x25e>
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d03f      	beq.n	8002a18 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002998:	6a3b      	ldr	r3, [r7, #32]
 800299a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d13a      	bne.n	8002a18 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ac:	2b40      	cmp	r3, #64	; 0x40
 80029ae:	d133      	bne.n	8002a18 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80029b0:	6a3b      	ldr	r3, [r7, #32]
 80029b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d12e      	bne.n	8002a18 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff fbb6 	bl	8002130 <LL_ADC_INJ_IsConversionOngoing>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d11a      	bne.n	8002a00 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80029d8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d112      	bne.n	8002a18 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f6:	f043 0201 	orr.w	r2, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	655a      	str	r2, [r3, #84]	; 0x54
 80029fe:	e00b      	b.n	8002a18 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a04:	f043 0210 	orr.w	r2, r3, #16
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a10:	f043 0201 	orr.w	r2, r3, #1
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 fd43 	bl	80034a4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2260      	movs	r2, #96	; 0x60
 8002a24:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d011      	beq.n	8002a54 <HAL_ADC_IRQHandler+0x310>
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00c      	beq.n	8002a54 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f8a0 	bl	8002b8c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2280      	movs	r2, #128	; 0x80
 8002a52:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d012      	beq.n	8002a84 <HAL_ADC_IRQHandler+0x340>
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00d      	beq.n	8002a84 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f000 fd29 	bl	80034cc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a82:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d012      	beq.n	8002ab4 <HAL_ADC_IRQHandler+0x370>
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00d      	beq.n	8002ab4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a9c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 fd1b 	bl	80034e0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ab2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d036      	beq.n	8002b2c <HAL_ADC_IRQHandler+0x3e8>
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d031      	beq.n	8002b2c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d102      	bne.n	8002ad6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad4:	e014      	b.n	8002b00 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d008      	beq.n	8002aee <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002adc:	4825      	ldr	r0, [pc, #148]	; (8002b74 <HAL_ADC_IRQHandler+0x430>)
 8002ade:	f7ff fa7d 	bl	8001fdc <LL_ADC_GetMultiDMATransfer>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00b      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	627b      	str	r3, [r7, #36]	; 0x24
 8002aec:	e008      	b.n	8002b00 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002afc:	2301      	movs	r3, #1
 8002afe:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d10e      	bne.n	8002b24 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b0a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b16:	f043 0202 	orr.w	r2, r3, #2
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f83e 	bl	8002ba0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2210      	movs	r2, #16
 8002b2a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d018      	beq.n	8002b68 <HAL_ADC_IRQHandler+0x424>
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d013      	beq.n	8002b68 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b44:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b50:	f043 0208 	orr.w	r2, r3, #8
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b60:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fca8 	bl	80034b8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002b68:	bf00      	nop
 8002b6a:	3728      	adds	r7, #40	; 0x28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	50040000 	.word	0x50040000
 8002b74:	50040300 	.word	0x50040300

08002b78 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b0b6      	sub	sp, #216	; 0xd8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d101      	bne.n	8002bd6 <HAL_ADC_ConfigChannel+0x22>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e3c7      	b.n	8003366 <HAL_ADC_ConfigChannel+0x7b2>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff fa91 	bl	800210a <LL_ADC_REG_IsConversionOngoing>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f040 83a8 	bne.w	8003340 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	2b05      	cmp	r3, #5
 8002bf6:	d824      	bhi.n	8002c42 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	3b02      	subs	r3, #2
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d81b      	bhi.n	8002c3a <HAL_ADC_ConfigChannel+0x86>
 8002c02:	a201      	add	r2, pc, #4	; (adr r2, 8002c08 <HAL_ADC_ConfigChannel+0x54>)
 8002c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c08:	08002c19 	.word	0x08002c19
 8002c0c:	08002c21 	.word	0x08002c21
 8002c10:	08002c29 	.word	0x08002c29
 8002c14:	08002c31 	.word	0x08002c31
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	220c      	movs	r2, #12
 8002c1c:	605a      	str	r2, [r3, #4]
          break;
 8002c1e:	e011      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2212      	movs	r2, #18
 8002c24:	605a      	str	r2, [r3, #4]
          break;
 8002c26:	e00d      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	2218      	movs	r2, #24
 8002c2c:	605a      	str	r2, [r3, #4]
          break;
 8002c2e:	e009      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c36:	605a      	str	r2, [r3, #4]
          break;
 8002c38:	e004      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	2206      	movs	r2, #6
 8002c3e:	605a      	str	r2, [r3, #4]
          break;
 8002c40:	e000      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002c42:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6818      	ldr	r0, [r3, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	6859      	ldr	r1, [r3, #4]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	461a      	mov	r2, r3
 8002c52:	f7ff f927 	bl	8001ea4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fa55 	bl	800210a <LL_ADC_REG_IsConversionOngoing>
 8002c60:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fa61 	bl	8002130 <LL_ADC_INJ_IsConversionOngoing>
 8002c6e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c72:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f040 81a6 	bne.w	8002fc8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f040 81a1 	bne.w	8002fc8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6818      	ldr	r0, [r3, #0]
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	6819      	ldr	r1, [r3, #0]
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	461a      	mov	r2, r3
 8002c94:	f7ff f945 	bl	8001f22 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	695a      	ldr	r2, [r3, #20]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	08db      	lsrs	r3, r3, #3
 8002ca4:	f003 0303 	and.w	r3, r3, #3
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d00a      	beq.n	8002cd0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6818      	ldr	r0, [r3, #0]
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	6919      	ldr	r1, [r3, #16]
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002cca:	f7ff f883 	bl	8001dd4 <LL_ADC_SetOffset>
 8002cce:	e17b      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff f8a0 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d10a      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x148>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2100      	movs	r1, #0
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff f895 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	0e9b      	lsrs	r3, r3, #26
 8002cf6:	f003 021f 	and.w	r2, r3, #31
 8002cfa:	e01e      	b.n	8002d3a <HAL_ADC_ConfigChannel+0x186>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2100      	movs	r1, #0
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff f88a 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002d12:	fa93 f3a3 	rbit	r3, r3
 8002d16:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002d1e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002d22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002d2a:	2320      	movs	r3, #32
 8002d2c:	e004      	b.n	8002d38 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002d2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002d32:	fab3 f383 	clz	r3, r3
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d105      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x19e>
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	0e9b      	lsrs	r3, r3, #26
 8002d4c:	f003 031f 	and.w	r3, r3, #31
 8002d50:	e018      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x1d0>
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002d5e:	fa93 f3a3 	rbit	r3, r3
 8002d62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002d6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002d76:	2320      	movs	r3, #32
 8002d78:	e004      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002d7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002d7e:	fab3 f383 	clz	r3, r3
 8002d82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d106      	bne.n	8002d96 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	2100      	movs	r1, #0
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff f859 	bl	8001e48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff f83d 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002da2:	4603      	mov	r3, r0
 8002da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10a      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x20e>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2101      	movs	r1, #1
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff f832 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002db8:	4603      	mov	r3, r0
 8002dba:	0e9b      	lsrs	r3, r3, #26
 8002dbc:	f003 021f 	and.w	r2, r3, #31
 8002dc0:	e01e      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x24c>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff f827 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002dd8:	fa93 f3a3 	rbit	r3, r3
 8002ddc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002de0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002de4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002de8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d101      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002df0:	2320      	movs	r3, #32
 8002df2:	e004      	b.n	8002dfe <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002df4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002df8:	fab3 f383 	clz	r3, r3
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d105      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x264>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	0e9b      	lsrs	r3, r3, #26
 8002e12:	f003 031f 	and.w	r3, r3, #31
 8002e16:	e018      	b.n	8002e4a <HAL_ADC_ConfigChannel+0x296>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e24:	fa93 f3a3 	rbit	r3, r3
 8002e28:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002e30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002e34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	e004      	b.n	8002e4a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002e40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002e44:	fab3 f383 	clz	r3, r3
 8002e48:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d106      	bne.n	8002e5c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2200      	movs	r2, #0
 8002e54:	2101      	movs	r1, #1
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe fff6 	bl	8001e48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2102      	movs	r1, #2
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe ffda 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10a      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x2d4>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2102      	movs	r1, #2
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fe ffcf 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	0e9b      	lsrs	r3, r3, #26
 8002e82:	f003 021f 	and.w	r2, r3, #31
 8002e86:	e01e      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x312>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2102      	movs	r1, #2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe ffc4 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002e94:	4603      	mov	r3, r0
 8002e96:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e9e:	fa93 f3a3 	rbit	r3, r3
 8002ea2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002ea6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002eaa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002eae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002eb6:	2320      	movs	r3, #32
 8002eb8:	e004      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002eba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ebe:	fab3 f383 	clz	r3, r3
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d105      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x32a>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	0e9b      	lsrs	r3, r3, #26
 8002ed8:	f003 031f 	and.w	r3, r3, #31
 8002edc:	e016      	b.n	8002f0c <HAL_ADC_ConfigChannel+0x358>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002eea:	fa93 f3a3 	rbit	r3, r3
 8002eee:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002ef0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ef2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002ef6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002efe:	2320      	movs	r3, #32
 8002f00:	e004      	b.n	8002f0c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002f02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002f06:	fab3 f383 	clz	r3, r3
 8002f0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d106      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2200      	movs	r2, #0
 8002f16:	2102      	movs	r1, #2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fe ff95 	bl	8001e48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2103      	movs	r1, #3
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7fe ff79 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d10a      	bne.n	8002f4a <HAL_ADC_ConfigChannel+0x396>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2103      	movs	r1, #3
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe ff6e 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002f40:	4603      	mov	r3, r0
 8002f42:	0e9b      	lsrs	r3, r3, #26
 8002f44:	f003 021f 	and.w	r2, r3, #31
 8002f48:	e017      	b.n	8002f7a <HAL_ADC_ConfigChannel+0x3c6>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2103      	movs	r1, #3
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7fe ff63 	bl	8001e1c <LL_ADC_GetOffsetChannel>
 8002f56:	4603      	mov	r3, r0
 8002f58:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002f62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f64:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002f66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002f6c:	2320      	movs	r3, #32
 8002f6e:	e003      	b.n	8002f78 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002f70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f72:	fab3 f383 	clz	r3, r3
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d105      	bne.n	8002f92 <HAL_ADC_ConfigChannel+0x3de>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	0e9b      	lsrs	r3, r3, #26
 8002f8c:	f003 031f 	and.w	r3, r3, #31
 8002f90:	e011      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x402>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f9a:	fa93 f3a3 	rbit	r3, r3
 8002f9e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002fa0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fa2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002fa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002faa:	2320      	movs	r3, #32
 8002fac:	e003      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002fae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fb0:	fab3 f383 	clz	r3, r3
 8002fb4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d106      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2103      	movs	r1, #3
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7fe ff40 	bl	8001e48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff f875 	bl	80020bc <LL_ADC_IsEnabled>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f040 813f 	bne.w	8003258 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6818      	ldr	r0, [r3, #0]
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	6819      	ldr	r1, [r3, #0]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	f7fe ffc6 	bl	8001f78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	4a8e      	ldr	r2, [pc, #568]	; (800322c <HAL_ADC_ConfigChannel+0x678>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	f040 8130 	bne.w	8003258 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10b      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x46c>
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	0e9b      	lsrs	r3, r3, #26
 800300e:	3301      	adds	r3, #1
 8003010:	f003 031f 	and.w	r3, r3, #31
 8003014:	2b09      	cmp	r3, #9
 8003016:	bf94      	ite	ls
 8003018:	2301      	movls	r3, #1
 800301a:	2300      	movhi	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	e019      	b.n	8003054 <HAL_ADC_ConfigChannel+0x4a0>
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800302e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003030:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003032:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003038:	2320      	movs	r3, #32
 800303a:	e003      	b.n	8003044 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800303c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800303e:	fab3 f383 	clz	r3, r3
 8003042:	b2db      	uxtb	r3, r3
 8003044:	3301      	adds	r3, #1
 8003046:	f003 031f 	and.w	r3, r3, #31
 800304a:	2b09      	cmp	r3, #9
 800304c:	bf94      	ite	ls
 800304e:	2301      	movls	r3, #1
 8003050:	2300      	movhi	r3, #0
 8003052:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003054:	2b00      	cmp	r3, #0
 8003056:	d079      	beq.n	800314c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003060:	2b00      	cmp	r3, #0
 8003062:	d107      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x4c0>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	0e9b      	lsrs	r3, r3, #26
 800306a:	3301      	adds	r3, #1
 800306c:	069b      	lsls	r3, r3, #26
 800306e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003072:	e015      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x4ec>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003084:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003086:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 800308c:	2320      	movs	r3, #32
 800308e:	e003      	b.n	8003098 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003090:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003092:	fab3 f383 	clz	r3, r3
 8003096:	b2db      	uxtb	r3, r3
 8003098:	3301      	adds	r3, #1
 800309a:	069b      	lsls	r3, r3, #26
 800309c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d109      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x50c>
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	0e9b      	lsrs	r3, r3, #26
 80030b2:	3301      	adds	r3, #1
 80030b4:	f003 031f 	and.w	r3, r3, #31
 80030b8:	2101      	movs	r1, #1
 80030ba:	fa01 f303 	lsl.w	r3, r1, r3
 80030be:	e017      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x53c>
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030c8:	fa93 f3a3 	rbit	r3, r3
 80030cc:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80030ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030d0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80030d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80030d8:	2320      	movs	r3, #32
 80030da:	e003      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80030dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030de:	fab3 f383 	clz	r3, r3
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	3301      	adds	r3, #1
 80030e6:	f003 031f 	and.w	r3, r3, #31
 80030ea:	2101      	movs	r1, #1
 80030ec:	fa01 f303 	lsl.w	r3, r1, r3
 80030f0:	ea42 0103 	orr.w	r1, r2, r3
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10a      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x562>
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	0e9b      	lsrs	r3, r3, #26
 8003106:	3301      	adds	r3, #1
 8003108:	f003 021f 	and.w	r2, r3, #31
 800310c:	4613      	mov	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	4413      	add	r3, r2
 8003112:	051b      	lsls	r3, r3, #20
 8003114:	e018      	b.n	8003148 <HAL_ADC_ConfigChannel+0x594>
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800311e:	fa93 f3a3 	rbit	r3, r3
 8003122:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003126:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800312e:	2320      	movs	r3, #32
 8003130:	e003      	b.n	800313a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003134:	fab3 f383 	clz	r3, r3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	3301      	adds	r3, #1
 800313c:	f003 021f 	and.w	r2, r3, #31
 8003140:	4613      	mov	r3, r2
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	4413      	add	r3, r2
 8003146:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003148:	430b      	orrs	r3, r1
 800314a:	e080      	b.n	800324e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003154:	2b00      	cmp	r3, #0
 8003156:	d107      	bne.n	8003168 <HAL_ADC_ConfigChannel+0x5b4>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	0e9b      	lsrs	r3, r3, #26
 800315e:	3301      	adds	r3, #1
 8003160:	069b      	lsls	r3, r3, #26
 8003162:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003166:	e015      	b.n	8003194 <HAL_ADC_ConfigChannel+0x5e0>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003170:	fa93 f3a3 	rbit	r3, r3
 8003174:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003178:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800317a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003180:	2320      	movs	r3, #32
 8003182:	e003      	b.n	800318c <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003186:	fab3 f383 	clz	r3, r3
 800318a:	b2db      	uxtb	r3, r3
 800318c:	3301      	adds	r3, #1
 800318e:	069b      	lsls	r3, r3, #26
 8003190:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319c:	2b00      	cmp	r3, #0
 800319e:	d109      	bne.n	80031b4 <HAL_ADC_ConfigChannel+0x600>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	0e9b      	lsrs	r3, r3, #26
 80031a6:	3301      	adds	r3, #1
 80031a8:	f003 031f 	and.w	r3, r3, #31
 80031ac:	2101      	movs	r1, #1
 80031ae:	fa01 f303 	lsl.w	r3, r1, r3
 80031b2:	e017      	b.n	80031e4 <HAL_ADC_ConfigChannel+0x630>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	fa93 f3a3 	rbit	r3, r3
 80031c0:	61fb      	str	r3, [r7, #28]
  return result;
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80031c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80031cc:	2320      	movs	r3, #32
 80031ce:	e003      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80031d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d2:	fab3 f383 	clz	r3, r3
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	3301      	adds	r3, #1
 80031da:	f003 031f 	and.w	r3, r3, #31
 80031de:	2101      	movs	r1, #1
 80031e0:	fa01 f303 	lsl.w	r3, r1, r3
 80031e4:	ea42 0103 	orr.w	r1, r2, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d10d      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x65c>
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	0e9b      	lsrs	r3, r3, #26
 80031fa:	3301      	adds	r3, #1
 80031fc:	f003 021f 	and.w	r2, r3, #31
 8003200:	4613      	mov	r3, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	4413      	add	r3, r2
 8003206:	3b1e      	subs	r3, #30
 8003208:	051b      	lsls	r3, r3, #20
 800320a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800320e:	e01d      	b.n	800324c <HAL_ADC_ConfigChannel+0x698>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	fa93 f3a3 	rbit	r3, r3
 800321c:	613b      	str	r3, [r7, #16]
  return result;
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d103      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003228:	2320      	movs	r3, #32
 800322a:	e005      	b.n	8003238 <HAL_ADC_ConfigChannel+0x684>
 800322c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	fab3 f383 	clz	r3, r3
 8003236:	b2db      	uxtb	r3, r3
 8003238:	3301      	adds	r3, #1
 800323a:	f003 021f 	and.w	r2, r3, #31
 800323e:	4613      	mov	r3, r2
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	4413      	add	r3, r2
 8003244:	3b1e      	subs	r3, #30
 8003246:	051b      	lsls	r3, r3, #20
 8003248:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800324c:	430b      	orrs	r3, r1
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	6892      	ldr	r2, [r2, #8]
 8003252:	4619      	mov	r1, r3
 8003254:	f7fe fe65 	bl	8001f22 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	4b44      	ldr	r3, [pc, #272]	; (8003370 <HAL_ADC_ConfigChannel+0x7bc>)
 800325e:	4013      	ands	r3, r2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d07a      	beq.n	800335a <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003264:	4843      	ldr	r0, [pc, #268]	; (8003374 <HAL_ADC_ConfigChannel+0x7c0>)
 8003266:	f7fe fda7 	bl	8001db8 <LL_ADC_GetCommonPathInternalCh>
 800326a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a41      	ldr	r2, [pc, #260]	; (8003378 <HAL_ADC_ConfigChannel+0x7c4>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d12c      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003278:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800327c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d126      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a3c      	ldr	r2, [pc, #240]	; (800337c <HAL_ADC_ConfigChannel+0x7c8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d004      	beq.n	8003298 <HAL_ADC_ConfigChannel+0x6e4>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a3b      	ldr	r2, [pc, #236]	; (8003380 <HAL_ADC_ConfigChannel+0x7cc>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d15d      	bne.n	8003354 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003298:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800329c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80032a0:	4619      	mov	r1, r3
 80032a2:	4834      	ldr	r0, [pc, #208]	; (8003374 <HAL_ADC_ConfigChannel+0x7c0>)
 80032a4:	f7fe fd75 	bl	8001d92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032a8:	4b36      	ldr	r3, [pc, #216]	; (8003384 <HAL_ADC_ConfigChannel+0x7d0>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	099b      	lsrs	r3, r3, #6
 80032ae:	4a36      	ldr	r2, [pc, #216]	; (8003388 <HAL_ADC_ConfigChannel+0x7d4>)
 80032b0:	fba2 2303 	umull	r2, r3, r2, r3
 80032b4:	099b      	lsrs	r3, r3, #6
 80032b6:	1c5a      	adds	r2, r3, #1
 80032b8:	4613      	mov	r3, r2
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	4413      	add	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032c2:	e002      	b.n	80032ca <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	3b01      	subs	r3, #1
 80032c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1f9      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032d0:	e040      	b.n	8003354 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a2d      	ldr	r2, [pc, #180]	; (800338c <HAL_ADC_ConfigChannel+0x7d8>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d118      	bne.n	800330e <HAL_ADC_ConfigChannel+0x75a>
 80032dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80032e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d112      	bne.n	800330e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a23      	ldr	r2, [pc, #140]	; (800337c <HAL_ADC_ConfigChannel+0x7c8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d004      	beq.n	80032fc <HAL_ADC_ConfigChannel+0x748>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a22      	ldr	r2, [pc, #136]	; (8003380 <HAL_ADC_ConfigChannel+0x7cc>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d12d      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003300:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003304:	4619      	mov	r1, r3
 8003306:	481b      	ldr	r0, [pc, #108]	; (8003374 <HAL_ADC_ConfigChannel+0x7c0>)
 8003308:	f7fe fd43 	bl	8001d92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800330c:	e024      	b.n	8003358 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a1f      	ldr	r2, [pc, #124]	; (8003390 <HAL_ADC_ConfigChannel+0x7dc>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d120      	bne.n	800335a <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003318:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800331c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d11a      	bne.n	800335a <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a14      	ldr	r2, [pc, #80]	; (800337c <HAL_ADC_ConfigChannel+0x7c8>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d115      	bne.n	800335a <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800332e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003332:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003336:	4619      	mov	r1, r3
 8003338:	480e      	ldr	r0, [pc, #56]	; (8003374 <HAL_ADC_ConfigChannel+0x7c0>)
 800333a:	f7fe fd2a 	bl	8001d92 <LL_ADC_SetCommonPathInternalCh>
 800333e:	e00c      	b.n	800335a <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003344:	f043 0220 	orr.w	r2, r3, #32
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003352:	e002      	b.n	800335a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003354:	bf00      	nop
 8003356:	e000      	b.n	800335a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003358:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003362:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003366:	4618      	mov	r0, r3
 8003368:	37d8      	adds	r7, #216	; 0xd8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	80080000 	.word	0x80080000
 8003374:	50040300 	.word	0x50040300
 8003378:	c7520000 	.word	0xc7520000
 800337c:	50040000 	.word	0x50040000
 8003380:	50040200 	.word	0x50040200
 8003384:	20000000 	.word	0x20000000
 8003388:	053e2d63 	.word	0x053e2d63
 800338c:	cb840000 	.word	0xcb840000
 8003390:	80000001 	.word	0x80000001

08003394 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7fe fe8b 	bl	80020bc <LL_ADC_IsEnabled>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d14d      	bne.n	8003448 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	689a      	ldr	r2, [r3, #8]
 80033b2:	4b28      	ldr	r3, [pc, #160]	; (8003454 <ADC_Enable+0xc0>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00d      	beq.n	80033d6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033be:	f043 0210 	orr.w	r2, r3, #16
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ca:	f043 0201 	orr.w	r2, r3, #1
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e039      	b.n	800344a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fe fe5a 	bl	8002094 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80033e0:	f7fe fc94 	bl	8001d0c <HAL_GetTick>
 80033e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033e6:	e028      	b.n	800343a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7fe fe65 	bl	80020bc <LL_ADC_IsEnabled>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d104      	bne.n	8003402 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7fe fe49 	bl	8002094 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003402:	f7fe fc83 	bl	8001d0c <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d914      	bls.n	800343a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b01      	cmp	r3, #1
 800341c:	d00d      	beq.n	800343a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003422:	f043 0210 	orr.w	r2, r3, #16
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342e:	f043 0201 	orr.w	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e007      	b.n	800344a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b01      	cmp	r3, #1
 8003446:	d1cf      	bne.n	80033e8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	8000003f 	.word	0x8000003f

08003458 <LL_ADC_IsEnabled>:
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <LL_ADC_IsEnabled+0x18>
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <LL_ADC_IsEnabled+0x1a>
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr

0800347e <LL_ADC_REG_IsConversionOngoing>:
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 0304 	and.w	r3, r3, #4
 800348e:	2b04      	cmp	r3, #4
 8003490:	d101      	bne.n	8003496 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003492:	2301      	movs	r3, #1
 8003494:	e000      	b.n	8003498 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003508:	b590      	push	{r4, r7, lr}
 800350a:	b09f      	sub	sp, #124	; 0x7c
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003512:	2300      	movs	r3, #0
 8003514:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800351e:	2b01      	cmp	r3, #1
 8003520:	d101      	bne.n	8003526 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003522:	2302      	movs	r3, #2
 8003524:	e093      	b.n	800364e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800352e:	2300      	movs	r3, #0
 8003530:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003532:	2300      	movs	r3, #0
 8003534:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a47      	ldr	r2, [pc, #284]	; (8003658 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d102      	bne.n	8003546 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003540:	4b46      	ldr	r3, [pc, #280]	; (800365c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003542:	60bb      	str	r3, [r7, #8]
 8003544:	e001      	b.n	800354a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003546:	2300      	movs	r3, #0
 8003548:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10b      	bne.n	8003568 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003554:	f043 0220 	orr.w	r2, r3, #32
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e072      	b.n	800364e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	4618      	mov	r0, r3
 800356c:	f7ff ff87 	bl	800347e <LL_ADC_REG_IsConversionOngoing>
 8003570:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff ff81 	bl	800347e <LL_ADC_REG_IsConversionOngoing>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d154      	bne.n	800362c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003582:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003584:	2b00      	cmp	r3, #0
 8003586:	d151      	bne.n	800362c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003588:	4b35      	ldr	r3, [pc, #212]	; (8003660 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800358a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d02c      	beq.n	80035ee <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003594:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	6859      	ldr	r1, [r3, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035a6:	035b      	lsls	r3, r3, #13
 80035a8:	430b      	orrs	r3, r1
 80035aa:	431a      	orrs	r2, r3
 80035ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035ae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035b0:	4829      	ldr	r0, [pc, #164]	; (8003658 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80035b2:	f7ff ff51 	bl	8003458 <LL_ADC_IsEnabled>
 80035b6:	4604      	mov	r4, r0
 80035b8:	4828      	ldr	r0, [pc, #160]	; (800365c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80035ba:	f7ff ff4d 	bl	8003458 <LL_ADC_IsEnabled>
 80035be:	4603      	mov	r3, r0
 80035c0:	431c      	orrs	r4, r3
 80035c2:	4828      	ldr	r0, [pc, #160]	; (8003664 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80035c4:	f7ff ff48 	bl	8003458 <LL_ADC_IsEnabled>
 80035c8:	4603      	mov	r3, r0
 80035ca:	4323      	orrs	r3, r4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d137      	bne.n	8003640 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80035d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80035d8:	f023 030f 	bic.w	r3, r3, #15
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	6811      	ldr	r1, [r2, #0]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	6892      	ldr	r2, [r2, #8]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	431a      	orrs	r2, r3
 80035e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035ea:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035ec:	e028      	b.n	8003640 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80035ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035f8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035fa:	4817      	ldr	r0, [pc, #92]	; (8003658 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80035fc:	f7ff ff2c 	bl	8003458 <LL_ADC_IsEnabled>
 8003600:	4604      	mov	r4, r0
 8003602:	4816      	ldr	r0, [pc, #88]	; (800365c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003604:	f7ff ff28 	bl	8003458 <LL_ADC_IsEnabled>
 8003608:	4603      	mov	r3, r0
 800360a:	431c      	orrs	r4, r3
 800360c:	4815      	ldr	r0, [pc, #84]	; (8003664 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800360e:	f7ff ff23 	bl	8003458 <LL_ADC_IsEnabled>
 8003612:	4603      	mov	r3, r0
 8003614:	4323      	orrs	r3, r4
 8003616:	2b00      	cmp	r3, #0
 8003618:	d112      	bne.n	8003640 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800361a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003622:	f023 030f 	bic.w	r3, r3, #15
 8003626:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003628:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800362a:	e009      	b.n	8003640 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003630:	f043 0220 	orr.w	r2, r3, #32
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800363e:	e000      	b.n	8003642 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003640:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800364a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800364e:	4618      	mov	r0, r3
 8003650:	377c      	adds	r7, #124	; 0x7c
 8003652:	46bd      	mov	sp, r7
 8003654:	bd90      	pop	{r4, r7, pc}
 8003656:	bf00      	nop
 8003658:	50040000 	.word	0x50040000
 800365c:	50040100 	.word	0x50040100
 8003660:	50040300 	.word	0x50040300
 8003664:	50040200 	.word	0x50040200

08003668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f003 0307 	and.w	r3, r3, #7
 8003676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003678:	4b0c      	ldr	r3, [pc, #48]	; (80036ac <__NVIC_SetPriorityGrouping+0x44>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003684:	4013      	ands	r3, r2
 8003686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003690:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800369a:	4a04      	ldr	r2, [pc, #16]	; (80036ac <__NVIC_SetPriorityGrouping+0x44>)
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	60d3      	str	r3, [r2, #12]
}
 80036a0:	bf00      	nop
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	e000ed00 	.word	0xe000ed00

080036b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036b4:	4b04      	ldr	r3, [pc, #16]	; (80036c8 <__NVIC_GetPriorityGrouping+0x18>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	0a1b      	lsrs	r3, r3, #8
 80036ba:	f003 0307 	and.w	r3, r3, #7
}
 80036be:	4618      	mov	r0, r3
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	e000ed00 	.word	0xe000ed00

080036cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	4603      	mov	r3, r0
 80036d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	db0b      	blt.n	80036f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	f003 021f 	and.w	r2, r3, #31
 80036e4:	4907      	ldr	r1, [pc, #28]	; (8003704 <__NVIC_EnableIRQ+0x38>)
 80036e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ea:	095b      	lsrs	r3, r3, #5
 80036ec:	2001      	movs	r0, #1
 80036ee:	fa00 f202 	lsl.w	r2, r0, r2
 80036f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	e000e100 	.word	0xe000e100

08003708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	4603      	mov	r3, r0
 8003710:	6039      	str	r1, [r7, #0]
 8003712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003718:	2b00      	cmp	r3, #0
 800371a:	db0a      	blt.n	8003732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	b2da      	uxtb	r2, r3
 8003720:	490c      	ldr	r1, [pc, #48]	; (8003754 <__NVIC_SetPriority+0x4c>)
 8003722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003726:	0112      	lsls	r2, r2, #4
 8003728:	b2d2      	uxtb	r2, r2
 800372a:	440b      	add	r3, r1
 800372c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003730:	e00a      	b.n	8003748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	b2da      	uxtb	r2, r3
 8003736:	4908      	ldr	r1, [pc, #32]	; (8003758 <__NVIC_SetPriority+0x50>)
 8003738:	79fb      	ldrb	r3, [r7, #7]
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	3b04      	subs	r3, #4
 8003740:	0112      	lsls	r2, r2, #4
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	440b      	add	r3, r1
 8003746:	761a      	strb	r2, [r3, #24]
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	e000e100 	.word	0xe000e100
 8003758:	e000ed00 	.word	0xe000ed00

0800375c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800375c:	b480      	push	{r7}
 800375e:	b089      	sub	sp, #36	; 0x24
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f003 0307 	and.w	r3, r3, #7
 800376e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	f1c3 0307 	rsb	r3, r3, #7
 8003776:	2b04      	cmp	r3, #4
 8003778:	bf28      	it	cs
 800377a:	2304      	movcs	r3, #4
 800377c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	3304      	adds	r3, #4
 8003782:	2b06      	cmp	r3, #6
 8003784:	d902      	bls.n	800378c <NVIC_EncodePriority+0x30>
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	3b03      	subs	r3, #3
 800378a:	e000      	b.n	800378e <NVIC_EncodePriority+0x32>
 800378c:	2300      	movs	r3, #0
 800378e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003790:	f04f 32ff 	mov.w	r2, #4294967295
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43da      	mvns	r2, r3
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	401a      	ands	r2, r3
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037a4:	f04f 31ff 	mov.w	r1, #4294967295
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	fa01 f303 	lsl.w	r3, r1, r3
 80037ae:	43d9      	mvns	r1, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037b4:	4313      	orrs	r3, r2
         );
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3724      	adds	r7, #36	; 0x24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
	...

080037c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037d4:	d301      	bcc.n	80037da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037d6:	2301      	movs	r3, #1
 80037d8:	e00f      	b.n	80037fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037da:	4a0a      	ldr	r2, [pc, #40]	; (8003804 <SysTick_Config+0x40>)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3b01      	subs	r3, #1
 80037e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037e2:	210f      	movs	r1, #15
 80037e4:	f04f 30ff 	mov.w	r0, #4294967295
 80037e8:	f7ff ff8e 	bl	8003708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037ec:	4b05      	ldr	r3, [pc, #20]	; (8003804 <SysTick_Config+0x40>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037f2:	4b04      	ldr	r3, [pc, #16]	; (8003804 <SysTick_Config+0x40>)
 80037f4:	2207      	movs	r2, #7
 80037f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	e000e010 	.word	0xe000e010

08003808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f7ff ff29 	bl	8003668 <__NVIC_SetPriorityGrouping>
}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b086      	sub	sp, #24
 8003822:	af00      	add	r7, sp, #0
 8003824:	4603      	mov	r3, r0
 8003826:	60b9      	str	r1, [r7, #8]
 8003828:	607a      	str	r2, [r7, #4]
 800382a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003830:	f7ff ff3e 	bl	80036b0 <__NVIC_GetPriorityGrouping>
 8003834:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	68b9      	ldr	r1, [r7, #8]
 800383a:	6978      	ldr	r0, [r7, #20]
 800383c:	f7ff ff8e 	bl	800375c <NVIC_EncodePriority>
 8003840:	4602      	mov	r2, r0
 8003842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003846:	4611      	mov	r1, r2
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff ff5d 	bl	8003708 <__NVIC_SetPriority>
}
 800384e:	bf00      	nop
 8003850:	3718      	adds	r7, #24
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003856:	b580      	push	{r7, lr}
 8003858:	b082      	sub	sp, #8
 800385a:	af00      	add	r7, sp, #0
 800385c:	4603      	mov	r3, r0
 800385e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff ff31 	bl	80036cc <__NVIC_EnableIRQ>
}
 800386a:	bf00      	nop
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b082      	sub	sp, #8
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7ff ffa2 	bl	80037c4 <SysTick_Config>
 8003880:	4603      	mov	r3, r0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
	...

0800388c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e098      	b.n	80039d0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	461a      	mov	r2, r3
 80038a4:	4b4d      	ldr	r3, [pc, #308]	; (80039dc <HAL_DMA_Init+0x150>)
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d80f      	bhi.n	80038ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	461a      	mov	r2, r3
 80038b0:	4b4b      	ldr	r3, [pc, #300]	; (80039e0 <HAL_DMA_Init+0x154>)
 80038b2:	4413      	add	r3, r2
 80038b4:	4a4b      	ldr	r2, [pc, #300]	; (80039e4 <HAL_DMA_Init+0x158>)
 80038b6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ba:	091b      	lsrs	r3, r3, #4
 80038bc:	009a      	lsls	r2, r3, #2
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a48      	ldr	r2, [pc, #288]	; (80039e8 <HAL_DMA_Init+0x15c>)
 80038c6:	641a      	str	r2, [r3, #64]	; 0x40
 80038c8:	e00e      	b.n	80038e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	4b46      	ldr	r3, [pc, #280]	; (80039ec <HAL_DMA_Init+0x160>)
 80038d2:	4413      	add	r3, r2
 80038d4:	4a43      	ldr	r2, [pc, #268]	; (80039e4 <HAL_DMA_Init+0x158>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	091b      	lsrs	r3, r3, #4
 80038dc:	009a      	lsls	r2, r3, #2
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a42      	ldr	r2, [pc, #264]	; (80039f0 <HAL_DMA_Init+0x164>)
 80038e6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80038fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003902:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800390c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003918:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003924:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	4313      	orrs	r3, r2
 8003930:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003942:	d039      	beq.n	80039b8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	4a27      	ldr	r2, [pc, #156]	; (80039e8 <HAL_DMA_Init+0x15c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d11a      	bne.n	8003984 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800394e:	4b29      	ldr	r3, [pc, #164]	; (80039f4 <HAL_DMA_Init+0x168>)
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003956:	f003 031c 	and.w	r3, r3, #28
 800395a:	210f      	movs	r1, #15
 800395c:	fa01 f303 	lsl.w	r3, r1, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	4924      	ldr	r1, [pc, #144]	; (80039f4 <HAL_DMA_Init+0x168>)
 8003964:	4013      	ands	r3, r2
 8003966:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003968:	4b22      	ldr	r3, [pc, #136]	; (80039f4 <HAL_DMA_Init+0x168>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6859      	ldr	r1, [r3, #4]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003974:	f003 031c 	and.w	r3, r3, #28
 8003978:	fa01 f303 	lsl.w	r3, r1, r3
 800397c:	491d      	ldr	r1, [pc, #116]	; (80039f4 <HAL_DMA_Init+0x168>)
 800397e:	4313      	orrs	r3, r2
 8003980:	600b      	str	r3, [r1, #0]
 8003982:	e019      	b.n	80039b8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003984:	4b1c      	ldr	r3, [pc, #112]	; (80039f8 <HAL_DMA_Init+0x16c>)
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398c:	f003 031c 	and.w	r3, r3, #28
 8003990:	210f      	movs	r1, #15
 8003992:	fa01 f303 	lsl.w	r3, r1, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	4917      	ldr	r1, [pc, #92]	; (80039f8 <HAL_DMA_Init+0x16c>)
 800399a:	4013      	ands	r3, r2
 800399c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800399e:	4b16      	ldr	r3, [pc, #88]	; (80039f8 <HAL_DMA_Init+0x16c>)
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6859      	ldr	r1, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039aa:	f003 031c 	and.w	r3, r3, #28
 80039ae:	fa01 f303 	lsl.w	r3, r1, r3
 80039b2:	4911      	ldr	r1, [pc, #68]	; (80039f8 <HAL_DMA_Init+0x16c>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3714      	adds	r7, #20
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	40020407 	.word	0x40020407
 80039e0:	bffdfff8 	.word	0xbffdfff8
 80039e4:	cccccccd 	.word	0xcccccccd
 80039e8:	40020000 	.word	0x40020000
 80039ec:	bffdfbf8 	.word	0xbffdfbf8
 80039f0:	40020400 	.word	0x40020400
 80039f4:	400200a8 	.word	0x400200a8
 80039f8:	400204a8 	.word	0x400204a8

080039fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a18:	f003 031c 	and.w	r3, r3, #28
 8003a1c:	2204      	movs	r2, #4
 8003a1e:	409a      	lsls	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4013      	ands	r3, r2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d026      	beq.n	8003a76 <HAL_DMA_IRQHandler+0x7a>
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d021      	beq.n	8003a76 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0320 	and.w	r3, r3, #32
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d107      	bne.n	8003a50 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0204 	bic.w	r2, r2, #4
 8003a4e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a54:	f003 021c 	and.w	r2, r3, #28
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5c:	2104      	movs	r1, #4
 8003a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a62:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d071      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003a74:	e06c      	b.n	8003b50 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a7a:	f003 031c 	and.w	r3, r3, #28
 8003a7e:	2202      	movs	r2, #2
 8003a80:	409a      	lsls	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	4013      	ands	r3, r2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d02e      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0xec>
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d029      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0320 	and.w	r3, r3, #32
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10b      	bne.n	8003aba <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 020a 	bic.w	r2, r2, #10
 8003ab0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abe:	f003 021c 	and.w	r2, r3, #28
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac6:	2102      	movs	r1, #2
 8003ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8003acc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d038      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003ae6:	e033      	b.n	8003b50 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aec:	f003 031c 	and.w	r3, r3, #28
 8003af0:	2208      	movs	r2, #8
 8003af2:	409a      	lsls	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	4013      	ands	r3, r2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d02a      	beq.n	8003b52 <HAL_DMA_IRQHandler+0x156>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f003 0308 	and.w	r3, r3, #8
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d025      	beq.n	8003b52 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 020e 	bic.w	r2, r2, #14
 8003b14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1a:	f003 021c 	and.w	r2, r3, #28
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	2101      	movs	r1, #1
 8003b24:	fa01 f202 	lsl.w	r2, r1, r2
 8003b28:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d004      	beq.n	8003b52 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
}
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
	...

08003b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b087      	sub	sp, #28
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b66:	2300      	movs	r3, #0
 8003b68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b6a:	e17f      	b.n	8003e6c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	2101      	movs	r1, #1
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	fa01 f303 	lsl.w	r3, r1, r3
 8003b78:	4013      	ands	r3, r2
 8003b7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 8171 	beq.w	8003e66 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 0303 	and.w	r3, r3, #3
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d005      	beq.n	8003b9c <HAL_GPIO_Init+0x40>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f003 0303 	and.w	r3, r3, #3
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d130      	bne.n	8003bfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	2203      	movs	r2, #3
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43db      	mvns	r3, r3
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	68da      	ldr	r2, [r3, #12]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	4013      	ands	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	091b      	lsrs	r3, r3, #4
 8003be8:	f003 0201 	and.w	r2, r3, #1
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d118      	bne.n	8003c3c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003c10:	2201      	movs	r2, #1
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	08db      	lsrs	r3, r3, #3
 8003c26:	f003 0201 	and.w	r2, r3, #1
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f003 0303 	and.w	r3, r3, #3
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d017      	beq.n	8003c78 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	2203      	movs	r2, #3
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d123      	bne.n	8003ccc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	08da      	lsrs	r2, r3, #3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3208      	adds	r2, #8
 8003c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c90:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	220f      	movs	r2, #15
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	08da      	lsrs	r2, r3, #3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3208      	adds	r2, #8
 8003cc6:	6939      	ldr	r1, [r7, #16]
 8003cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 0203 	and.w	r2, r3, #3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 80ac 	beq.w	8003e66 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d0e:	4b5f      	ldr	r3, [pc, #380]	; (8003e8c <HAL_GPIO_Init+0x330>)
 8003d10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d12:	4a5e      	ldr	r2, [pc, #376]	; (8003e8c <HAL_GPIO_Init+0x330>)
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	6613      	str	r3, [r2, #96]	; 0x60
 8003d1a:	4b5c      	ldr	r3, [pc, #368]	; (8003e8c <HAL_GPIO_Init+0x330>)
 8003d1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	60bb      	str	r3, [r7, #8]
 8003d24:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003d26:	4a5a      	ldr	r2, [pc, #360]	; (8003e90 <HAL_GPIO_Init+0x334>)
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	089b      	lsrs	r3, r3, #2
 8003d2c:	3302      	adds	r3, #2
 8003d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	220f      	movs	r2, #15
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	43db      	mvns	r3, r3
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	4013      	ands	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003d50:	d025      	beq.n	8003d9e <HAL_GPIO_Init+0x242>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a4f      	ldr	r2, [pc, #316]	; (8003e94 <HAL_GPIO_Init+0x338>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d01f      	beq.n	8003d9a <HAL_GPIO_Init+0x23e>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a4e      	ldr	r2, [pc, #312]	; (8003e98 <HAL_GPIO_Init+0x33c>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d019      	beq.n	8003d96 <HAL_GPIO_Init+0x23a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a4d      	ldr	r2, [pc, #308]	; (8003e9c <HAL_GPIO_Init+0x340>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d013      	beq.n	8003d92 <HAL_GPIO_Init+0x236>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a4c      	ldr	r2, [pc, #304]	; (8003ea0 <HAL_GPIO_Init+0x344>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d00d      	beq.n	8003d8e <HAL_GPIO_Init+0x232>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a4b      	ldr	r2, [pc, #300]	; (8003ea4 <HAL_GPIO_Init+0x348>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d007      	beq.n	8003d8a <HAL_GPIO_Init+0x22e>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a4a      	ldr	r2, [pc, #296]	; (8003ea8 <HAL_GPIO_Init+0x34c>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d101      	bne.n	8003d86 <HAL_GPIO_Init+0x22a>
 8003d82:	2306      	movs	r3, #6
 8003d84:	e00c      	b.n	8003da0 <HAL_GPIO_Init+0x244>
 8003d86:	2307      	movs	r3, #7
 8003d88:	e00a      	b.n	8003da0 <HAL_GPIO_Init+0x244>
 8003d8a:	2305      	movs	r3, #5
 8003d8c:	e008      	b.n	8003da0 <HAL_GPIO_Init+0x244>
 8003d8e:	2304      	movs	r3, #4
 8003d90:	e006      	b.n	8003da0 <HAL_GPIO_Init+0x244>
 8003d92:	2303      	movs	r3, #3
 8003d94:	e004      	b.n	8003da0 <HAL_GPIO_Init+0x244>
 8003d96:	2302      	movs	r3, #2
 8003d98:	e002      	b.n	8003da0 <HAL_GPIO_Init+0x244>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e000      	b.n	8003da0 <HAL_GPIO_Init+0x244>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	f002 0203 	and.w	r2, r2, #3
 8003da6:	0092      	lsls	r2, r2, #2
 8003da8:	4093      	lsls	r3, r2
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003db0:	4937      	ldr	r1, [pc, #220]	; (8003e90 <HAL_GPIO_Init+0x334>)
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	089b      	lsrs	r3, r3, #2
 8003db6:	3302      	adds	r3, #2
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003dbe:	4b3b      	ldr	r3, [pc, #236]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	43db      	mvns	r3, r3
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003de2:	4a32      	ldr	r2, [pc, #200]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003de8:	4b30      	ldr	r3, [pc, #192]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	43db      	mvns	r3, r3
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4013      	ands	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e0c:	4a27      	ldr	r2, [pc, #156]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e12:	4b26      	ldr	r3, [pc, #152]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	43db      	mvns	r3, r3
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e36:	4a1d      	ldr	r2, [pc, #116]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003e3c:	4b1b      	ldr	r3, [pc, #108]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	43db      	mvns	r3, r3
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d003      	beq.n	8003e60 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e60:	4a12      	ldr	r2, [pc, #72]	; (8003eac <HAL_GPIO_Init+0x350>)
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	fa22 f303 	lsr.w	r3, r2, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f47f ae78 	bne.w	8003b6c <HAL_GPIO_Init+0x10>
  }
}
 8003e7c:	bf00      	nop
 8003e7e:	bf00      	nop
 8003e80:	371c      	adds	r7, #28
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	40010000 	.word	0x40010000
 8003e94:	48000400 	.word	0x48000400
 8003e98:	48000800 	.word	0x48000800
 8003e9c:	48000c00 	.word	0x48000c00
 8003ea0:	48001000 	.word	0x48001000
 8003ea4:	48001400 	.word	0x48001400
 8003ea8:	48001800 	.word	0x48001800
 8003eac:	40010400 	.word	0x40010400

08003eb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	460b      	mov	r3, r1
 8003eba:	807b      	strh	r3, [r7, #2]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ec0:	787b      	ldrb	r3, [r7, #1]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ec6:	887a      	ldrh	r2, [r7, #2]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ecc:	e002      	b.n	8003ed4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ece:	887a      	ldrh	r2, [r7, #2]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	460b      	mov	r3, r1
 8003eea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ef2:	887a      	ldrh	r2, [r7, #2]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	041a      	lsls	r2, r3, #16
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	43d9      	mvns	r1, r3
 8003efe:	887b      	ldrh	r3, [r7, #2]
 8003f00:	400b      	ands	r3, r1
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	619a      	str	r2, [r3, #24]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f18:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <HAL_PWREx_GetVoltageRange+0x18>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40007000 	.word	0x40007000

08003f30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f3e:	d130      	bne.n	8003fa2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f40:	4b23      	ldr	r3, [pc, #140]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f4c:	d038      	beq.n	8003fc0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f4e:	4b20      	ldr	r3, [pc, #128]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f56:	4a1e      	ldr	r2, [pc, #120]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f5c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f5e:	4b1d      	ldr	r3, [pc, #116]	; (8003fd4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2232      	movs	r2, #50	; 0x32
 8003f64:	fb02 f303 	mul.w	r3, r2, r3
 8003f68:	4a1b      	ldr	r2, [pc, #108]	; (8003fd8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6e:	0c9b      	lsrs	r3, r3, #18
 8003f70:	3301      	adds	r3, #1
 8003f72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f74:	e002      	b.n	8003f7c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f7c:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f88:	d102      	bne.n	8003f90 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1f2      	bne.n	8003f76 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f90:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f9c:	d110      	bne.n	8003fc0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e00f      	b.n	8003fc2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fa2:	4b0b      	ldr	r3, [pc, #44]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003faa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fae:	d007      	beq.n	8003fc0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fb0:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fb8:	4a05      	ldr	r2, [pc, #20]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fbe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40007000 	.word	0x40007000
 8003fd4:	20000000 	.word	0x20000000
 8003fd8:	431bde83 	.word	0x431bde83

08003fdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b088      	sub	sp, #32
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e3d4      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fee:	4ba1      	ldr	r3, [pc, #644]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 030c 	and.w	r3, r3, #12
 8003ff6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ff8:	4b9e      	ldr	r3, [pc, #632]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	f003 0303 	and.w	r3, r3, #3
 8004000:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0310 	and.w	r3, r3, #16
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 80e4 	beq.w	80041d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d007      	beq.n	8004026 <HAL_RCC_OscConfig+0x4a>
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	2b0c      	cmp	r3, #12
 800401a:	f040 808b 	bne.w	8004134 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	2b01      	cmp	r3, #1
 8004022:	f040 8087 	bne.w	8004134 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004026:	4b93      	ldr	r3, [pc, #588]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d005      	beq.n	800403e <HAL_RCC_OscConfig+0x62>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e3ac      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a1a      	ldr	r2, [r3, #32]
 8004042:	4b8c      	ldr	r3, [pc, #560]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0308 	and.w	r3, r3, #8
 800404a:	2b00      	cmp	r3, #0
 800404c:	d004      	beq.n	8004058 <HAL_RCC_OscConfig+0x7c>
 800404e:	4b89      	ldr	r3, [pc, #548]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004056:	e005      	b.n	8004064 <HAL_RCC_OscConfig+0x88>
 8004058:	4b86      	ldr	r3, [pc, #536]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800405a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800405e:	091b      	lsrs	r3, r3, #4
 8004060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004064:	4293      	cmp	r3, r2
 8004066:	d223      	bcs.n	80040b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fd41 	bl	8004af4 <RCC_SetFlashLatencyFromMSIRange>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d001      	beq.n	800407c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e38d      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800407c:	4b7d      	ldr	r3, [pc, #500]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a7c      	ldr	r2, [pc, #496]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004082:	f043 0308 	orr.w	r3, r3, #8
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	4b7a      	ldr	r3, [pc, #488]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	4977      	ldr	r1, [pc, #476]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004096:	4313      	orrs	r3, r2
 8004098:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800409a:	4b76      	ldr	r3, [pc, #472]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	021b      	lsls	r3, r3, #8
 80040a8:	4972      	ldr	r1, [pc, #456]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	604b      	str	r3, [r1, #4]
 80040ae:	e025      	b.n	80040fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040b0:	4b70      	ldr	r3, [pc, #448]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a6f      	ldr	r2, [pc, #444]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80040b6:	f043 0308 	orr.w	r3, r3, #8
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	4b6d      	ldr	r3, [pc, #436]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	496a      	ldr	r1, [pc, #424]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040ce:	4b69      	ldr	r3, [pc, #420]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	021b      	lsls	r3, r3, #8
 80040dc:	4965      	ldr	r1, [pc, #404]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d109      	bne.n	80040fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 fd01 	bl	8004af4 <RCC_SetFlashLatencyFromMSIRange>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e34d      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040fc:	f000 fc36 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8004100:	4602      	mov	r2, r0
 8004102:	4b5c      	ldr	r3, [pc, #368]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	091b      	lsrs	r3, r3, #4
 8004108:	f003 030f 	and.w	r3, r3, #15
 800410c:	495a      	ldr	r1, [pc, #360]	; (8004278 <HAL_RCC_OscConfig+0x29c>)
 800410e:	5ccb      	ldrb	r3, [r1, r3]
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	fa22 f303 	lsr.w	r3, r2, r3
 8004118:	4a58      	ldr	r2, [pc, #352]	; (800427c <HAL_RCC_OscConfig+0x2a0>)
 800411a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800411c:	4b58      	ldr	r3, [pc, #352]	; (8004280 <HAL_RCC_OscConfig+0x2a4>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4618      	mov	r0, r3
 8004122:	f7fd fda3 	bl	8001c6c <HAL_InitTick>
 8004126:	4603      	mov	r3, r0
 8004128:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800412a:	7bfb      	ldrb	r3, [r7, #15]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d052      	beq.n	80041d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004130:	7bfb      	ldrb	r3, [r7, #15]
 8004132:	e331      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d032      	beq.n	80041a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800413c:	4b4d      	ldr	r3, [pc, #308]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a4c      	ldr	r2, [pc, #304]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004142:	f043 0301 	orr.w	r3, r3, #1
 8004146:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004148:	f7fd fde0 	bl	8001d0c <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004150:	f7fd fddc 	bl	8001d0c <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e31a      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004162:	4b44      	ldr	r3, [pc, #272]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0f0      	beq.n	8004150 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800416e:	4b41      	ldr	r3, [pc, #260]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a40      	ldr	r2, [pc, #256]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004174:	f043 0308 	orr.w	r3, r3, #8
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	4b3e      	ldr	r3, [pc, #248]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	493b      	ldr	r1, [pc, #236]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004188:	4313      	orrs	r3, r2
 800418a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800418c:	4b39      	ldr	r3, [pc, #228]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	69db      	ldr	r3, [r3, #28]
 8004198:	021b      	lsls	r3, r3, #8
 800419a:	4936      	ldr	r1, [pc, #216]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800419c:	4313      	orrs	r3, r2
 800419e:	604b      	str	r3, [r1, #4]
 80041a0:	e01a      	b.n	80041d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041a2:	4b34      	ldr	r3, [pc, #208]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a33      	ldr	r2, [pc, #204]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80041a8:	f023 0301 	bic.w	r3, r3, #1
 80041ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041ae:	f7fd fdad 	bl	8001d0c <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041b6:	f7fd fda9 	bl	8001d0c <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e2e7      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041c8:	4b2a      	ldr	r3, [pc, #168]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1f0      	bne.n	80041b6 <HAL_RCC_OscConfig+0x1da>
 80041d4:	e000      	b.n	80041d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d074      	beq.n	80042ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	2b08      	cmp	r3, #8
 80041e8:	d005      	beq.n	80041f6 <HAL_RCC_OscConfig+0x21a>
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	2b0c      	cmp	r3, #12
 80041ee:	d10e      	bne.n	800420e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	2b03      	cmp	r3, #3
 80041f4:	d10b      	bne.n	800420e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f6:	4b1f      	ldr	r3, [pc, #124]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d064      	beq.n	80042cc <HAL_RCC_OscConfig+0x2f0>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d160      	bne.n	80042cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e2c4      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004216:	d106      	bne.n	8004226 <HAL_RCC_OscConfig+0x24a>
 8004218:	4b16      	ldr	r3, [pc, #88]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a15      	ldr	r2, [pc, #84]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800421e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004222:	6013      	str	r3, [r2, #0]
 8004224:	e01d      	b.n	8004262 <HAL_RCC_OscConfig+0x286>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800422e:	d10c      	bne.n	800424a <HAL_RCC_OscConfig+0x26e>
 8004230:	4b10      	ldr	r3, [pc, #64]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a0f      	ldr	r2, [pc, #60]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004236:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800423a:	6013      	str	r3, [r2, #0]
 800423c:	4b0d      	ldr	r3, [pc, #52]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a0c      	ldr	r2, [pc, #48]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	e00b      	b.n	8004262 <HAL_RCC_OscConfig+0x286>
 800424a:	4b0a      	ldr	r3, [pc, #40]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a09      	ldr	r2, [pc, #36]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004250:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	4b07      	ldr	r3, [pc, #28]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a06      	ldr	r2, [pc, #24]	; (8004274 <HAL_RCC_OscConfig+0x298>)
 800425c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004260:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d01c      	beq.n	80042a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426a:	f7fd fd4f 	bl	8001d0c <HAL_GetTick>
 800426e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004270:	e011      	b.n	8004296 <HAL_RCC_OscConfig+0x2ba>
 8004272:	bf00      	nop
 8004274:	40021000 	.word	0x40021000
 8004278:	0800beb8 	.word	0x0800beb8
 800427c:	20000000 	.word	0x20000000
 8004280:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004284:	f7fd fd42 	bl	8001d0c <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b64      	cmp	r3, #100	; 0x64
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e280      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004296:	4baf      	ldr	r3, [pc, #700]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0f0      	beq.n	8004284 <HAL_RCC_OscConfig+0x2a8>
 80042a2:	e014      	b.n	80042ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a4:	f7fd fd32 	bl	8001d0c <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042ac:	f7fd fd2e 	bl	8001d0c <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b64      	cmp	r3, #100	; 0x64
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e26c      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042be:	4ba5      	ldr	r3, [pc, #660]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1f0      	bne.n	80042ac <HAL_RCC_OscConfig+0x2d0>
 80042ca:	e000      	b.n	80042ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d060      	beq.n	800439c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	2b04      	cmp	r3, #4
 80042de:	d005      	beq.n	80042ec <HAL_RCC_OscConfig+0x310>
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	2b0c      	cmp	r3, #12
 80042e4:	d119      	bne.n	800431a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d116      	bne.n	800431a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042ec:	4b99      	ldr	r3, [pc, #612]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d005      	beq.n	8004304 <HAL_RCC_OscConfig+0x328>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e249      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004304:	4b93      	ldr	r3, [pc, #588]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	061b      	lsls	r3, r3, #24
 8004312:	4990      	ldr	r1, [pc, #576]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004314:	4313      	orrs	r3, r2
 8004316:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004318:	e040      	b.n	800439c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d023      	beq.n	800436a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004322:	4b8c      	ldr	r3, [pc, #560]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a8b      	ldr	r2, [pc, #556]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800432c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432e:	f7fd fced 	bl	8001d0c <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004334:	e008      	b.n	8004348 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004336:	f7fd fce9 	bl	8001d0c <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e227      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004348:	4b82      	ldr	r3, [pc, #520]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0f0      	beq.n	8004336 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004354:	4b7f      	ldr	r3, [pc, #508]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	061b      	lsls	r3, r3, #24
 8004362:	497c      	ldr	r1, [pc, #496]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004364:	4313      	orrs	r3, r2
 8004366:	604b      	str	r3, [r1, #4]
 8004368:	e018      	b.n	800439c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800436a:	4b7a      	ldr	r3, [pc, #488]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a79      	ldr	r2, [pc, #484]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004374:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004376:	f7fd fcc9 	bl	8001d0c <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800437c:	e008      	b.n	8004390 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800437e:	f7fd fcc5 	bl	8001d0c <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e203      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004390:	4b70      	ldr	r3, [pc, #448]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1f0      	bne.n	800437e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0308 	and.w	r3, r3, #8
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d03c      	beq.n	8004422 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d01c      	beq.n	80043ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043b0:	4b68      	ldr	r3, [pc, #416]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80043b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043b6:	4a67      	ldr	r2, [pc, #412]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c0:	f7fd fca4 	bl	8001d0c <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043c8:	f7fd fca0 	bl	8001d0c <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e1de      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043da:	4b5e      	ldr	r3, [pc, #376]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80043dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0ef      	beq.n	80043c8 <HAL_RCC_OscConfig+0x3ec>
 80043e8:	e01b      	b.n	8004422 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043ea:	4b5a      	ldr	r3, [pc, #360]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80043ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043f0:	4a58      	ldr	r2, [pc, #352]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80043f2:	f023 0301 	bic.w	r3, r3, #1
 80043f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fa:	f7fd fc87 	bl	8001d0c <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004402:	f7fd fc83 	bl	8001d0c <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e1c1      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004414:	4b4f      	ldr	r3, [pc, #316]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004416:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1ef      	bne.n	8004402 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0304 	and.w	r3, r3, #4
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80a6 	beq.w	800457c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004430:	2300      	movs	r3, #0
 8004432:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004434:	4b47      	ldr	r3, [pc, #284]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10d      	bne.n	800445c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004440:	4b44      	ldr	r3, [pc, #272]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004444:	4a43      	ldr	r2, [pc, #268]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004446:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800444a:	6593      	str	r3, [r2, #88]	; 0x58
 800444c:	4b41      	ldr	r3, [pc, #260]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 800444e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004454:	60bb      	str	r3, [r7, #8]
 8004456:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004458:	2301      	movs	r3, #1
 800445a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800445c:	4b3e      	ldr	r3, [pc, #248]	; (8004558 <HAL_RCC_OscConfig+0x57c>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004464:	2b00      	cmp	r3, #0
 8004466:	d118      	bne.n	800449a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004468:	4b3b      	ldr	r3, [pc, #236]	; (8004558 <HAL_RCC_OscConfig+0x57c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a3a      	ldr	r2, [pc, #232]	; (8004558 <HAL_RCC_OscConfig+0x57c>)
 800446e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004472:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004474:	f7fd fc4a 	bl	8001d0c <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800447c:	f7fd fc46 	bl	8001d0c <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e184      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800448e:	4b32      	ldr	r3, [pc, #200]	; (8004558 <HAL_RCC_OscConfig+0x57c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d108      	bne.n	80044b4 <HAL_RCC_OscConfig+0x4d8>
 80044a2:	4b2c      	ldr	r3, [pc, #176]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a8:	4a2a      	ldr	r2, [pc, #168]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044aa:	f043 0301 	orr.w	r3, r3, #1
 80044ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044b2:	e024      	b.n	80044fe <HAL_RCC_OscConfig+0x522>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	2b05      	cmp	r3, #5
 80044ba:	d110      	bne.n	80044de <HAL_RCC_OscConfig+0x502>
 80044bc:	4b25      	ldr	r3, [pc, #148]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044c2:	4a24      	ldr	r2, [pc, #144]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044c4:	f043 0304 	orr.w	r3, r3, #4
 80044c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044cc:	4b21      	ldr	r3, [pc, #132]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d2:	4a20      	ldr	r2, [pc, #128]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044dc:	e00f      	b.n	80044fe <HAL_RCC_OscConfig+0x522>
 80044de:	4b1d      	ldr	r3, [pc, #116]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e4:	4a1b      	ldr	r2, [pc, #108]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044ee:	4b19      	ldr	r3, [pc, #100]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f4:	4a17      	ldr	r2, [pc, #92]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 80044f6:	f023 0304 	bic.w	r3, r3, #4
 80044fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d016      	beq.n	8004534 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004506:	f7fd fc01 	bl	8001d0c <HAL_GetTick>
 800450a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800450c:	e00a      	b.n	8004524 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800450e:	f7fd fbfd 	bl	8001d0c <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	f241 3288 	movw	r2, #5000	; 0x1388
 800451c:	4293      	cmp	r3, r2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e139      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004524:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <HAL_RCC_OscConfig+0x578>)
 8004526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d0ed      	beq.n	800450e <HAL_RCC_OscConfig+0x532>
 8004532:	e01a      	b.n	800456a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004534:	f7fd fbea 	bl	8001d0c <HAL_GetTick>
 8004538:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800453a:	e00f      	b.n	800455c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453c:	f7fd fbe6 	bl	8001d0c <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	f241 3288 	movw	r2, #5000	; 0x1388
 800454a:	4293      	cmp	r3, r2
 800454c:	d906      	bls.n	800455c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e122      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
 8004552:	bf00      	nop
 8004554:	40021000 	.word	0x40021000
 8004558:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800455c:	4b90      	ldr	r3, [pc, #576]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800455e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1e8      	bne.n	800453c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800456a:	7ffb      	ldrb	r3, [r7, #31]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d105      	bne.n	800457c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004570:	4b8b      	ldr	r3, [pc, #556]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004574:	4a8a      	ldr	r2, [pc, #552]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004576:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800457a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 8108 	beq.w	8004796 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458a:	2b02      	cmp	r3, #2
 800458c:	f040 80d0 	bne.w	8004730 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004590:	4b83      	ldr	r3, [pc, #524]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f003 0203 	and.w	r2, r3, #3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d130      	bne.n	8004606 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ae:	3b01      	subs	r3, #1
 80045b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d127      	bne.n	8004606 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d11f      	bne.n	8004606 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045d0:	2a07      	cmp	r2, #7
 80045d2:	bf14      	ite	ne
 80045d4:	2201      	movne	r2, #1
 80045d6:	2200      	moveq	r2, #0
 80045d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045da:	4293      	cmp	r3, r2
 80045dc:	d113      	bne.n	8004606 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e8:	085b      	lsrs	r3, r3, #1
 80045ea:	3b01      	subs	r3, #1
 80045ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d109      	bne.n	8004606 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fc:	085b      	lsrs	r3, r3, #1
 80045fe:	3b01      	subs	r3, #1
 8004600:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004602:	429a      	cmp	r2, r3
 8004604:	d06e      	beq.n	80046e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	2b0c      	cmp	r3, #12
 800460a:	d069      	beq.n	80046e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800460c:	4b64      	ldr	r3, [pc, #400]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d105      	bne.n	8004624 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004618:	4b61      	ldr	r3, [pc, #388]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e0b7      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004628:	4b5d      	ldr	r3, [pc, #372]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a5c      	ldr	r2, [pc, #368]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800462e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004632:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004634:	f7fd fb6a 	bl	8001d0c <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463c:	f7fd fb66 	bl	8001d0c <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e0a4      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800464e:	4b54      	ldr	r3, [pc, #336]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800465a:	4b51      	ldr	r3, [pc, #324]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	4b51      	ldr	r3, [pc, #324]	; (80047a4 <HAL_RCC_OscConfig+0x7c8>)
 8004660:	4013      	ands	r3, r2
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800466a:	3a01      	subs	r2, #1
 800466c:	0112      	lsls	r2, r2, #4
 800466e:	4311      	orrs	r1, r2
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004674:	0212      	lsls	r2, r2, #8
 8004676:	4311      	orrs	r1, r2
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800467c:	0852      	lsrs	r2, r2, #1
 800467e:	3a01      	subs	r2, #1
 8004680:	0552      	lsls	r2, r2, #21
 8004682:	4311      	orrs	r1, r2
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004688:	0852      	lsrs	r2, r2, #1
 800468a:	3a01      	subs	r2, #1
 800468c:	0652      	lsls	r2, r2, #25
 800468e:	4311      	orrs	r1, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004694:	0912      	lsrs	r2, r2, #4
 8004696:	0452      	lsls	r2, r2, #17
 8004698:	430a      	orrs	r2, r1
 800469a:	4941      	ldr	r1, [pc, #260]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800469c:	4313      	orrs	r3, r2
 800469e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80046a0:	4b3f      	ldr	r3, [pc, #252]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a3e      	ldr	r2, [pc, #248]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046ac:	4b3c      	ldr	r3, [pc, #240]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	4a3b      	ldr	r2, [pc, #236]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046b8:	f7fd fb28 	bl	8001d0c <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c0:	f7fd fb24 	bl	8001d0c <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e062      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046d2:	4b33      	ldr	r3, [pc, #204]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d0f0      	beq.n	80046c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046de:	e05a      	b.n	8004796 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e059      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046e4:	4b2e      	ldr	r3, [pc, #184]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d152      	bne.n	8004796 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80046f0:	4b2b      	ldr	r3, [pc, #172]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a2a      	ldr	r2, [pc, #168]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046fc:	4b28      	ldr	r3, [pc, #160]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	4a27      	ldr	r2, [pc, #156]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004702:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004706:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004708:	f7fd fb00 	bl	8001d0c <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004710:	f7fd fafc 	bl	8001d0c <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b02      	cmp	r3, #2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e03a      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004722:	4b1f      	ldr	r3, [pc, #124]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0f0      	beq.n	8004710 <HAL_RCC_OscConfig+0x734>
 800472e:	e032      	b.n	8004796 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	2b0c      	cmp	r3, #12
 8004734:	d02d      	beq.n	8004792 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004736:	4b1a      	ldr	r3, [pc, #104]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a19      	ldr	r2, [pc, #100]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800473c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004740:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004742:	4b17      	ldr	r3, [pc, #92]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d105      	bne.n	800475a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800474e:	4b14      	ldr	r3, [pc, #80]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	4a13      	ldr	r2, [pc, #76]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004754:	f023 0303 	bic.w	r3, r3, #3
 8004758:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800475a:	4b11      	ldr	r3, [pc, #68]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	4a10      	ldr	r2, [pc, #64]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004760:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004764:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004768:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800476a:	f7fd facf 	bl	8001d0c <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004772:	f7fd facb 	bl	8001d0c <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e009      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004784:	4b06      	ldr	r3, [pc, #24]	; (80047a0 <HAL_RCC_OscConfig+0x7c4>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1f0      	bne.n	8004772 <HAL_RCC_OscConfig+0x796>
 8004790:	e001      	b.n	8004796 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e000      	b.n	8004798 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3720      	adds	r7, #32
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40021000 	.word	0x40021000
 80047a4:	f99d808c 	.word	0xf99d808c

080047a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d101      	bne.n	80047bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0c8      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047bc:	4b66      	ldr	r3, [pc, #408]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d910      	bls.n	80047ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ca:	4b63      	ldr	r3, [pc, #396]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f023 0207 	bic.w	r2, r3, #7
 80047d2:	4961      	ldr	r1, [pc, #388]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047da:	4b5f      	ldr	r3, [pc, #380]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0307 	and.w	r3, r3, #7
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d001      	beq.n	80047ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e0b0      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d04c      	beq.n	8004892 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d107      	bne.n	8004810 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004800:	4b56      	ldr	r3, [pc, #344]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d121      	bne.n	8004850 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e09e      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2b02      	cmp	r3, #2
 8004816:	d107      	bne.n	8004828 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004818:	4b50      	ldr	r3, [pc, #320]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d115      	bne.n	8004850 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e092      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d107      	bne.n	8004840 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004830:	4b4a      	ldr	r3, [pc, #296]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d109      	bne.n	8004850 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e086      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004840:	4b46      	ldr	r3, [pc, #280]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004848:	2b00      	cmp	r3, #0
 800484a:	d101      	bne.n	8004850 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e07e      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004850:	4b42      	ldr	r3, [pc, #264]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f023 0203 	bic.w	r2, r3, #3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	493f      	ldr	r1, [pc, #252]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 800485e:	4313      	orrs	r3, r2
 8004860:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004862:	f7fd fa53 	bl	8001d0c <HAL_GetTick>
 8004866:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004868:	e00a      	b.n	8004880 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800486a:	f7fd fa4f 	bl	8001d0c <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	f241 3288 	movw	r2, #5000	; 0x1388
 8004878:	4293      	cmp	r3, r2
 800487a:	d901      	bls.n	8004880 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e066      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004880:	4b36      	ldr	r3, [pc, #216]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 020c 	and.w	r2, r3, #12
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	429a      	cmp	r2, r3
 8004890:	d1eb      	bne.n	800486a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d008      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800489e:	4b2f      	ldr	r3, [pc, #188]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	492c      	ldr	r1, [pc, #176]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048b0:	4b29      	ldr	r3, [pc, #164]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d210      	bcs.n	80048e0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048be:	4b26      	ldr	r3, [pc, #152]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f023 0207 	bic.w	r2, r3, #7
 80048c6:	4924      	ldr	r1, [pc, #144]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ce:	4b22      	ldr	r3, [pc, #136]	; (8004958 <HAL_RCC_ClockConfig+0x1b0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d001      	beq.n	80048e0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e036      	b.n	800494e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d008      	beq.n	80048fe <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048ec:	4b1b      	ldr	r3, [pc, #108]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	4918      	ldr	r1, [pc, #96]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0308 	and.w	r3, r3, #8
 8004906:	2b00      	cmp	r3, #0
 8004908:	d009      	beq.n	800491e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800490a:	4b14      	ldr	r3, [pc, #80]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	4910      	ldr	r1, [pc, #64]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 800491a:	4313      	orrs	r3, r2
 800491c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800491e:	f000 f825 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8004922:	4602      	mov	r2, r0
 8004924:	4b0d      	ldr	r3, [pc, #52]	; (800495c <HAL_RCC_ClockConfig+0x1b4>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	091b      	lsrs	r3, r3, #4
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	490c      	ldr	r1, [pc, #48]	; (8004960 <HAL_RCC_ClockConfig+0x1b8>)
 8004930:	5ccb      	ldrb	r3, [r1, r3]
 8004932:	f003 031f 	and.w	r3, r3, #31
 8004936:	fa22 f303 	lsr.w	r3, r2, r3
 800493a:	4a0a      	ldr	r2, [pc, #40]	; (8004964 <HAL_RCC_ClockConfig+0x1bc>)
 800493c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800493e:	4b0a      	ldr	r3, [pc, #40]	; (8004968 <HAL_RCC_ClockConfig+0x1c0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4618      	mov	r0, r3
 8004944:	f7fd f992 	bl	8001c6c <HAL_InitTick>
 8004948:	4603      	mov	r3, r0
 800494a:	72fb      	strb	r3, [r7, #11]

  return status;
 800494c:	7afb      	ldrb	r3, [r7, #11]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	40022000 	.word	0x40022000
 800495c:	40021000 	.word	0x40021000
 8004960:	0800beb8 	.word	0x0800beb8
 8004964:	20000000 	.word	0x20000000
 8004968:	20000004 	.word	0x20000004

0800496c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800496c:	b480      	push	{r7}
 800496e:	b089      	sub	sp, #36	; 0x24
 8004970:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004972:	2300      	movs	r3, #0
 8004974:	61fb      	str	r3, [r7, #28]
 8004976:	2300      	movs	r3, #0
 8004978:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800497a:	4b3e      	ldr	r3, [pc, #248]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 030c 	and.w	r3, r3, #12
 8004982:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004984:	4b3b      	ldr	r3, [pc, #236]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	f003 0303 	and.w	r3, r3, #3
 800498c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_RCC_GetSysClockFreq+0x34>
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	d121      	bne.n	80049de <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d11e      	bne.n	80049de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80049a0:	4b34      	ldr	r3, [pc, #208]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d107      	bne.n	80049bc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80049ac:	4b31      	ldr	r3, [pc, #196]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049b2:	0a1b      	lsrs	r3, r3, #8
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	61fb      	str	r3, [r7, #28]
 80049ba:	e005      	b.n	80049c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80049bc:	4b2d      	ldr	r3, [pc, #180]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	091b      	lsrs	r3, r3, #4
 80049c2:	f003 030f 	and.w	r3, r3, #15
 80049c6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80049c8:	4a2b      	ldr	r2, [pc, #172]	; (8004a78 <HAL_RCC_GetSysClockFreq+0x10c>)
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10d      	bne.n	80049f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049dc:	e00a      	b.n	80049f4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	2b04      	cmp	r3, #4
 80049e2:	d102      	bne.n	80049ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80049e4:	4b25      	ldr	r3, [pc, #148]	; (8004a7c <HAL_RCC_GetSysClockFreq+0x110>)
 80049e6:	61bb      	str	r3, [r7, #24]
 80049e8:	e004      	b.n	80049f4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	2b08      	cmp	r3, #8
 80049ee:	d101      	bne.n	80049f4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80049f0:	4b23      	ldr	r3, [pc, #140]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x114>)
 80049f2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	2b0c      	cmp	r3, #12
 80049f8:	d134      	bne.n	8004a64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80049fa:	4b1e      	ldr	r3, [pc, #120]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	f003 0303 	and.w	r3, r3, #3
 8004a02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d003      	beq.n	8004a12 <HAL_RCC_GetSysClockFreq+0xa6>
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	2b03      	cmp	r3, #3
 8004a0e:	d003      	beq.n	8004a18 <HAL_RCC_GetSysClockFreq+0xac>
 8004a10:	e005      	b.n	8004a1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004a12:	4b1a      	ldr	r3, [pc, #104]	; (8004a7c <HAL_RCC_GetSysClockFreq+0x110>)
 8004a14:	617b      	str	r3, [r7, #20]
      break;
 8004a16:	e005      	b.n	8004a24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004a18:	4b19      	ldr	r3, [pc, #100]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x114>)
 8004a1a:	617b      	str	r3, [r7, #20]
      break;
 8004a1c:	e002      	b.n	8004a24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	617b      	str	r3, [r7, #20]
      break;
 8004a22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a24:	4b13      	ldr	r3, [pc, #76]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	091b      	lsrs	r3, r3, #4
 8004a2a:	f003 0307 	and.w	r3, r3, #7
 8004a2e:	3301      	adds	r3, #1
 8004a30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a32:	4b10      	ldr	r3, [pc, #64]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	0a1b      	lsrs	r3, r3, #8
 8004a38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	fb02 f203 	mul.w	r2, r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a4a:	4b0a      	ldr	r3, [pc, #40]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	0e5b      	lsrs	r3, r3, #25
 8004a50:	f003 0303 	and.w	r3, r3, #3
 8004a54:	3301      	adds	r3, #1
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004a64:	69bb      	ldr	r3, [r7, #24]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3724      	adds	r7, #36	; 0x24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40021000 	.word	0x40021000
 8004a78:	0800bed0 	.word	0x0800bed0
 8004a7c:	00f42400 	.word	0x00f42400
 8004a80:	007a1200 	.word	0x007a1200

08004a84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a84:	b480      	push	{r7}
 8004a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a88:	4b03      	ldr	r3, [pc, #12]	; (8004a98 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	20000000 	.word	0x20000000

08004a9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004aa0:	f7ff fff0 	bl	8004a84 <HAL_RCC_GetHCLKFreq>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	4b06      	ldr	r3, [pc, #24]	; (8004ac0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	0a1b      	lsrs	r3, r3, #8
 8004aac:	f003 0307 	and.w	r3, r3, #7
 8004ab0:	4904      	ldr	r1, [pc, #16]	; (8004ac4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ab2:	5ccb      	ldrb	r3, [r1, r3]
 8004ab4:	f003 031f 	and.w	r3, r3, #31
 8004ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	0800bec8 	.word	0x0800bec8

08004ac8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004acc:	f7ff ffda 	bl	8004a84 <HAL_RCC_GetHCLKFreq>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	4b06      	ldr	r3, [pc, #24]	; (8004aec <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	0adb      	lsrs	r3, r3, #11
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	4904      	ldr	r1, [pc, #16]	; (8004af0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ade:	5ccb      	ldrb	r3, [r1, r3]
 8004ae0:	f003 031f 	and.w	r3, r3, #31
 8004ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40021000 	.word	0x40021000
 8004af0:	0800bec8 	.word	0x0800bec8

08004af4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004afc:	2300      	movs	r3, #0
 8004afe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004b00:	4b2a      	ldr	r3, [pc, #168]	; (8004bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004b0c:	f7ff fa02 	bl	8003f14 <HAL_PWREx_GetVoltageRange>
 8004b10:	6178      	str	r0, [r7, #20]
 8004b12:	e014      	b.n	8004b3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b14:	4b25      	ldr	r3, [pc, #148]	; (8004bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b18:	4a24      	ldr	r2, [pc, #144]	; (8004bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b1e:	6593      	str	r3, [r2, #88]	; 0x58
 8004b20:	4b22      	ldr	r3, [pc, #136]	; (8004bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004b2c:	f7ff f9f2 	bl	8003f14 <HAL_PWREx_GetVoltageRange>
 8004b30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004b32:	4b1e      	ldr	r3, [pc, #120]	; (8004bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b36:	4a1d      	ldr	r2, [pc, #116]	; (8004bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b3c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b44:	d10b      	bne.n	8004b5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b80      	cmp	r3, #128	; 0x80
 8004b4a:	d919      	bls.n	8004b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2ba0      	cmp	r3, #160	; 0xa0
 8004b50:	d902      	bls.n	8004b58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b52:	2302      	movs	r3, #2
 8004b54:	613b      	str	r3, [r7, #16]
 8004b56:	e013      	b.n	8004b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b58:	2301      	movs	r3, #1
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	e010      	b.n	8004b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2b80      	cmp	r3, #128	; 0x80
 8004b62:	d902      	bls.n	8004b6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004b64:	2303      	movs	r3, #3
 8004b66:	613b      	str	r3, [r7, #16]
 8004b68:	e00a      	b.n	8004b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b80      	cmp	r3, #128	; 0x80
 8004b6e:	d102      	bne.n	8004b76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b70:	2302      	movs	r3, #2
 8004b72:	613b      	str	r3, [r7, #16]
 8004b74:	e004      	b.n	8004b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b70      	cmp	r3, #112	; 0x70
 8004b7a:	d101      	bne.n	8004b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004b80:	4b0b      	ldr	r3, [pc, #44]	; (8004bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f023 0207 	bic.w	r2, r3, #7
 8004b88:	4909      	ldr	r1, [pc, #36]	; (8004bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b90:	4b07      	ldr	r3, [pc, #28]	; (8004bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0307 	and.w	r3, r3, #7
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d001      	beq.n	8004ba2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e000      	b.n	8004ba4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3718      	adds	r7, #24
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	40021000 	.word	0x40021000
 8004bb0:	40022000 	.word	0x40022000

08004bb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b086      	sub	sp, #24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d041      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004bd8:	d02a      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004bda:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004bde:	d824      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004be0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004be4:	d008      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004be6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004bea:	d81e      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00a      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004bf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bf4:	d010      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004bf6:	e018      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004bf8:	4b86      	ldr	r3, [pc, #536]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	4a85      	ldr	r2, [pc, #532]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c02:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c04:	e015      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 fabb 	bl	8005188 <RCCEx_PLLSAI1_Config>
 8004c12:	4603      	mov	r3, r0
 8004c14:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c16:	e00c      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	3320      	adds	r3, #32
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 fba6 	bl	8005370 <RCCEx_PLLSAI2_Config>
 8004c24:	4603      	mov	r3, r0
 8004c26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c28:	e003      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	74fb      	strb	r3, [r7, #19]
      break;
 8004c2e:	e000      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004c30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c32:	7cfb      	ldrb	r3, [r7, #19]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10b      	bne.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c38:	4b76      	ldr	r3, [pc, #472]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c3e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c46:	4973      	ldr	r1, [pc, #460]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004c4e:	e001      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c50:	7cfb      	ldrb	r3, [r7, #19]
 8004c52:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d041      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c64:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004c68:	d02a      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004c6a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004c6e:	d824      	bhi.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004c70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c74:	d008      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004c76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c7a:	d81e      	bhi.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00a      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004c80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c84:	d010      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c86:	e018      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c88:	4b62      	ldr	r3, [pc, #392]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	4a61      	ldr	r2, [pc, #388]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c92:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004c94:	e015      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	3304      	adds	r3, #4
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 fa73 	bl	8005188 <RCCEx_PLLSAI1_Config>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ca6:	e00c      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	3320      	adds	r3, #32
 8004cac:	2100      	movs	r1, #0
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 fb5e 	bl	8005370 <RCCEx_PLLSAI2_Config>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004cb8:	e003      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	74fb      	strb	r3, [r7, #19]
      break;
 8004cbe:	e000      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004cc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cc2:	7cfb      	ldrb	r3, [r7, #19]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10b      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cc8:	4b52      	ldr	r3, [pc, #328]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cd6:	494f      	ldr	r1, [pc, #316]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004cde:	e001      	b.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce0:	7cfb      	ldrb	r3, [r7, #19]
 8004ce2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 80a0 	beq.w	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004cf6:	4b47      	ldr	r3, [pc, #284]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004d06:	2300      	movs	r3, #0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d00d      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d0c:	4b41      	ldr	r3, [pc, #260]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d10:	4a40      	ldr	r2, [pc, #256]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d16:	6593      	str	r3, [r2, #88]	; 0x58
 8004d18:	4b3e      	ldr	r3, [pc, #248]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d20:	60bb      	str	r3, [r7, #8]
 8004d22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d24:	2301      	movs	r3, #1
 8004d26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d28:	4b3b      	ldr	r3, [pc, #236]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a3a      	ldr	r2, [pc, #232]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d34:	f7fc ffea 	bl	8001d0c <HAL_GetTick>
 8004d38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d3a:	e009      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d3c:	f7fc ffe6 	bl	8001d0c <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d902      	bls.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	74fb      	strb	r3, [r7, #19]
        break;
 8004d4e:	e005      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d50:	4b31      	ldr	r3, [pc, #196]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d0ef      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004d5c:	7cfb      	ldrb	r3, [r7, #19]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d15c      	bne.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d62:	4b2c      	ldr	r3, [pc, #176]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01f      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d019      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d80:	4b24      	ldr	r3, [pc, #144]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d8c:	4b21      	ldr	r3, [pc, #132]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d92:	4a20      	ldr	r2, [pc, #128]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d9c:	4b1d      	ldr	r3, [pc, #116]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da2:	4a1c      	ldr	r2, [pc, #112]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004dac:	4a19      	ldr	r2, [pc, #100]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d016      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dbe:	f7fc ffa5 	bl	8001d0c <HAL_GetTick>
 8004dc2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dc4:	e00b      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc6:	f7fc ffa1 	bl	8001d0c <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d902      	bls.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	74fb      	strb	r3, [r7, #19]
            break;
 8004ddc:	e006      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dde:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0ec      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004dec:	7cfb      	ldrb	r3, [r7, #19]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10c      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004df2:	4b08      	ldr	r3, [pc, #32]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e02:	4904      	ldr	r1, [pc, #16]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e0a:	e009      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e0c:	7cfb      	ldrb	r3, [r7, #19]
 8004e0e:	74bb      	strb	r3, [r7, #18]
 8004e10:	e006      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004e12:	bf00      	nop
 8004e14:	40021000 	.word	0x40021000
 8004e18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e1c:	7cfb      	ldrb	r3, [r7, #19]
 8004e1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e20:	7c7b      	ldrb	r3, [r7, #17]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d105      	bne.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e26:	4b9e      	ldr	r3, [pc, #632]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2a:	4a9d      	ldr	r2, [pc, #628]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e3e:	4b98      	ldr	r3, [pc, #608]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e44:	f023 0203 	bic.w	r2, r3, #3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4c:	4994      	ldr	r1, [pc, #592]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00a      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e60:	4b8f      	ldr	r3, [pc, #572]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e66:	f023 020c 	bic.w	r2, r3, #12
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e6e:	498c      	ldr	r1, [pc, #560]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0304 	and.w	r3, r3, #4
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00a      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e82:	4b87      	ldr	r3, [pc, #540]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e88:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e90:	4983      	ldr	r1, [pc, #524]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e92:	4313      	orrs	r3, r2
 8004e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0308 	and.w	r3, r3, #8
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00a      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ea4:	4b7e      	ldr	r3, [pc, #504]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eaa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb2:	497b      	ldr	r1, [pc, #492]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0310 	and.w	r3, r3, #16
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ec6:	4b76      	ldr	r3, [pc, #472]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ed4:	4972      	ldr	r1, [pc, #456]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0320 	and.w	r3, r3, #32
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00a      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ee8:	4b6d      	ldr	r3, [pc, #436]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ef6:	496a      	ldr	r1, [pc, #424]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00a      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f0a:	4b65      	ldr	r3, [pc, #404]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f10:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f18:	4961      	ldr	r1, [pc, #388]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00a      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f2c:	4b5c      	ldr	r3, [pc, #368]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f32:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f3a:	4959      	ldr	r1, [pc, #356]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00a      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f4e:	4b54      	ldr	r3, [pc, #336]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f54:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f5c:	4950      	ldr	r1, [pc, #320]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00a      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f70:	4b4b      	ldr	r3, [pc, #300]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f76:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7e:	4948      	ldr	r1, [pc, #288]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00a      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f92:	4b43      	ldr	r3, [pc, #268]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa0:	493f      	ldr	r1, [pc, #252]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d028      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004fb4:	4b3a      	ldr	r3, [pc, #232]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fc2:	4937      	ldr	r1, [pc, #220]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fd2:	d106      	bne.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fd4:	4b32      	ldr	r3, [pc, #200]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	4a31      	ldr	r2, [pc, #196]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fde:	60d3      	str	r3, [r2, #12]
 8004fe0:	e011      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fe6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fea:	d10c      	bne.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	3304      	adds	r3, #4
 8004ff0:	2101      	movs	r1, #1
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 f8c8 	bl	8005188 <RCCEx_PLLSAI1_Config>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004ffc:	7cfb      	ldrb	r3, [r7, #19]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005002:	7cfb      	ldrb	r3, [r7, #19]
 8005004:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d028      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005012:	4b23      	ldr	r3, [pc, #140]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005018:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005020:	491f      	ldr	r1, [pc, #124]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800502c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005030:	d106      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005032:	4b1b      	ldr	r3, [pc, #108]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	4a1a      	ldr	r2, [pc, #104]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005038:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800503c:	60d3      	str	r3, [r2, #12]
 800503e:	e011      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005044:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005048:	d10c      	bne.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3304      	adds	r3, #4
 800504e:	2101      	movs	r1, #1
 8005050:	4618      	mov	r0, r3
 8005052:	f000 f899 	bl	8005188 <RCCEx_PLLSAI1_Config>
 8005056:	4603      	mov	r3, r0
 8005058:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800505a:	7cfb      	ldrb	r3, [r7, #19]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005060:	7cfb      	ldrb	r3, [r7, #19]
 8005062:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d02b      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005070:	4b0b      	ldr	r3, [pc, #44]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005076:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800507e:	4908      	ldr	r1, [pc, #32]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005080:	4313      	orrs	r3, r2
 8005082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800508a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800508e:	d109      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005090:	4b03      	ldr	r3, [pc, #12]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	4a02      	ldr	r2, [pc, #8]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005096:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800509a:	60d3      	str	r3, [r2, #12]
 800509c:	e014      	b.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800509e:	bf00      	nop
 80050a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050ac:	d10c      	bne.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3304      	adds	r3, #4
 80050b2:	2101      	movs	r1, #1
 80050b4:	4618      	mov	r0, r3
 80050b6:	f000 f867 	bl	8005188 <RCCEx_PLLSAI1_Config>
 80050ba:	4603      	mov	r3, r0
 80050bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050be:	7cfb      	ldrb	r3, [r7, #19]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80050c4:	7cfb      	ldrb	r3, [r7, #19]
 80050c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d02f      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050d4:	4b2b      	ldr	r3, [pc, #172]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050e2:	4928      	ldr	r1, [pc, #160]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80050f2:	d10d      	bne.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3304      	adds	r3, #4
 80050f8:	2102      	movs	r1, #2
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 f844 	bl	8005188 <RCCEx_PLLSAI1_Config>
 8005100:	4603      	mov	r3, r0
 8005102:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005104:	7cfb      	ldrb	r3, [r7, #19]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d014      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800510a:	7cfb      	ldrb	r3, [r7, #19]
 800510c:	74bb      	strb	r3, [r7, #18]
 800510e:	e011      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005114:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005118:	d10c      	bne.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	3320      	adds	r3, #32
 800511e:	2102      	movs	r1, #2
 8005120:	4618      	mov	r0, r3
 8005122:	f000 f925 	bl	8005370 <RCCEx_PLLSAI2_Config>
 8005126:	4603      	mov	r3, r0
 8005128:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800512a:	7cfb      	ldrb	r3, [r7, #19]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005130:	7cfb      	ldrb	r3, [r7, #19]
 8005132:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00a      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005140:	4b10      	ldr	r3, [pc, #64]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005146:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800514e:	490d      	ldr	r1, [pc, #52]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00b      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005162:	4b08      	ldr	r3, [pc, #32]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005168:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005172:	4904      	ldr	r1, [pc, #16]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800517a:	7cbb      	ldrb	r3, [r7, #18]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3718      	adds	r7, #24
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	40021000 	.word	0x40021000

08005188 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005196:	4b75      	ldr	r3, [pc, #468]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f003 0303 	and.w	r3, r3, #3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d018      	beq.n	80051d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80051a2:	4b72      	ldr	r3, [pc, #456]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	f003 0203 	and.w	r2, r3, #3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d10d      	bne.n	80051ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
       ||
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d009      	beq.n	80051ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80051ba:	4b6c      	ldr	r3, [pc, #432]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	091b      	lsrs	r3, r3, #4
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
       ||
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d047      	beq.n	800525e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	73fb      	strb	r3, [r7, #15]
 80051d2:	e044      	b.n	800525e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2b03      	cmp	r3, #3
 80051da:	d018      	beq.n	800520e <RCCEx_PLLSAI1_Config+0x86>
 80051dc:	2b03      	cmp	r3, #3
 80051de:	d825      	bhi.n	800522c <RCCEx_PLLSAI1_Config+0xa4>
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d002      	beq.n	80051ea <RCCEx_PLLSAI1_Config+0x62>
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d009      	beq.n	80051fc <RCCEx_PLLSAI1_Config+0x74>
 80051e8:	e020      	b.n	800522c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051ea:	4b60      	ldr	r3, [pc, #384]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0302 	and.w	r3, r3, #2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d11d      	bne.n	8005232 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051fa:	e01a      	b.n	8005232 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051fc:	4b5b      	ldr	r3, [pc, #364]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005204:	2b00      	cmp	r3, #0
 8005206:	d116      	bne.n	8005236 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800520c:	e013      	b.n	8005236 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800520e:	4b57      	ldr	r3, [pc, #348]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10f      	bne.n	800523a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800521a:	4b54      	ldr	r3, [pc, #336]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d109      	bne.n	800523a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800522a:	e006      	b.n	800523a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	73fb      	strb	r3, [r7, #15]
      break;
 8005230:	e004      	b.n	800523c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005232:	bf00      	nop
 8005234:	e002      	b.n	800523c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005236:	bf00      	nop
 8005238:	e000      	b.n	800523c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800523a:	bf00      	nop
    }

    if(status == HAL_OK)
 800523c:	7bfb      	ldrb	r3, [r7, #15]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10d      	bne.n	800525e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005242:	4b4a      	ldr	r3, [pc, #296]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6819      	ldr	r1, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	3b01      	subs	r3, #1
 8005254:	011b      	lsls	r3, r3, #4
 8005256:	430b      	orrs	r3, r1
 8005258:	4944      	ldr	r1, [pc, #272]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 800525a:	4313      	orrs	r3, r2
 800525c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800525e:	7bfb      	ldrb	r3, [r7, #15]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d17d      	bne.n	8005360 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005264:	4b41      	ldr	r3, [pc, #260]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a40      	ldr	r2, [pc, #256]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 800526a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800526e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005270:	f7fc fd4c 	bl	8001d0c <HAL_GetTick>
 8005274:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005276:	e009      	b.n	800528c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005278:	f7fc fd48 	bl	8001d0c <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d902      	bls.n	800528c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	73fb      	strb	r3, [r7, #15]
        break;
 800528a:	e005      	b.n	8005298 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800528c:	4b37      	ldr	r3, [pc, #220]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1ef      	bne.n	8005278 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005298:	7bfb      	ldrb	r3, [r7, #15]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d160      	bne.n	8005360 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d111      	bne.n	80052c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052a4:	4b31      	ldr	r3, [pc, #196]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80052ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	6892      	ldr	r2, [r2, #8]
 80052b4:	0211      	lsls	r1, r2, #8
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	68d2      	ldr	r2, [r2, #12]
 80052ba:	0912      	lsrs	r2, r2, #4
 80052bc:	0452      	lsls	r2, r2, #17
 80052be:	430a      	orrs	r2, r1
 80052c0:	492a      	ldr	r1, [pc, #168]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	610b      	str	r3, [r1, #16]
 80052c6:	e027      	b.n	8005318 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d112      	bne.n	80052f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052ce:	4b27      	ldr	r3, [pc, #156]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80052d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	6892      	ldr	r2, [r2, #8]
 80052de:	0211      	lsls	r1, r2, #8
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	6912      	ldr	r2, [r2, #16]
 80052e4:	0852      	lsrs	r2, r2, #1
 80052e6:	3a01      	subs	r2, #1
 80052e8:	0552      	lsls	r2, r2, #21
 80052ea:	430a      	orrs	r2, r1
 80052ec:	491f      	ldr	r1, [pc, #124]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	610b      	str	r3, [r1, #16]
 80052f2:	e011      	b.n	8005318 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052f4:	4b1d      	ldr	r3, [pc, #116]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80052fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6892      	ldr	r2, [r2, #8]
 8005304:	0211      	lsls	r1, r2, #8
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6952      	ldr	r2, [r2, #20]
 800530a:	0852      	lsrs	r2, r2, #1
 800530c:	3a01      	subs	r2, #1
 800530e:	0652      	lsls	r2, r2, #25
 8005310:	430a      	orrs	r2, r1
 8005312:	4916      	ldr	r1, [pc, #88]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005314:	4313      	orrs	r3, r2
 8005316:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005318:	4b14      	ldr	r3, [pc, #80]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a13      	ldr	r2, [pc, #76]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 800531e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005322:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005324:	f7fc fcf2 	bl	8001d0c <HAL_GetTick>
 8005328:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800532a:	e009      	b.n	8005340 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800532c:	f7fc fcee 	bl	8001d0c <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d902      	bls.n	8005340 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	73fb      	strb	r3, [r7, #15]
          break;
 800533e:	e005      	b.n	800534c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005340:	4b0a      	ldr	r3, [pc, #40]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0ef      	beq.n	800532c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800534c:	7bfb      	ldrb	r3, [r7, #15]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d106      	bne.n	8005360 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005352:	4b06      	ldr	r3, [pc, #24]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005354:	691a      	ldr	r2, [r3, #16]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	4904      	ldr	r1, [pc, #16]	; (800536c <RCCEx_PLLSAI1_Config+0x1e4>)
 800535c:	4313      	orrs	r3, r2
 800535e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005360:	7bfb      	ldrb	r3, [r7, #15]
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	40021000 	.word	0x40021000

08005370 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800537e:	4b6a      	ldr	r3, [pc, #424]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	f003 0303 	and.w	r3, r3, #3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d018      	beq.n	80053bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800538a:	4b67      	ldr	r3, [pc, #412]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f003 0203 	and.w	r2, r3, #3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	429a      	cmp	r2, r3
 8005398:	d10d      	bne.n	80053b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
       ||
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d009      	beq.n	80053b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80053a2:	4b61      	ldr	r3, [pc, #388]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	091b      	lsrs	r3, r3, #4
 80053a8:	f003 0307 	and.w	r3, r3, #7
 80053ac:	1c5a      	adds	r2, r3, #1
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
       ||
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d047      	beq.n	8005446 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	73fb      	strb	r3, [r7, #15]
 80053ba:	e044      	b.n	8005446 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b03      	cmp	r3, #3
 80053c2:	d018      	beq.n	80053f6 <RCCEx_PLLSAI2_Config+0x86>
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d825      	bhi.n	8005414 <RCCEx_PLLSAI2_Config+0xa4>
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d002      	beq.n	80053d2 <RCCEx_PLLSAI2_Config+0x62>
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d009      	beq.n	80053e4 <RCCEx_PLLSAI2_Config+0x74>
 80053d0:	e020      	b.n	8005414 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053d2:	4b55      	ldr	r3, [pc, #340]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d11d      	bne.n	800541a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053e2:	e01a      	b.n	800541a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053e4:	4b50      	ldr	r3, [pc, #320]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d116      	bne.n	800541e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053f4:	e013      	b.n	800541e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053f6:	4b4c      	ldr	r3, [pc, #304]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10f      	bne.n	8005422 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005402:	4b49      	ldr	r3, [pc, #292]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d109      	bne.n	8005422 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005412:	e006      	b.n	8005422 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	73fb      	strb	r3, [r7, #15]
      break;
 8005418:	e004      	b.n	8005424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800541a:	bf00      	nop
 800541c:	e002      	b.n	8005424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800541e:	bf00      	nop
 8005420:	e000      	b.n	8005424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005422:	bf00      	nop
    }

    if(status == HAL_OK)
 8005424:	7bfb      	ldrb	r3, [r7, #15]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10d      	bne.n	8005446 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800542a:	4b3f      	ldr	r3, [pc, #252]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6819      	ldr	r1, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	3b01      	subs	r3, #1
 800543c:	011b      	lsls	r3, r3, #4
 800543e:	430b      	orrs	r3, r1
 8005440:	4939      	ldr	r1, [pc, #228]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005442:	4313      	orrs	r3, r2
 8005444:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005446:	7bfb      	ldrb	r3, [r7, #15]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d167      	bne.n	800551c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800544c:	4b36      	ldr	r3, [pc, #216]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a35      	ldr	r2, [pc, #212]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005452:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005456:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005458:	f7fc fc58 	bl	8001d0c <HAL_GetTick>
 800545c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800545e:	e009      	b.n	8005474 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005460:	f7fc fc54 	bl	8001d0c <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d902      	bls.n	8005474 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	73fb      	strb	r3, [r7, #15]
        break;
 8005472:	e005      	b.n	8005480 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005474:	4b2c      	ldr	r3, [pc, #176]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1ef      	bne.n	8005460 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005480:	7bfb      	ldrb	r3, [r7, #15]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d14a      	bne.n	800551c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d111      	bne.n	80054b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800548c:	4b26      	ldr	r3, [pc, #152]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800548e:	695b      	ldr	r3, [r3, #20]
 8005490:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005494:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6892      	ldr	r2, [r2, #8]
 800549c:	0211      	lsls	r1, r2, #8
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	68d2      	ldr	r2, [r2, #12]
 80054a2:	0912      	lsrs	r2, r2, #4
 80054a4:	0452      	lsls	r2, r2, #17
 80054a6:	430a      	orrs	r2, r1
 80054a8:	491f      	ldr	r1, [pc, #124]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	614b      	str	r3, [r1, #20]
 80054ae:	e011      	b.n	80054d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80054b0:	4b1d      	ldr	r3, [pc, #116]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80054b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6892      	ldr	r2, [r2, #8]
 80054c0:	0211      	lsls	r1, r2, #8
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6912      	ldr	r2, [r2, #16]
 80054c6:	0852      	lsrs	r2, r2, #1
 80054c8:	3a01      	subs	r2, #1
 80054ca:	0652      	lsls	r2, r2, #25
 80054cc:	430a      	orrs	r2, r1
 80054ce:	4916      	ldr	r1, [pc, #88]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80054d4:	4b14      	ldr	r3, [pc, #80]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a13      	ldr	r2, [pc, #76]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e0:	f7fc fc14 	bl	8001d0c <HAL_GetTick>
 80054e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054e6:	e009      	b.n	80054fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054e8:	f7fc fc10 	bl	8001d0c <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d902      	bls.n	80054fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	73fb      	strb	r3, [r7, #15]
          break;
 80054fa:	e005      	b.n	8005508 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054fc:	4b0a      	ldr	r3, [pc, #40]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d0ef      	beq.n	80054e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005508:	7bfb      	ldrb	r3, [r7, #15]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d106      	bne.n	800551c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800550e:	4b06      	ldr	r3, [pc, #24]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005510:	695a      	ldr	r2, [r3, #20]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	4904      	ldr	r1, [pc, #16]	; (8005528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005518:	4313      	orrs	r3, r2
 800551a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800551c:	7bfb      	ldrb	r3, [r7, #15]
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40021000 	.word	0x40021000

0800552c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e049      	b.n	80055d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005544:	b2db      	uxtb	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d106      	bne.n	8005558 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f7fc f942 	bl	80017dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2202      	movs	r2, #2
 800555c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	3304      	adds	r3, #4
 8005568:	4619      	mov	r1, r3
 800556a:	4610      	mov	r0, r2
 800556c:	f000 fccc 	bl	8005f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3708      	adds	r7, #8
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b082      	sub	sp, #8
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d101      	bne.n	80055ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e049      	b.n	8005680 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d106      	bne.n	8005606 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 f841 	bl	8005688 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2202      	movs	r2, #2
 800560a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	3304      	adds	r3, #4
 8005616:	4619      	mov	r1, r3
 8005618:	4610      	mov	r0, r2
 800561a:	f000 fc75 	bl	8005f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d109      	bne.n	80056c0 <HAL_TIM_PWM_Start+0x24>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	bf14      	ite	ne
 80056b8:	2301      	movne	r3, #1
 80056ba:	2300      	moveq	r3, #0
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	e03c      	b.n	800573a <HAL_TIM_PWM_Start+0x9e>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d109      	bne.n	80056da <HAL_TIM_PWM_Start+0x3e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	bf14      	ite	ne
 80056d2:	2301      	movne	r3, #1
 80056d4:	2300      	moveq	r3, #0
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	e02f      	b.n	800573a <HAL_TIM_PWM_Start+0x9e>
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d109      	bne.n	80056f4 <HAL_TIM_PWM_Start+0x58>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	bf14      	ite	ne
 80056ec:	2301      	movne	r3, #1
 80056ee:	2300      	moveq	r3, #0
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	e022      	b.n	800573a <HAL_TIM_PWM_Start+0x9e>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	2b0c      	cmp	r3, #12
 80056f8:	d109      	bne.n	800570e <HAL_TIM_PWM_Start+0x72>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b01      	cmp	r3, #1
 8005704:	bf14      	ite	ne
 8005706:	2301      	movne	r3, #1
 8005708:	2300      	moveq	r3, #0
 800570a:	b2db      	uxtb	r3, r3
 800570c:	e015      	b.n	800573a <HAL_TIM_PWM_Start+0x9e>
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	2b10      	cmp	r3, #16
 8005712:	d109      	bne.n	8005728 <HAL_TIM_PWM_Start+0x8c>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b01      	cmp	r3, #1
 800571e:	bf14      	ite	ne
 8005720:	2301      	movne	r3, #1
 8005722:	2300      	moveq	r3, #0
 8005724:	b2db      	uxtb	r3, r3
 8005726:	e008      	b.n	800573a <HAL_TIM_PWM_Start+0x9e>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b01      	cmp	r3, #1
 8005732:	bf14      	ite	ne
 8005734:	2301      	movne	r3, #1
 8005736:	2300      	moveq	r3, #0
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e09c      	b.n	800587c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d104      	bne.n	8005752 <HAL_TIM_PWM_Start+0xb6>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005750:	e023      	b.n	800579a <HAL_TIM_PWM_Start+0xfe>
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	2b04      	cmp	r3, #4
 8005756:	d104      	bne.n	8005762 <HAL_TIM_PWM_Start+0xc6>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2202      	movs	r2, #2
 800575c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005760:	e01b      	b.n	800579a <HAL_TIM_PWM_Start+0xfe>
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b08      	cmp	r3, #8
 8005766:	d104      	bne.n	8005772 <HAL_TIM_PWM_Start+0xd6>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2202      	movs	r2, #2
 800576c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005770:	e013      	b.n	800579a <HAL_TIM_PWM_Start+0xfe>
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b0c      	cmp	r3, #12
 8005776:	d104      	bne.n	8005782 <HAL_TIM_PWM_Start+0xe6>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2202      	movs	r2, #2
 800577c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005780:	e00b      	b.n	800579a <HAL_TIM_PWM_Start+0xfe>
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	2b10      	cmp	r3, #16
 8005786:	d104      	bne.n	8005792 <HAL_TIM_PWM_Start+0xf6>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005790:	e003      	b.n	800579a <HAL_TIM_PWM_Start+0xfe>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2201      	movs	r2, #1
 80057a0:	6839      	ldr	r1, [r7, #0]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 ffba 	bl	800671c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a35      	ldr	r2, [pc, #212]	; (8005884 <HAL_TIM_PWM_Start+0x1e8>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d013      	beq.n	80057da <HAL_TIM_PWM_Start+0x13e>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a34      	ldr	r2, [pc, #208]	; (8005888 <HAL_TIM_PWM_Start+0x1ec>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d00e      	beq.n	80057da <HAL_TIM_PWM_Start+0x13e>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a32      	ldr	r2, [pc, #200]	; (800588c <HAL_TIM_PWM_Start+0x1f0>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d009      	beq.n	80057da <HAL_TIM_PWM_Start+0x13e>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a31      	ldr	r2, [pc, #196]	; (8005890 <HAL_TIM_PWM_Start+0x1f4>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d004      	beq.n	80057da <HAL_TIM_PWM_Start+0x13e>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a2f      	ldr	r2, [pc, #188]	; (8005894 <HAL_TIM_PWM_Start+0x1f8>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d101      	bne.n	80057de <HAL_TIM_PWM_Start+0x142>
 80057da:	2301      	movs	r3, #1
 80057dc:	e000      	b.n	80057e0 <HAL_TIM_PWM_Start+0x144>
 80057de:	2300      	movs	r3, #0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d007      	beq.n	80057f4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057f2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a22      	ldr	r2, [pc, #136]	; (8005884 <HAL_TIM_PWM_Start+0x1e8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d01d      	beq.n	800583a <HAL_TIM_PWM_Start+0x19e>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005806:	d018      	beq.n	800583a <HAL_TIM_PWM_Start+0x19e>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a22      	ldr	r2, [pc, #136]	; (8005898 <HAL_TIM_PWM_Start+0x1fc>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d013      	beq.n	800583a <HAL_TIM_PWM_Start+0x19e>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a21      	ldr	r2, [pc, #132]	; (800589c <HAL_TIM_PWM_Start+0x200>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d00e      	beq.n	800583a <HAL_TIM_PWM_Start+0x19e>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a1f      	ldr	r2, [pc, #124]	; (80058a0 <HAL_TIM_PWM_Start+0x204>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d009      	beq.n	800583a <HAL_TIM_PWM_Start+0x19e>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a17      	ldr	r2, [pc, #92]	; (8005888 <HAL_TIM_PWM_Start+0x1ec>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d004      	beq.n	800583a <HAL_TIM_PWM_Start+0x19e>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a15      	ldr	r2, [pc, #84]	; (800588c <HAL_TIM_PWM_Start+0x1f0>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d115      	bne.n	8005866 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689a      	ldr	r2, [r3, #8]
 8005840:	4b18      	ldr	r3, [pc, #96]	; (80058a4 <HAL_TIM_PWM_Start+0x208>)
 8005842:	4013      	ands	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2b06      	cmp	r3, #6
 800584a:	d015      	beq.n	8005878 <HAL_TIM_PWM_Start+0x1dc>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005852:	d011      	beq.n	8005878 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0201 	orr.w	r2, r2, #1
 8005862:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005864:	e008      	b.n	8005878 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f042 0201 	orr.w	r2, r2, #1
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	e000      	b.n	800587a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005878:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3710      	adds	r7, #16
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	40012c00 	.word	0x40012c00
 8005888:	40013400 	.word	0x40013400
 800588c:	40014000 	.word	0x40014000
 8005890:	40014400 	.word	0x40014400
 8005894:	40014800 	.word	0x40014800
 8005898:	40000400 	.word	0x40000400
 800589c:	40000800 	.word	0x40000800
 80058a0:	40000c00 	.word	0x40000c00
 80058a4:	00010007 	.word	0x00010007

080058a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	f003 0302 	and.w	r3, r3, #2
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d122      	bne.n	8005904 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0302 	and.w	r3, r3, #2
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d11b      	bne.n	8005904 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0202 	mvn.w	r2, #2
 80058d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2201      	movs	r2, #1
 80058da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	f003 0303 	and.w	r3, r3, #3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d003      	beq.n	80058f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 faed 	bl	8005eca <HAL_TIM_IC_CaptureCallback>
 80058f0:	e005      	b.n	80058fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 fadf 	bl	8005eb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 faf0 	bl	8005ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	f003 0304 	and.w	r3, r3, #4
 800590e:	2b04      	cmp	r3, #4
 8005910:	d122      	bne.n	8005958 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	f003 0304 	and.w	r3, r3, #4
 800591c:	2b04      	cmp	r3, #4
 800591e:	d11b      	bne.n	8005958 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f06f 0204 	mvn.w	r2, #4
 8005928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2202      	movs	r2, #2
 800592e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 fac3 	bl	8005eca <HAL_TIM_IC_CaptureCallback>
 8005944:	e005      	b.n	8005952 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fab5 	bl	8005eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 fac6 	bl	8005ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	f003 0308 	and.w	r3, r3, #8
 8005962:	2b08      	cmp	r3, #8
 8005964:	d122      	bne.n	80059ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b08      	cmp	r3, #8
 8005972:	d11b      	bne.n	80059ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f06f 0208 	mvn.w	r2, #8
 800597c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2204      	movs	r2, #4
 8005982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	f003 0303 	and.w	r3, r3, #3
 800598e:	2b00      	cmp	r3, #0
 8005990:	d003      	beq.n	800599a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 fa99 	bl	8005eca <HAL_TIM_IC_CaptureCallback>
 8005998:	e005      	b.n	80059a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 fa8b 	bl	8005eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 fa9c 	bl	8005ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	f003 0310 	and.w	r3, r3, #16
 80059b6:	2b10      	cmp	r3, #16
 80059b8:	d122      	bne.n	8005a00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f003 0310 	and.w	r3, r3, #16
 80059c4:	2b10      	cmp	r3, #16
 80059c6:	d11b      	bne.n	8005a00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f06f 0210 	mvn.w	r2, #16
 80059d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2208      	movs	r2, #8
 80059d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f000 fa6f 	bl	8005eca <HAL_TIM_IC_CaptureCallback>
 80059ec:	e005      	b.n	80059fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 fa61 	bl	8005eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 fa72 	bl	8005ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d10e      	bne.n	8005a2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d107      	bne.n	8005a2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f06f 0201 	mvn.w	r2, #1
 8005a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 fa3b 	bl	8005ea2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a36:	2b80      	cmp	r3, #128	; 0x80
 8005a38:	d10e      	bne.n	8005a58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a44:	2b80      	cmp	r3, #128	; 0x80
 8005a46:	d107      	bne.n	8005a58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 ff1a 	bl	800688c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a66:	d10e      	bne.n	8005a86 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a72:	2b80      	cmp	r3, #128	; 0x80
 8005a74:	d107      	bne.n	8005a86 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 ff0d 	bl	80068a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a90:	2b40      	cmp	r3, #64	; 0x40
 8005a92:	d10e      	bne.n	8005ab2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9e:	2b40      	cmp	r3, #64	; 0x40
 8005aa0:	d107      	bne.n	8005ab2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fa20 	bl	8005ef2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	f003 0320 	and.w	r3, r3, #32
 8005abc:	2b20      	cmp	r3, #32
 8005abe:	d10e      	bne.n	8005ade <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b20      	cmp	r3, #32
 8005acc:	d107      	bne.n	8005ade <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f06f 0220 	mvn.w	r2, #32
 8005ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 fecd 	bl	8006878 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ade:	bf00      	nop
 8005ae0:	3708      	adds	r7, #8
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
	...

08005ae8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005af4:	2300      	movs	r3, #0
 8005af6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d101      	bne.n	8005b06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b02:	2302      	movs	r3, #2
 8005b04:	e0ff      	b.n	8005d06 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2b14      	cmp	r3, #20
 8005b12:	f200 80f0 	bhi.w	8005cf6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b16:	a201      	add	r2, pc, #4	; (adr r2, 8005b1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1c:	08005b71 	.word	0x08005b71
 8005b20:	08005cf7 	.word	0x08005cf7
 8005b24:	08005cf7 	.word	0x08005cf7
 8005b28:	08005cf7 	.word	0x08005cf7
 8005b2c:	08005bb1 	.word	0x08005bb1
 8005b30:	08005cf7 	.word	0x08005cf7
 8005b34:	08005cf7 	.word	0x08005cf7
 8005b38:	08005cf7 	.word	0x08005cf7
 8005b3c:	08005bf3 	.word	0x08005bf3
 8005b40:	08005cf7 	.word	0x08005cf7
 8005b44:	08005cf7 	.word	0x08005cf7
 8005b48:	08005cf7 	.word	0x08005cf7
 8005b4c:	08005c33 	.word	0x08005c33
 8005b50:	08005cf7 	.word	0x08005cf7
 8005b54:	08005cf7 	.word	0x08005cf7
 8005b58:	08005cf7 	.word	0x08005cf7
 8005b5c:	08005c75 	.word	0x08005c75
 8005b60:	08005cf7 	.word	0x08005cf7
 8005b64:	08005cf7 	.word	0x08005cf7
 8005b68:	08005cf7 	.word	0x08005cf7
 8005b6c:	08005cb5 	.word	0x08005cb5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68b9      	ldr	r1, [r7, #8]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f000 fa60 	bl	800603c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	699a      	ldr	r2, [r3, #24]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f042 0208 	orr.w	r2, r2, #8
 8005b8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	699a      	ldr	r2, [r3, #24]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 0204 	bic.w	r2, r2, #4
 8005b9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6999      	ldr	r1, [r3, #24]
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	691a      	ldr	r2, [r3, #16]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	619a      	str	r2, [r3, #24]
      break;
 8005bae:	e0a5      	b.n	8005cfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68b9      	ldr	r1, [r7, #8]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fad0 	bl	800615c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699a      	ldr	r2, [r3, #24]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	699a      	ldr	r2, [r3, #24]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	6999      	ldr	r1, [r3, #24]
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	021a      	lsls	r2, r3, #8
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	619a      	str	r2, [r3, #24]
      break;
 8005bf0:	e084      	b.n	8005cfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68b9      	ldr	r1, [r7, #8]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f000 fb39 	bl	8006270 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	69da      	ldr	r2, [r3, #28]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f042 0208 	orr.w	r2, r2, #8
 8005c0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69da      	ldr	r2, [r3, #28]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 0204 	bic.w	r2, r2, #4
 8005c1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	69d9      	ldr	r1, [r3, #28]
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	691a      	ldr	r2, [r3, #16]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	61da      	str	r2, [r3, #28]
      break;
 8005c30:	e064      	b.n	8005cfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68b9      	ldr	r1, [r7, #8]
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f000 fba1 	bl	8006380 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	69da      	ldr	r2, [r3, #28]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	69da      	ldr	r2, [r3, #28]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	69d9      	ldr	r1, [r3, #28]
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	021a      	lsls	r2, r3, #8
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	61da      	str	r2, [r3, #28]
      break;
 8005c72:	e043      	b.n	8005cfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68b9      	ldr	r1, [r7, #8]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f000 fbea 	bl	8006454 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0208 	orr.w	r2, r2, #8
 8005c8e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f022 0204 	bic.w	r2, r2, #4
 8005c9e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	691a      	ldr	r2, [r3, #16]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005cb2:	e023      	b.n	8005cfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68b9      	ldr	r1, [r7, #8]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f000 fc2e 	bl	800651c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cde:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	691b      	ldr	r3, [r3, #16]
 8005cea:	021a      	lsls	r2, r3, #8
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005cf4:	e002      	b.n	8005cfc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	75fb      	strb	r3, [r7, #23]
      break;
 8005cfa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d04:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop

08005d10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d101      	bne.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c>
 8005d28:	2302      	movs	r3, #2
 8005d2a:	e0b6      	b.n	8005e9a <HAL_TIM_ConfigClockSource+0x18a>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d68:	d03e      	beq.n	8005de8 <HAL_TIM_ConfigClockSource+0xd8>
 8005d6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d6e:	f200 8087 	bhi.w	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d76:	f000 8086 	beq.w	8005e86 <HAL_TIM_ConfigClockSource+0x176>
 8005d7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d7e:	d87f      	bhi.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005d80:	2b70      	cmp	r3, #112	; 0x70
 8005d82:	d01a      	beq.n	8005dba <HAL_TIM_ConfigClockSource+0xaa>
 8005d84:	2b70      	cmp	r3, #112	; 0x70
 8005d86:	d87b      	bhi.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005d88:	2b60      	cmp	r3, #96	; 0x60
 8005d8a:	d050      	beq.n	8005e2e <HAL_TIM_ConfigClockSource+0x11e>
 8005d8c:	2b60      	cmp	r3, #96	; 0x60
 8005d8e:	d877      	bhi.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005d90:	2b50      	cmp	r3, #80	; 0x50
 8005d92:	d03c      	beq.n	8005e0e <HAL_TIM_ConfigClockSource+0xfe>
 8005d94:	2b50      	cmp	r3, #80	; 0x50
 8005d96:	d873      	bhi.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005d98:	2b40      	cmp	r3, #64	; 0x40
 8005d9a:	d058      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x13e>
 8005d9c:	2b40      	cmp	r3, #64	; 0x40
 8005d9e:	d86f      	bhi.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005da0:	2b30      	cmp	r3, #48	; 0x30
 8005da2:	d064      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0x15e>
 8005da4:	2b30      	cmp	r3, #48	; 0x30
 8005da6:	d86b      	bhi.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005da8:	2b20      	cmp	r3, #32
 8005daa:	d060      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0x15e>
 8005dac:	2b20      	cmp	r3, #32
 8005dae:	d867      	bhi.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d05c      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0x15e>
 8005db4:	2b10      	cmp	r3, #16
 8005db6:	d05a      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0x15e>
 8005db8:	e062      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	6899      	ldr	r1, [r3, #8]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	f000 fc87 	bl	80066dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ddc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	609a      	str	r2, [r3, #8]
      break;
 8005de6:	e04f      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6818      	ldr	r0, [r3, #0]
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	6899      	ldr	r1, [r3, #8]
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	f000 fc70 	bl	80066dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	689a      	ldr	r2, [r3, #8]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e0a:	609a      	str	r2, [r3, #8]
      break;
 8005e0c:	e03c      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6818      	ldr	r0, [r3, #0]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	6859      	ldr	r1, [r3, #4]
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	f000 fbe4 	bl	80065e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2150      	movs	r1, #80	; 0x50
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 fc3d 	bl	80066a6 <TIM_ITRx_SetConfig>
      break;
 8005e2c:	e02c      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6818      	ldr	r0, [r3, #0]
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	6859      	ldr	r1, [r3, #4]
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	f000 fc03 	bl	8006646 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2160      	movs	r1, #96	; 0x60
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 fc2d 	bl	80066a6 <TIM_ITRx_SetConfig>
      break;
 8005e4c:	e01c      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6818      	ldr	r0, [r3, #0]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	6859      	ldr	r1, [r3, #4]
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	f000 fbc4 	bl	80065e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2140      	movs	r1, #64	; 0x40
 8005e66:	4618      	mov	r0, r3
 8005e68:	f000 fc1d 	bl	80066a6 <TIM_ITRx_SetConfig>
      break;
 8005e6c:	e00c      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4619      	mov	r1, r3
 8005e78:	4610      	mov	r0, r2
 8005e7a:	f000 fc14 	bl	80066a6 <TIM_ITRx_SetConfig>
      break;
 8005e7e:	e003      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	73fb      	strb	r3, [r7, #15]
      break;
 8005e84:	e000      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005e86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	b083      	sub	sp, #12
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005eaa:	bf00      	nop
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b083      	sub	sp, #12
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ebe:	bf00      	nop
 8005ec0:	370c      	adds	r7, #12
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr

08005eca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b083      	sub	sp, #12
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
	...

08005f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a40      	ldr	r2, [pc, #256]	; (800601c <TIM_Base_SetConfig+0x114>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d013      	beq.n	8005f48 <TIM_Base_SetConfig+0x40>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f26:	d00f      	beq.n	8005f48 <TIM_Base_SetConfig+0x40>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a3d      	ldr	r2, [pc, #244]	; (8006020 <TIM_Base_SetConfig+0x118>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d00b      	beq.n	8005f48 <TIM_Base_SetConfig+0x40>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a3c      	ldr	r2, [pc, #240]	; (8006024 <TIM_Base_SetConfig+0x11c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d007      	beq.n	8005f48 <TIM_Base_SetConfig+0x40>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a3b      	ldr	r2, [pc, #236]	; (8006028 <TIM_Base_SetConfig+0x120>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d003      	beq.n	8005f48 <TIM_Base_SetConfig+0x40>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a3a      	ldr	r2, [pc, #232]	; (800602c <TIM_Base_SetConfig+0x124>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d108      	bne.n	8005f5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a2f      	ldr	r2, [pc, #188]	; (800601c <TIM_Base_SetConfig+0x114>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d01f      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f68:	d01b      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a2c      	ldr	r2, [pc, #176]	; (8006020 <TIM_Base_SetConfig+0x118>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d017      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a2b      	ldr	r2, [pc, #172]	; (8006024 <TIM_Base_SetConfig+0x11c>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d013      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a2a      	ldr	r2, [pc, #168]	; (8006028 <TIM_Base_SetConfig+0x120>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00f      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a29      	ldr	r2, [pc, #164]	; (800602c <TIM_Base_SetConfig+0x124>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00b      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a28      	ldr	r2, [pc, #160]	; (8006030 <TIM_Base_SetConfig+0x128>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d007      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a27      	ldr	r2, [pc, #156]	; (8006034 <TIM_Base_SetConfig+0x12c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d003      	beq.n	8005fa2 <TIM_Base_SetConfig+0x9a>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a26      	ldr	r2, [pc, #152]	; (8006038 <TIM_Base_SetConfig+0x130>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d108      	bne.n	8005fb4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	68fa      	ldr	r2, [r7, #12]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	689a      	ldr	r2, [r3, #8]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a10      	ldr	r2, [pc, #64]	; (800601c <TIM_Base_SetConfig+0x114>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d00f      	beq.n	8006000 <TIM_Base_SetConfig+0xf8>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a12      	ldr	r2, [pc, #72]	; (800602c <TIM_Base_SetConfig+0x124>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d00b      	beq.n	8006000 <TIM_Base_SetConfig+0xf8>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a11      	ldr	r2, [pc, #68]	; (8006030 <TIM_Base_SetConfig+0x128>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d007      	beq.n	8006000 <TIM_Base_SetConfig+0xf8>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a10      	ldr	r2, [pc, #64]	; (8006034 <TIM_Base_SetConfig+0x12c>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d003      	beq.n	8006000 <TIM_Base_SetConfig+0xf8>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a0f      	ldr	r2, [pc, #60]	; (8006038 <TIM_Base_SetConfig+0x130>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d103      	bne.n	8006008 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	691a      	ldr	r2, [r3, #16]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	615a      	str	r2, [r3, #20]
}
 800600e:	bf00      	nop
 8006010:	3714      	adds	r7, #20
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	40012c00 	.word	0x40012c00
 8006020:	40000400 	.word	0x40000400
 8006024:	40000800 	.word	0x40000800
 8006028:	40000c00 	.word	0x40000c00
 800602c:	40013400 	.word	0x40013400
 8006030:	40014000 	.word	0x40014000
 8006034:	40014400 	.word	0x40014400
 8006038:	40014800 	.word	0x40014800

0800603c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	f023 0201 	bic.w	r2, r3, #1
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800606a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800606e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 0303 	bic.w	r3, r3, #3
 8006076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	f023 0302 	bic.w	r3, r3, #2
 8006088:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	4313      	orrs	r3, r2
 8006092:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a2c      	ldr	r2, [pc, #176]	; (8006148 <TIM_OC1_SetConfig+0x10c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d00f      	beq.n	80060bc <TIM_OC1_SetConfig+0x80>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a2b      	ldr	r2, [pc, #172]	; (800614c <TIM_OC1_SetConfig+0x110>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00b      	beq.n	80060bc <TIM_OC1_SetConfig+0x80>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a2a      	ldr	r2, [pc, #168]	; (8006150 <TIM_OC1_SetConfig+0x114>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d007      	beq.n	80060bc <TIM_OC1_SetConfig+0x80>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a29      	ldr	r2, [pc, #164]	; (8006154 <TIM_OC1_SetConfig+0x118>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d003      	beq.n	80060bc <TIM_OC1_SetConfig+0x80>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a28      	ldr	r2, [pc, #160]	; (8006158 <TIM_OC1_SetConfig+0x11c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d10c      	bne.n	80060d6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	f023 0308 	bic.w	r3, r3, #8
 80060c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f023 0304 	bic.w	r3, r3, #4
 80060d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a1b      	ldr	r2, [pc, #108]	; (8006148 <TIM_OC1_SetConfig+0x10c>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00f      	beq.n	80060fe <TIM_OC1_SetConfig+0xc2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a1a      	ldr	r2, [pc, #104]	; (800614c <TIM_OC1_SetConfig+0x110>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00b      	beq.n	80060fe <TIM_OC1_SetConfig+0xc2>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a19      	ldr	r2, [pc, #100]	; (8006150 <TIM_OC1_SetConfig+0x114>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d007      	beq.n	80060fe <TIM_OC1_SetConfig+0xc2>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a18      	ldr	r2, [pc, #96]	; (8006154 <TIM_OC1_SetConfig+0x118>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d003      	beq.n	80060fe <TIM_OC1_SetConfig+0xc2>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a17      	ldr	r2, [pc, #92]	; (8006158 <TIM_OC1_SetConfig+0x11c>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d111      	bne.n	8006122 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006104:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800610c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	621a      	str	r2, [r3, #32]
}
 800613c:	bf00      	nop
 800613e:	371c      	adds	r7, #28
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	40012c00 	.word	0x40012c00
 800614c:	40013400 	.word	0x40013400
 8006150:	40014000 	.word	0x40014000
 8006154:	40014400 	.word	0x40014400
 8006158:	40014800 	.word	0x40014800

0800615c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800615c:	b480      	push	{r7}
 800615e:	b087      	sub	sp, #28
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a1b      	ldr	r3, [r3, #32]
 800616a:	f023 0210 	bic.w	r2, r3, #16
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800618a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800618e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006196:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	021b      	lsls	r3, r3, #8
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	f023 0320 	bic.w	r3, r3, #32
 80061aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	011b      	lsls	r3, r3, #4
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a28      	ldr	r2, [pc, #160]	; (800625c <TIM_OC2_SetConfig+0x100>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d003      	beq.n	80061c8 <TIM_OC2_SetConfig+0x6c>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a27      	ldr	r2, [pc, #156]	; (8006260 <TIM_OC2_SetConfig+0x104>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d10d      	bne.n	80061e4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	011b      	lsls	r3, r3, #4
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	4313      	orrs	r3, r2
 80061da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a1d      	ldr	r2, [pc, #116]	; (800625c <TIM_OC2_SetConfig+0x100>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d00f      	beq.n	800620c <TIM_OC2_SetConfig+0xb0>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a1c      	ldr	r2, [pc, #112]	; (8006260 <TIM_OC2_SetConfig+0x104>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d00b      	beq.n	800620c <TIM_OC2_SetConfig+0xb0>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a1b      	ldr	r2, [pc, #108]	; (8006264 <TIM_OC2_SetConfig+0x108>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d007      	beq.n	800620c <TIM_OC2_SetConfig+0xb0>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a1a      	ldr	r2, [pc, #104]	; (8006268 <TIM_OC2_SetConfig+0x10c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d003      	beq.n	800620c <TIM_OC2_SetConfig+0xb0>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a19      	ldr	r2, [pc, #100]	; (800626c <TIM_OC2_SetConfig+0x110>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d113      	bne.n	8006234 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006212:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800621a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	4313      	orrs	r3, r2
 8006226:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	4313      	orrs	r3, r2
 8006232:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	621a      	str	r2, [r3, #32]
}
 800624e:	bf00      	nop
 8006250:	371c      	adds	r7, #28
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	40012c00 	.word	0x40012c00
 8006260:	40013400 	.word	0x40013400
 8006264:	40014000 	.word	0x40014000
 8006268:	40014400 	.word	0x40014400
 800626c:	40014800 	.word	0x40014800

08006270 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006270:	b480      	push	{r7}
 8006272:	b087      	sub	sp, #28
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a1b      	ldr	r3, [r3, #32]
 800628a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	69db      	ldr	r3, [r3, #28]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800629e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f023 0303 	bic.w	r3, r3, #3
 80062aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80062bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a27      	ldr	r2, [pc, #156]	; (800636c <TIM_OC3_SetConfig+0xfc>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d003      	beq.n	80062da <TIM_OC3_SetConfig+0x6a>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a26      	ldr	r2, [pc, #152]	; (8006370 <TIM_OC3_SetConfig+0x100>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d10d      	bne.n	80062f6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a1c      	ldr	r2, [pc, #112]	; (800636c <TIM_OC3_SetConfig+0xfc>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d00f      	beq.n	800631e <TIM_OC3_SetConfig+0xae>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a1b      	ldr	r2, [pc, #108]	; (8006370 <TIM_OC3_SetConfig+0x100>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d00b      	beq.n	800631e <TIM_OC3_SetConfig+0xae>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a1a      	ldr	r2, [pc, #104]	; (8006374 <TIM_OC3_SetConfig+0x104>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d007      	beq.n	800631e <TIM_OC3_SetConfig+0xae>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a19      	ldr	r2, [pc, #100]	; (8006378 <TIM_OC3_SetConfig+0x108>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d003      	beq.n	800631e <TIM_OC3_SetConfig+0xae>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a18      	ldr	r2, [pc, #96]	; (800637c <TIM_OC3_SetConfig+0x10c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d113      	bne.n	8006346 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006324:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800632c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	011b      	lsls	r3, r3, #4
 8006334:	693a      	ldr	r2, [r7, #16]
 8006336:	4313      	orrs	r3, r2
 8006338:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	4313      	orrs	r3, r2
 8006344:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	621a      	str	r2, [r3, #32]
}
 8006360:	bf00      	nop
 8006362:	371c      	adds	r7, #28
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr
 800636c:	40012c00 	.word	0x40012c00
 8006370:	40013400 	.word	0x40013400
 8006374:	40014000 	.word	0x40014000
 8006378:	40014400 	.word	0x40014400
 800637c:	40014800 	.word	0x40014800

08006380 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006380:	b480      	push	{r7}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a1b      	ldr	r3, [r3, #32]
 800638e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	69db      	ldr	r3, [r3, #28]
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	021b      	lsls	r3, r3, #8
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80063ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	031b      	lsls	r3, r3, #12
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a18      	ldr	r2, [pc, #96]	; (8006440 <TIM_OC4_SetConfig+0xc0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d00f      	beq.n	8006404 <TIM_OC4_SetConfig+0x84>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a17      	ldr	r2, [pc, #92]	; (8006444 <TIM_OC4_SetConfig+0xc4>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d00b      	beq.n	8006404 <TIM_OC4_SetConfig+0x84>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a16      	ldr	r2, [pc, #88]	; (8006448 <TIM_OC4_SetConfig+0xc8>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d007      	beq.n	8006404 <TIM_OC4_SetConfig+0x84>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a15      	ldr	r2, [pc, #84]	; (800644c <TIM_OC4_SetConfig+0xcc>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d003      	beq.n	8006404 <TIM_OC4_SetConfig+0x84>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a14      	ldr	r2, [pc, #80]	; (8006450 <TIM_OC4_SetConfig+0xd0>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d109      	bne.n	8006418 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800640a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	695b      	ldr	r3, [r3, #20]
 8006410:	019b      	lsls	r3, r3, #6
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	4313      	orrs	r3, r2
 8006416:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	685a      	ldr	r2, [r3, #4]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	621a      	str	r2, [r3, #32]
}
 8006432:	bf00      	nop
 8006434:	371c      	adds	r7, #28
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	40012c00 	.word	0x40012c00
 8006444:	40013400 	.word	0x40013400
 8006448:	40014000 	.word	0x40014000
 800644c:	40014400 	.word	0x40014400
 8006450:	40014800 	.word	0x40014800

08006454 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006454:	b480      	push	{r7}
 8006456:	b087      	sub	sp, #28
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800647a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006486:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	4313      	orrs	r3, r2
 8006490:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006498:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	041b      	lsls	r3, r3, #16
 80064a0:	693a      	ldr	r2, [r7, #16]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a17      	ldr	r2, [pc, #92]	; (8006508 <TIM_OC5_SetConfig+0xb4>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d00f      	beq.n	80064ce <TIM_OC5_SetConfig+0x7a>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a16      	ldr	r2, [pc, #88]	; (800650c <TIM_OC5_SetConfig+0xb8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d00b      	beq.n	80064ce <TIM_OC5_SetConfig+0x7a>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a15      	ldr	r2, [pc, #84]	; (8006510 <TIM_OC5_SetConfig+0xbc>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d007      	beq.n	80064ce <TIM_OC5_SetConfig+0x7a>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a14      	ldr	r2, [pc, #80]	; (8006514 <TIM_OC5_SetConfig+0xc0>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d003      	beq.n	80064ce <TIM_OC5_SetConfig+0x7a>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a13      	ldr	r2, [pc, #76]	; (8006518 <TIM_OC5_SetConfig+0xc4>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d109      	bne.n	80064e2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	021b      	lsls	r3, r3, #8
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	4313      	orrs	r3, r2
 80064e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	621a      	str	r2, [r3, #32]
}
 80064fc:	bf00      	nop
 80064fe:	371c      	adds	r7, #28
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	40012c00 	.word	0x40012c00
 800650c:	40013400 	.word	0x40013400
 8006510:	40014000 	.word	0x40014000
 8006514:	40014400 	.word	0x40014400
 8006518:	40014800 	.word	0x40014800

0800651c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800651c:	b480      	push	{r7}
 800651e:	b087      	sub	sp, #28
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800654a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800654e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	021b      	lsls	r3, r3, #8
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	4313      	orrs	r3, r2
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006562:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	051b      	lsls	r3, r3, #20
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4313      	orrs	r3, r2
 800656e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a18      	ldr	r2, [pc, #96]	; (80065d4 <TIM_OC6_SetConfig+0xb8>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00f      	beq.n	8006598 <TIM_OC6_SetConfig+0x7c>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a17      	ldr	r2, [pc, #92]	; (80065d8 <TIM_OC6_SetConfig+0xbc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d00b      	beq.n	8006598 <TIM_OC6_SetConfig+0x7c>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a16      	ldr	r2, [pc, #88]	; (80065dc <TIM_OC6_SetConfig+0xc0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d007      	beq.n	8006598 <TIM_OC6_SetConfig+0x7c>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a15      	ldr	r2, [pc, #84]	; (80065e0 <TIM_OC6_SetConfig+0xc4>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d003      	beq.n	8006598 <TIM_OC6_SetConfig+0x7c>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a14      	ldr	r2, [pc, #80]	; (80065e4 <TIM_OC6_SetConfig+0xc8>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d109      	bne.n	80065ac <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800659e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	029b      	lsls	r3, r3, #10
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	693a      	ldr	r2, [r7, #16]
 80065c4:	621a      	str	r2, [r3, #32]
}
 80065c6:	bf00      	nop
 80065c8:	371c      	adds	r7, #28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40012c00 	.word	0x40012c00
 80065d8:	40013400 	.word	0x40013400
 80065dc:	40014000 	.word	0x40014000
 80065e0:	40014400 	.word	0x40014400
 80065e4:	40014800 	.word	0x40014800

080065e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b087      	sub	sp, #28
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	f023 0201 	bic.w	r2, r3, #1
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006612:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	011b      	lsls	r3, r3, #4
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	4313      	orrs	r3, r2
 800661c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	f023 030a 	bic.w	r3, r3, #10
 8006624:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	4313      	orrs	r3, r2
 800662c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	697a      	ldr	r2, [r7, #20]
 8006638:	621a      	str	r2, [r3, #32]
}
 800663a:	bf00      	nop
 800663c:	371c      	adds	r7, #28
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr

08006646 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006646:	b480      	push	{r7}
 8006648:	b087      	sub	sp, #28
 800664a:	af00      	add	r7, sp, #0
 800664c:	60f8      	str	r0, [r7, #12]
 800664e:	60b9      	str	r1, [r7, #8]
 8006650:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	f023 0210 	bic.w	r2, r3, #16
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006670:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	031b      	lsls	r3, r3, #12
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	4313      	orrs	r3, r2
 800667a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006682:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	4313      	orrs	r3, r2
 800668c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	621a      	str	r2, [r3, #32]
}
 800669a:	bf00      	nop
 800669c:	371c      	adds	r7, #28
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr

080066a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b085      	sub	sp, #20
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
 80066ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	f043 0307 	orr.w	r3, r3, #7
 80066c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	609a      	str	r2, [r3, #8]
}
 80066d0:	bf00      	nop
 80066d2:	3714      	adds	r7, #20
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066dc:	b480      	push	{r7}
 80066de:	b087      	sub	sp, #28
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	607a      	str	r2, [r7, #4]
 80066e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	021a      	lsls	r2, r3, #8
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	431a      	orrs	r2, r3
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	4313      	orrs	r3, r2
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	4313      	orrs	r3, r2
 8006708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	697a      	ldr	r2, [r7, #20]
 800670e:	609a      	str	r2, [r3, #8]
}
 8006710:	bf00      	nop
 8006712:	371c      	adds	r7, #28
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800671c:	b480      	push	{r7}
 800671e:	b087      	sub	sp, #28
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f003 031f 	and.w	r3, r3, #31
 800672e:	2201      	movs	r2, #1
 8006730:	fa02 f303 	lsl.w	r3, r2, r3
 8006734:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6a1a      	ldr	r2, [r3, #32]
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	43db      	mvns	r3, r3
 800673e:	401a      	ands	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6a1a      	ldr	r2, [r3, #32]
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f003 031f 	and.w	r3, r3, #31
 800674e:	6879      	ldr	r1, [r7, #4]
 8006750:	fa01 f303 	lsl.w	r3, r1, r3
 8006754:	431a      	orrs	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	621a      	str	r2, [r3, #32]
}
 800675a:	bf00      	nop
 800675c:	371c      	adds	r7, #28
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
	...

08006768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006778:	2b01      	cmp	r3, #1
 800677a:	d101      	bne.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800677c:	2302      	movs	r3, #2
 800677e:	e068      	b.n	8006852 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2202      	movs	r2, #2
 800678c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a2e      	ldr	r2, [pc, #184]	; (8006860 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d004      	beq.n	80067b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a2d      	ldr	r2, [pc, #180]	; (8006864 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d108      	bne.n	80067c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80067ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a1e      	ldr	r2, [pc, #120]	; (8006860 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d01d      	beq.n	8006826 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067f2:	d018      	beq.n	8006826 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1b      	ldr	r2, [pc, #108]	; (8006868 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d013      	beq.n	8006826 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a1a      	ldr	r2, [pc, #104]	; (800686c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d00e      	beq.n	8006826 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a18      	ldr	r2, [pc, #96]	; (8006870 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d009      	beq.n	8006826 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a13      	ldr	r2, [pc, #76]	; (8006864 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d004      	beq.n	8006826 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a14      	ldr	r2, [pc, #80]	; (8006874 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d10c      	bne.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800682c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	4313      	orrs	r3, r2
 8006836:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68ba      	ldr	r2, [r7, #8]
 800683e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	3714      	adds	r7, #20
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40012c00 	.word	0x40012c00
 8006864:	40013400 	.word	0x40013400
 8006868:	40000400 	.word	0x40000400
 800686c:	40000800 	.word	0x40000800
 8006870:	40000c00 	.word	0x40000c00
 8006874:	40014000 	.word	0x40014000

08006878 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e040      	b.n	8006948 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d106      	bne.n	80068dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7fa ffdc 	bl	8001894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2224      	movs	r2, #36	; 0x24
 80068e0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f022 0201 	bic.w	r2, r2, #1
 80068f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f992 	bl	8006c1c <UART_SetConfig>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d101      	bne.n	8006902 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e022      	b.n	8006948 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006906:	2b00      	cmp	r3, #0
 8006908:	d002      	beq.n	8006910 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 fc10 	bl	8007130 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800691e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	689a      	ldr	r2, [r3, #8]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800692e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0201 	orr.w	r2, r2, #1
 800693e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f000 fc97 	bl	8007274 <UART_CheckIdleState>
 8006946:	4603      	mov	r3, r0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3708      	adds	r7, #8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08a      	sub	sp, #40	; 0x28
 8006954:	af02      	add	r7, sp, #8
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	603b      	str	r3, [r7, #0]
 800695c:	4613      	mov	r3, r2
 800695e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006964:	2b20      	cmp	r3, #32
 8006966:	f040 8082 	bne.w	8006a6e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d002      	beq.n	8006976 <HAL_UART_Transmit+0x26>
 8006970:	88fb      	ldrh	r3, [r7, #6]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d101      	bne.n	800697a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e07a      	b.n	8006a70 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006980:	2b01      	cmp	r3, #1
 8006982:	d101      	bne.n	8006988 <HAL_UART_Transmit+0x38>
 8006984:	2302      	movs	r3, #2
 8006986:	e073      	b.n	8006a70 <HAL_UART_Transmit+0x120>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2200      	movs	r2, #0
 8006994:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2221      	movs	r2, #33	; 0x21
 800699c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800699e:	f7fb f9b5 	bl	8001d0c <HAL_GetTick>
 80069a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	88fa      	ldrh	r2, [r7, #6]
 80069a8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	88fa      	ldrh	r2, [r7, #6]
 80069b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069bc:	d108      	bne.n	80069d0 <HAL_UART_Transmit+0x80>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d104      	bne.n	80069d0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80069c6:	2300      	movs	r3, #0
 80069c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	61bb      	str	r3, [r7, #24]
 80069ce:	e003      	b.n	80069d8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069d4:	2300      	movs	r3, #0
 80069d6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80069e0:	e02d      	b.n	8006a3e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2200      	movs	r2, #0
 80069ea:	2180      	movs	r1, #128	; 0x80
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f000 fc8a 	bl	8007306 <UART_WaitOnFlagUntilTimeout>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d001      	beq.n	80069fc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e039      	b.n	8006a70 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10b      	bne.n	8006a1a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	881a      	ldrh	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a0e:	b292      	uxth	r2, r2
 8006a10:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	3302      	adds	r3, #2
 8006a16:	61bb      	str	r3, [r7, #24]
 8006a18:	e008      	b.n	8006a2c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	781a      	ldrb	r2, [r3, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	b292      	uxth	r2, r2
 8006a24:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	3301      	adds	r3, #1
 8006a2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1cb      	bne.n	80069e2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	9300      	str	r3, [sp, #0]
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	2200      	movs	r2, #0
 8006a52:	2140      	movs	r1, #64	; 0x40
 8006a54:	68f8      	ldr	r0, [r7, #12]
 8006a56:	f000 fc56 	bl	8007306 <UART_WaitOnFlagUntilTimeout>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d001      	beq.n	8006a64 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e005      	b.n	8006a70 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2220      	movs	r2, #32
 8006a68:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	e000      	b.n	8006a70 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006a6e:	2302      	movs	r3, #2
  }
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3720      	adds	r7, #32
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08a      	sub	sp, #40	; 0x28
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	4613      	mov	r3, r2
 8006a86:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a8c:	2b20      	cmp	r3, #32
 8006a8e:	f040 80bf 	bne.w	8006c10 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <HAL_UART_Receive+0x26>
 8006a98:	88fb      	ldrh	r3, [r7, #6]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e0b7      	b.n	8006c12 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d101      	bne.n	8006ab0 <HAL_UART_Receive+0x38>
 8006aac:	2302      	movs	r3, #2
 8006aae:	e0b0      	b.n	8006c12 <HAL_UART_Receive+0x19a>
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2222      	movs	r2, #34	; 0x22
 8006ac4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006acc:	f7fb f91e 	bl	8001d0c <HAL_GetTick>
 8006ad0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	88fa      	ldrh	r2, [r7, #6]
 8006ad6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	88fa      	ldrh	r2, [r7, #6]
 8006ade:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aea:	d10e      	bne.n	8006b0a <HAL_UART_Receive+0x92>
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	691b      	ldr	r3, [r3, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d105      	bne.n	8006b00 <HAL_UART_Receive+0x88>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006afa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006afe:	e02d      	b.n	8006b5c <HAL_UART_Receive+0xe4>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	22ff      	movs	r2, #255	; 0xff
 8006b04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b08:	e028      	b.n	8006b5c <HAL_UART_Receive+0xe4>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10d      	bne.n	8006b2e <HAL_UART_Receive+0xb6>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d104      	bne.n	8006b24 <HAL_UART_Receive+0xac>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	22ff      	movs	r2, #255	; 0xff
 8006b1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b22:	e01b      	b.n	8006b5c <HAL_UART_Receive+0xe4>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	227f      	movs	r2, #127	; 0x7f
 8006b28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b2c:	e016      	b.n	8006b5c <HAL_UART_Receive+0xe4>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b36:	d10d      	bne.n	8006b54 <HAL_UART_Receive+0xdc>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d104      	bne.n	8006b4a <HAL_UART_Receive+0xd2>
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	227f      	movs	r2, #127	; 0x7f
 8006b44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b48:	e008      	b.n	8006b5c <HAL_UART_Receive+0xe4>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	223f      	movs	r2, #63	; 0x3f
 8006b4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b52:	e003      	b.n	8006b5c <HAL_UART_Receive+0xe4>
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006b62:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b6c:	d108      	bne.n	8006b80 <HAL_UART_Receive+0x108>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d104      	bne.n	8006b80 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8006b76:	2300      	movs	r3, #0
 8006b78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	61bb      	str	r3, [r7, #24]
 8006b7e:	e003      	b.n	8006b88 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b84:	2300      	movs	r3, #0
 8006b86:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006b90:	e033      	b.n	8006bfa <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	2120      	movs	r1, #32
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 fbb2 	bl	8007306 <UART_WaitOnFlagUntilTimeout>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d001      	beq.n	8006bac <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e032      	b.n	8006c12 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8006bac:	69fb      	ldr	r3, [r7, #28]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10c      	bne.n	8006bcc <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006bb8:	b29a      	uxth	r2, r3
 8006bba:	8a7b      	ldrh	r3, [r7, #18]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	3302      	adds	r3, #2
 8006bc8:	61bb      	str	r3, [r7, #24]
 8006bca:	e00d      	b.n	8006be8 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	8a7b      	ldrh	r3, [r7, #18]
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	4013      	ands	r3, r2
 8006bdc:	b2da      	uxtb	r2, r3
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	3301      	adds	r3, #1
 8006be6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1c5      	bne.n	8006b92 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2220      	movs	r2, #32
 8006c0a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	e000      	b.n	8006c12 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8006c10:	2302      	movs	r3, #2
  }
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3720      	adds	r7, #32
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
	...

08006c1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c1c:	b5b0      	push	{r4, r5, r7, lr}
 8006c1e:	b088      	sub	sp, #32
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c24:	2300      	movs	r3, #0
 8006c26:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	689a      	ldr	r2, [r3, #8]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	431a      	orrs	r2, r3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	431a      	orrs	r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	69db      	ldr	r3, [r3, #28]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	4bad      	ldr	r3, [pc, #692]	; (8006efc <UART_SetConfig+0x2e0>)
 8006c48:	4013      	ands	r3, r2
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	6812      	ldr	r2, [r2, #0]
 8006c4e:	69f9      	ldr	r1, [r7, #28]
 8006c50:	430b      	orrs	r3, r1
 8006c52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	430a      	orrs	r2, r1
 8006c68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4aa2      	ldr	r2, [pc, #648]	; (8006f00 <UART_SetConfig+0x2e4>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d004      	beq.n	8006c84 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a1b      	ldr	r3, [r3, #32]
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	69fa      	ldr	r2, [r7, #28]
 8006c94:	430a      	orrs	r2, r1
 8006c96:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a99      	ldr	r2, [pc, #612]	; (8006f04 <UART_SetConfig+0x2e8>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d121      	bne.n	8006ce6 <UART_SetConfig+0xca>
 8006ca2:	4b99      	ldr	r3, [pc, #612]	; (8006f08 <UART_SetConfig+0x2ec>)
 8006ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ca8:	f003 0303 	and.w	r3, r3, #3
 8006cac:	2b03      	cmp	r3, #3
 8006cae:	d817      	bhi.n	8006ce0 <UART_SetConfig+0xc4>
 8006cb0:	a201      	add	r2, pc, #4	; (adr r2, 8006cb8 <UART_SetConfig+0x9c>)
 8006cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb6:	bf00      	nop
 8006cb8:	08006cc9 	.word	0x08006cc9
 8006cbc:	08006cd5 	.word	0x08006cd5
 8006cc0:	08006ccf 	.word	0x08006ccf
 8006cc4:	08006cdb 	.word	0x08006cdb
 8006cc8:	2301      	movs	r3, #1
 8006cca:	76fb      	strb	r3, [r7, #27]
 8006ccc:	e0e7      	b.n	8006e9e <UART_SetConfig+0x282>
 8006cce:	2302      	movs	r3, #2
 8006cd0:	76fb      	strb	r3, [r7, #27]
 8006cd2:	e0e4      	b.n	8006e9e <UART_SetConfig+0x282>
 8006cd4:	2304      	movs	r3, #4
 8006cd6:	76fb      	strb	r3, [r7, #27]
 8006cd8:	e0e1      	b.n	8006e9e <UART_SetConfig+0x282>
 8006cda:	2308      	movs	r3, #8
 8006cdc:	76fb      	strb	r3, [r7, #27]
 8006cde:	e0de      	b.n	8006e9e <UART_SetConfig+0x282>
 8006ce0:	2310      	movs	r3, #16
 8006ce2:	76fb      	strb	r3, [r7, #27]
 8006ce4:	e0db      	b.n	8006e9e <UART_SetConfig+0x282>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a88      	ldr	r2, [pc, #544]	; (8006f0c <UART_SetConfig+0x2f0>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d132      	bne.n	8006d56 <UART_SetConfig+0x13a>
 8006cf0:	4b85      	ldr	r3, [pc, #532]	; (8006f08 <UART_SetConfig+0x2ec>)
 8006cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cf6:	f003 030c 	and.w	r3, r3, #12
 8006cfa:	2b0c      	cmp	r3, #12
 8006cfc:	d828      	bhi.n	8006d50 <UART_SetConfig+0x134>
 8006cfe:	a201      	add	r2, pc, #4	; (adr r2, 8006d04 <UART_SetConfig+0xe8>)
 8006d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d04:	08006d39 	.word	0x08006d39
 8006d08:	08006d51 	.word	0x08006d51
 8006d0c:	08006d51 	.word	0x08006d51
 8006d10:	08006d51 	.word	0x08006d51
 8006d14:	08006d45 	.word	0x08006d45
 8006d18:	08006d51 	.word	0x08006d51
 8006d1c:	08006d51 	.word	0x08006d51
 8006d20:	08006d51 	.word	0x08006d51
 8006d24:	08006d3f 	.word	0x08006d3f
 8006d28:	08006d51 	.word	0x08006d51
 8006d2c:	08006d51 	.word	0x08006d51
 8006d30:	08006d51 	.word	0x08006d51
 8006d34:	08006d4b 	.word	0x08006d4b
 8006d38:	2300      	movs	r3, #0
 8006d3a:	76fb      	strb	r3, [r7, #27]
 8006d3c:	e0af      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	76fb      	strb	r3, [r7, #27]
 8006d42:	e0ac      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d44:	2304      	movs	r3, #4
 8006d46:	76fb      	strb	r3, [r7, #27]
 8006d48:	e0a9      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d4a:	2308      	movs	r3, #8
 8006d4c:	76fb      	strb	r3, [r7, #27]
 8006d4e:	e0a6      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d50:	2310      	movs	r3, #16
 8006d52:	76fb      	strb	r3, [r7, #27]
 8006d54:	e0a3      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a6d      	ldr	r2, [pc, #436]	; (8006f10 <UART_SetConfig+0x2f4>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d120      	bne.n	8006da2 <UART_SetConfig+0x186>
 8006d60:	4b69      	ldr	r3, [pc, #420]	; (8006f08 <UART_SetConfig+0x2ec>)
 8006d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d66:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d6a:	2b30      	cmp	r3, #48	; 0x30
 8006d6c:	d013      	beq.n	8006d96 <UART_SetConfig+0x17a>
 8006d6e:	2b30      	cmp	r3, #48	; 0x30
 8006d70:	d814      	bhi.n	8006d9c <UART_SetConfig+0x180>
 8006d72:	2b20      	cmp	r3, #32
 8006d74:	d009      	beq.n	8006d8a <UART_SetConfig+0x16e>
 8006d76:	2b20      	cmp	r3, #32
 8006d78:	d810      	bhi.n	8006d9c <UART_SetConfig+0x180>
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <UART_SetConfig+0x168>
 8006d7e:	2b10      	cmp	r3, #16
 8006d80:	d006      	beq.n	8006d90 <UART_SetConfig+0x174>
 8006d82:	e00b      	b.n	8006d9c <UART_SetConfig+0x180>
 8006d84:	2300      	movs	r3, #0
 8006d86:	76fb      	strb	r3, [r7, #27]
 8006d88:	e089      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	76fb      	strb	r3, [r7, #27]
 8006d8e:	e086      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d90:	2304      	movs	r3, #4
 8006d92:	76fb      	strb	r3, [r7, #27]
 8006d94:	e083      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d96:	2308      	movs	r3, #8
 8006d98:	76fb      	strb	r3, [r7, #27]
 8006d9a:	e080      	b.n	8006e9e <UART_SetConfig+0x282>
 8006d9c:	2310      	movs	r3, #16
 8006d9e:	76fb      	strb	r3, [r7, #27]
 8006da0:	e07d      	b.n	8006e9e <UART_SetConfig+0x282>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a5b      	ldr	r2, [pc, #364]	; (8006f14 <UART_SetConfig+0x2f8>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d120      	bne.n	8006dee <UART_SetConfig+0x1d2>
 8006dac:	4b56      	ldr	r3, [pc, #344]	; (8006f08 <UART_SetConfig+0x2ec>)
 8006dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006db2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006db6:	2bc0      	cmp	r3, #192	; 0xc0
 8006db8:	d013      	beq.n	8006de2 <UART_SetConfig+0x1c6>
 8006dba:	2bc0      	cmp	r3, #192	; 0xc0
 8006dbc:	d814      	bhi.n	8006de8 <UART_SetConfig+0x1cc>
 8006dbe:	2b80      	cmp	r3, #128	; 0x80
 8006dc0:	d009      	beq.n	8006dd6 <UART_SetConfig+0x1ba>
 8006dc2:	2b80      	cmp	r3, #128	; 0x80
 8006dc4:	d810      	bhi.n	8006de8 <UART_SetConfig+0x1cc>
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d002      	beq.n	8006dd0 <UART_SetConfig+0x1b4>
 8006dca:	2b40      	cmp	r3, #64	; 0x40
 8006dcc:	d006      	beq.n	8006ddc <UART_SetConfig+0x1c0>
 8006dce:	e00b      	b.n	8006de8 <UART_SetConfig+0x1cc>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	76fb      	strb	r3, [r7, #27]
 8006dd4:	e063      	b.n	8006e9e <UART_SetConfig+0x282>
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	76fb      	strb	r3, [r7, #27]
 8006dda:	e060      	b.n	8006e9e <UART_SetConfig+0x282>
 8006ddc:	2304      	movs	r3, #4
 8006dde:	76fb      	strb	r3, [r7, #27]
 8006de0:	e05d      	b.n	8006e9e <UART_SetConfig+0x282>
 8006de2:	2308      	movs	r3, #8
 8006de4:	76fb      	strb	r3, [r7, #27]
 8006de6:	e05a      	b.n	8006e9e <UART_SetConfig+0x282>
 8006de8:	2310      	movs	r3, #16
 8006dea:	76fb      	strb	r3, [r7, #27]
 8006dec:	e057      	b.n	8006e9e <UART_SetConfig+0x282>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a49      	ldr	r2, [pc, #292]	; (8006f18 <UART_SetConfig+0x2fc>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d125      	bne.n	8006e44 <UART_SetConfig+0x228>
 8006df8:	4b43      	ldr	r3, [pc, #268]	; (8006f08 <UART_SetConfig+0x2ec>)
 8006dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e06:	d017      	beq.n	8006e38 <UART_SetConfig+0x21c>
 8006e08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e0c:	d817      	bhi.n	8006e3e <UART_SetConfig+0x222>
 8006e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e12:	d00b      	beq.n	8006e2c <UART_SetConfig+0x210>
 8006e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e18:	d811      	bhi.n	8006e3e <UART_SetConfig+0x222>
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d003      	beq.n	8006e26 <UART_SetConfig+0x20a>
 8006e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e22:	d006      	beq.n	8006e32 <UART_SetConfig+0x216>
 8006e24:	e00b      	b.n	8006e3e <UART_SetConfig+0x222>
 8006e26:	2300      	movs	r3, #0
 8006e28:	76fb      	strb	r3, [r7, #27]
 8006e2a:	e038      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	76fb      	strb	r3, [r7, #27]
 8006e30:	e035      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e32:	2304      	movs	r3, #4
 8006e34:	76fb      	strb	r3, [r7, #27]
 8006e36:	e032      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e38:	2308      	movs	r3, #8
 8006e3a:	76fb      	strb	r3, [r7, #27]
 8006e3c:	e02f      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e3e:	2310      	movs	r3, #16
 8006e40:	76fb      	strb	r3, [r7, #27]
 8006e42:	e02c      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a2d      	ldr	r2, [pc, #180]	; (8006f00 <UART_SetConfig+0x2e4>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d125      	bne.n	8006e9a <UART_SetConfig+0x27e>
 8006e4e:	4b2e      	ldr	r3, [pc, #184]	; (8006f08 <UART_SetConfig+0x2ec>)
 8006e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e58:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e5c:	d017      	beq.n	8006e8e <UART_SetConfig+0x272>
 8006e5e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e62:	d817      	bhi.n	8006e94 <UART_SetConfig+0x278>
 8006e64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e68:	d00b      	beq.n	8006e82 <UART_SetConfig+0x266>
 8006e6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e6e:	d811      	bhi.n	8006e94 <UART_SetConfig+0x278>
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d003      	beq.n	8006e7c <UART_SetConfig+0x260>
 8006e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e78:	d006      	beq.n	8006e88 <UART_SetConfig+0x26c>
 8006e7a:	e00b      	b.n	8006e94 <UART_SetConfig+0x278>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	76fb      	strb	r3, [r7, #27]
 8006e80:	e00d      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e82:	2302      	movs	r3, #2
 8006e84:	76fb      	strb	r3, [r7, #27]
 8006e86:	e00a      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e88:	2304      	movs	r3, #4
 8006e8a:	76fb      	strb	r3, [r7, #27]
 8006e8c:	e007      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e8e:	2308      	movs	r3, #8
 8006e90:	76fb      	strb	r3, [r7, #27]
 8006e92:	e004      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e94:	2310      	movs	r3, #16
 8006e96:	76fb      	strb	r3, [r7, #27]
 8006e98:	e001      	b.n	8006e9e <UART_SetConfig+0x282>
 8006e9a:	2310      	movs	r3, #16
 8006e9c:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a17      	ldr	r2, [pc, #92]	; (8006f00 <UART_SetConfig+0x2e4>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	f040 8087 	bne.w	8006fb8 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006eaa:	7efb      	ldrb	r3, [r7, #27]
 8006eac:	2b08      	cmp	r3, #8
 8006eae:	d837      	bhi.n	8006f20 <UART_SetConfig+0x304>
 8006eb0:	a201      	add	r2, pc, #4	; (adr r2, 8006eb8 <UART_SetConfig+0x29c>)
 8006eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb6:	bf00      	nop
 8006eb8:	08006edd 	.word	0x08006edd
 8006ebc:	08006f21 	.word	0x08006f21
 8006ec0:	08006ee5 	.word	0x08006ee5
 8006ec4:	08006f21 	.word	0x08006f21
 8006ec8:	08006eeb 	.word	0x08006eeb
 8006ecc:	08006f21 	.word	0x08006f21
 8006ed0:	08006f21 	.word	0x08006f21
 8006ed4:	08006f21 	.word	0x08006f21
 8006ed8:	08006ef3 	.word	0x08006ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006edc:	f7fd fdde 	bl	8004a9c <HAL_RCC_GetPCLK1Freq>
 8006ee0:	6178      	str	r0, [r7, #20]
        break;
 8006ee2:	e022      	b.n	8006f2a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ee4:	4b0d      	ldr	r3, [pc, #52]	; (8006f1c <UART_SetConfig+0x300>)
 8006ee6:	617b      	str	r3, [r7, #20]
        break;
 8006ee8:	e01f      	b.n	8006f2a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eea:	f7fd fd3f 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8006eee:	6178      	str	r0, [r7, #20]
        break;
 8006ef0:	e01b      	b.n	8006f2a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ef6:	617b      	str	r3, [r7, #20]
        break;
 8006ef8:	e017      	b.n	8006f2a <UART_SetConfig+0x30e>
 8006efa:	bf00      	nop
 8006efc:	efff69f3 	.word	0xefff69f3
 8006f00:	40008000 	.word	0x40008000
 8006f04:	40013800 	.word	0x40013800
 8006f08:	40021000 	.word	0x40021000
 8006f0c:	40004400 	.word	0x40004400
 8006f10:	40004800 	.word	0x40004800
 8006f14:	40004c00 	.word	0x40004c00
 8006f18:	40005000 	.word	0x40005000
 8006f1c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006f20:	2300      	movs	r3, #0
 8006f22:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	76bb      	strb	r3, [r7, #26]
        break;
 8006f28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 80f1 	beq.w	8007114 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	4613      	mov	r3, r2
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	4413      	add	r3, r2
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d305      	bcc.n	8006f4e <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d902      	bls.n	8006f54 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	76bb      	strb	r3, [r7, #26]
 8006f52:	e0df      	b.n	8007114 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f04f 0100 	mov.w	r1, #0
 8006f5c:	f04f 0200 	mov.w	r2, #0
 8006f60:	f04f 0300 	mov.w	r3, #0
 8006f64:	020b      	lsls	r3, r1, #8
 8006f66:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f6a:	0202      	lsls	r2, r0, #8
 8006f6c:	6879      	ldr	r1, [r7, #4]
 8006f6e:	6849      	ldr	r1, [r1, #4]
 8006f70:	0849      	lsrs	r1, r1, #1
 8006f72:	4608      	mov	r0, r1
 8006f74:	f04f 0100 	mov.w	r1, #0
 8006f78:	1814      	adds	r4, r2, r0
 8006f7a:	eb43 0501 	adc.w	r5, r3, r1
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	461a      	mov	r2, r3
 8006f84:	f04f 0300 	mov.w	r3, #0
 8006f88:	4620      	mov	r0, r4
 8006f8a:	4629      	mov	r1, r5
 8006f8c:	f7f9 fe7c 	bl	8000c88 <__aeabi_uldivmod>
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	4613      	mov	r3, r2
 8006f96:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f9e:	d308      	bcc.n	8006fb2 <UART_SetConfig+0x396>
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fa6:	d204      	bcs.n	8006fb2 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	60da      	str	r2, [r3, #12]
 8006fb0:	e0b0      	b.n	8007114 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	76bb      	strb	r3, [r7, #26]
 8006fb6:	e0ad      	b.n	8007114 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fc0:	d15b      	bne.n	800707a <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8006fc2:	7efb      	ldrb	r3, [r7, #27]
 8006fc4:	2b08      	cmp	r3, #8
 8006fc6:	d828      	bhi.n	800701a <UART_SetConfig+0x3fe>
 8006fc8:	a201      	add	r2, pc, #4	; (adr r2, 8006fd0 <UART_SetConfig+0x3b4>)
 8006fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fce:	bf00      	nop
 8006fd0:	08006ff5 	.word	0x08006ff5
 8006fd4:	08006ffd 	.word	0x08006ffd
 8006fd8:	08007005 	.word	0x08007005
 8006fdc:	0800701b 	.word	0x0800701b
 8006fe0:	0800700b 	.word	0x0800700b
 8006fe4:	0800701b 	.word	0x0800701b
 8006fe8:	0800701b 	.word	0x0800701b
 8006fec:	0800701b 	.word	0x0800701b
 8006ff0:	08007013 	.word	0x08007013
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ff4:	f7fd fd52 	bl	8004a9c <HAL_RCC_GetPCLK1Freq>
 8006ff8:	6178      	str	r0, [r7, #20]
        break;
 8006ffa:	e013      	b.n	8007024 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ffc:	f7fd fd64 	bl	8004ac8 <HAL_RCC_GetPCLK2Freq>
 8007000:	6178      	str	r0, [r7, #20]
        break;
 8007002:	e00f      	b.n	8007024 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007004:	4b49      	ldr	r3, [pc, #292]	; (800712c <UART_SetConfig+0x510>)
 8007006:	617b      	str	r3, [r7, #20]
        break;
 8007008:	e00c      	b.n	8007024 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800700a:	f7fd fcaf 	bl	800496c <HAL_RCC_GetSysClockFreq>
 800700e:	6178      	str	r0, [r7, #20]
        break;
 8007010:	e008      	b.n	8007024 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007012:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007016:	617b      	str	r3, [r7, #20]
        break;
 8007018:	e004      	b.n	8007024 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800701a:	2300      	movs	r3, #0
 800701c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	76bb      	strb	r3, [r7, #26]
        break;
 8007022:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d074      	beq.n	8007114 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	005a      	lsls	r2, r3, #1
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	085b      	lsrs	r3, r3, #1
 8007034:	441a      	add	r2, r3
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	fbb2 f3f3 	udiv	r3, r2, r3
 800703e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	2b0f      	cmp	r3, #15
 8007044:	d916      	bls.n	8007074 <UART_SetConfig+0x458>
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800704c:	d212      	bcs.n	8007074 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	b29b      	uxth	r3, r3
 8007052:	f023 030f 	bic.w	r3, r3, #15
 8007056:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	085b      	lsrs	r3, r3, #1
 800705c:	b29b      	uxth	r3, r3
 800705e:	f003 0307 	and.w	r3, r3, #7
 8007062:	b29a      	uxth	r2, r3
 8007064:	89fb      	ldrh	r3, [r7, #14]
 8007066:	4313      	orrs	r3, r2
 8007068:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	89fa      	ldrh	r2, [r7, #14]
 8007070:	60da      	str	r2, [r3, #12]
 8007072:	e04f      	b.n	8007114 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	76bb      	strb	r3, [r7, #26]
 8007078:	e04c      	b.n	8007114 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800707a:	7efb      	ldrb	r3, [r7, #27]
 800707c:	2b08      	cmp	r3, #8
 800707e:	d828      	bhi.n	80070d2 <UART_SetConfig+0x4b6>
 8007080:	a201      	add	r2, pc, #4	; (adr r2, 8007088 <UART_SetConfig+0x46c>)
 8007082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007086:	bf00      	nop
 8007088:	080070ad 	.word	0x080070ad
 800708c:	080070b5 	.word	0x080070b5
 8007090:	080070bd 	.word	0x080070bd
 8007094:	080070d3 	.word	0x080070d3
 8007098:	080070c3 	.word	0x080070c3
 800709c:	080070d3 	.word	0x080070d3
 80070a0:	080070d3 	.word	0x080070d3
 80070a4:	080070d3 	.word	0x080070d3
 80070a8:	080070cb 	.word	0x080070cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070ac:	f7fd fcf6 	bl	8004a9c <HAL_RCC_GetPCLK1Freq>
 80070b0:	6178      	str	r0, [r7, #20]
        break;
 80070b2:	e013      	b.n	80070dc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070b4:	f7fd fd08 	bl	8004ac8 <HAL_RCC_GetPCLK2Freq>
 80070b8:	6178      	str	r0, [r7, #20]
        break;
 80070ba:	e00f      	b.n	80070dc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070bc:	4b1b      	ldr	r3, [pc, #108]	; (800712c <UART_SetConfig+0x510>)
 80070be:	617b      	str	r3, [r7, #20]
        break;
 80070c0:	e00c      	b.n	80070dc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070c2:	f7fd fc53 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80070c6:	6178      	str	r0, [r7, #20]
        break;
 80070c8:	e008      	b.n	80070dc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070ce:	617b      	str	r3, [r7, #20]
        break;
 80070d0:	e004      	b.n	80070dc <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80070d2:	2300      	movs	r3, #0
 80070d4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	76bb      	strb	r3, [r7, #26]
        break;
 80070da:	bf00      	nop
    }

    if (pclk != 0U)
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d018      	beq.n	8007114 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	085a      	lsrs	r2, r3, #1
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	441a      	add	r2, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	2b0f      	cmp	r3, #15
 80070fa:	d909      	bls.n	8007110 <UART_SetConfig+0x4f4>
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007102:	d205      	bcs.n	8007110 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	b29a      	uxth	r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	60da      	str	r2, [r3, #12]
 800710e:	e001      	b.n	8007114 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007120:	7ebb      	ldrb	r3, [r7, #26]
}
 8007122:	4618      	mov	r0, r3
 8007124:	3720      	adds	r7, #32
 8007126:	46bd      	mov	sp, r7
 8007128:	bdb0      	pop	{r4, r5, r7, pc}
 800712a:	bf00      	nop
 800712c:	00f42400 	.word	0x00f42400

08007130 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713c:	f003 0301 	and.w	r3, r3, #1
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00a      	beq.n	800715a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	430a      	orrs	r2, r1
 8007158:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00a      	beq.n	800717c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	430a      	orrs	r2, r1
 800717a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	d00a      	beq.n	800719e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	430a      	orrs	r2, r1
 800719c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a2:	f003 0308 	and.w	r3, r3, #8
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00a      	beq.n	80071c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	430a      	orrs	r2, r1
 80071be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c4:	f003 0310 	and.w	r3, r3, #16
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00a      	beq.n	80071e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	430a      	orrs	r2, r1
 80071e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e6:	f003 0320 	and.w	r3, r3, #32
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00a      	beq.n	8007204 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	430a      	orrs	r2, r1
 8007202:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800720c:	2b00      	cmp	r3, #0
 800720e:	d01a      	beq.n	8007246 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	430a      	orrs	r2, r1
 8007224:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800722a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800722e:	d10a      	bne.n	8007246 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00a      	beq.n	8007268 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	430a      	orrs	r2, r1
 8007266:	605a      	str	r2, [r3, #4]
  }
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af02      	add	r7, sp, #8
 800727a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007284:	f7fa fd42 	bl	8001d0c <HAL_GetTick>
 8007288:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 0308 	and.w	r3, r3, #8
 8007294:	2b08      	cmp	r3, #8
 8007296:	d10e      	bne.n	80072b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007298:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 f82d 	bl	8007306 <UART_WaitOnFlagUntilTimeout>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d001      	beq.n	80072b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e023      	b.n	80072fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0304 	and.w	r3, r3, #4
 80072c0:	2b04      	cmp	r3, #4
 80072c2:	d10e      	bne.n	80072e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 f817 	bl	8007306 <UART_WaitOnFlagUntilTimeout>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d001      	beq.n	80072e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e00d      	b.n	80072fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2220      	movs	r2, #32
 80072e6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2220      	movs	r2, #32
 80072ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b09c      	sub	sp, #112	; 0x70
 800730a:	af00      	add	r7, sp, #0
 800730c:	60f8      	str	r0, [r7, #12]
 800730e:	60b9      	str	r1, [r7, #8]
 8007310:	603b      	str	r3, [r7, #0]
 8007312:	4613      	mov	r3, r2
 8007314:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007316:	e0a5      	b.n	8007464 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007318:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800731a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731e:	f000 80a1 	beq.w	8007464 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007322:	f7fa fcf3 	bl	8001d0c <HAL_GetTick>
 8007326:	4602      	mov	r2, r0
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800732e:	429a      	cmp	r2, r3
 8007330:	d302      	bcc.n	8007338 <UART_WaitOnFlagUntilTimeout+0x32>
 8007332:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007334:	2b00      	cmp	r3, #0
 8007336:	d13e      	bne.n	80073b6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007340:	e853 3f00 	ldrex	r3, [r3]
 8007344:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007346:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007348:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800734c:	667b      	str	r3, [r7, #100]	; 0x64
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007356:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007358:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800735c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800735e:	e841 2300 	strex	r3, r2, [r1]
 8007362:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1e6      	bne.n	8007338 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	3308      	adds	r3, #8
 8007370:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800737a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800737c:	f023 0301 	bic.w	r3, r3, #1
 8007380:	663b      	str	r3, [r7, #96]	; 0x60
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3308      	adds	r3, #8
 8007388:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800738a:	64ba      	str	r2, [r7, #72]	; 0x48
 800738c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007390:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e5      	bne.n	800736a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2220      	movs	r2, #32
 80073a2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2220      	movs	r2, #32
 80073a8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e067      	b.n	8007486 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0304 	and.w	r3, r3, #4
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d04f      	beq.n	8007464 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073d2:	d147      	bne.n	8007464 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073dc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073e6:	e853 3f00 	ldrex	r3, [r3]
 80073ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80073f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	461a      	mov	r2, r3
 80073fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073fc:	637b      	str	r3, [r7, #52]	; 0x34
 80073fe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007400:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007404:	e841 2300 	strex	r3, r2, [r1]
 8007408:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800740a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1e6      	bne.n	80073de <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	3308      	adds	r3, #8
 8007416:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	e853 3f00 	ldrex	r3, [r3]
 800741e:	613b      	str	r3, [r7, #16]
   return(result);
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	f023 0301 	bic.w	r3, r3, #1
 8007426:	66bb      	str	r3, [r7, #104]	; 0x68
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	3308      	adds	r3, #8
 800742e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007430:	623a      	str	r2, [r7, #32]
 8007432:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007434:	69f9      	ldr	r1, [r7, #28]
 8007436:	6a3a      	ldr	r2, [r7, #32]
 8007438:	e841 2300 	strex	r3, r2, [r1]
 800743c:	61bb      	str	r3, [r7, #24]
   return(result);
 800743e:	69bb      	ldr	r3, [r7, #24]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d1e5      	bne.n	8007410 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2220      	movs	r2, #32
 8007448:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2220      	movs	r2, #32
 800744e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2220      	movs	r2, #32
 8007454:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e010      	b.n	8007486 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	69da      	ldr	r2, [r3, #28]
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	4013      	ands	r3, r2
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	429a      	cmp	r2, r3
 8007472:	bf0c      	ite	eq
 8007474:	2301      	moveq	r3, #1
 8007476:	2300      	movne	r3, #0
 8007478:	b2db      	uxtb	r3, r3
 800747a:	461a      	mov	r2, r3
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	429a      	cmp	r2, r3
 8007480:	f43f af4a 	beq.w	8007318 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3770      	adds	r7, #112	; 0x70
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
	...

08007490 <__errno>:
 8007490:	4b01      	ldr	r3, [pc, #4]	; (8007498 <__errno+0x8>)
 8007492:	6818      	ldr	r0, [r3, #0]
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	2000000c 	.word	0x2000000c

0800749c <__libc_init_array>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	4d0d      	ldr	r5, [pc, #52]	; (80074d4 <__libc_init_array+0x38>)
 80074a0:	4c0d      	ldr	r4, [pc, #52]	; (80074d8 <__libc_init_array+0x3c>)
 80074a2:	1b64      	subs	r4, r4, r5
 80074a4:	10a4      	asrs	r4, r4, #2
 80074a6:	2600      	movs	r6, #0
 80074a8:	42a6      	cmp	r6, r4
 80074aa:	d109      	bne.n	80074c0 <__libc_init_array+0x24>
 80074ac:	4d0b      	ldr	r5, [pc, #44]	; (80074dc <__libc_init_array+0x40>)
 80074ae:	4c0c      	ldr	r4, [pc, #48]	; (80074e0 <__libc_init_array+0x44>)
 80074b0:	f004 fcbc 	bl	800be2c <_init>
 80074b4:	1b64      	subs	r4, r4, r5
 80074b6:	10a4      	asrs	r4, r4, #2
 80074b8:	2600      	movs	r6, #0
 80074ba:	42a6      	cmp	r6, r4
 80074bc:	d105      	bne.n	80074ca <__libc_init_array+0x2e>
 80074be:	bd70      	pop	{r4, r5, r6, pc}
 80074c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80074c4:	4798      	blx	r3
 80074c6:	3601      	adds	r6, #1
 80074c8:	e7ee      	b.n	80074a8 <__libc_init_array+0xc>
 80074ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80074ce:	4798      	blx	r3
 80074d0:	3601      	adds	r6, #1
 80074d2:	e7f2      	b.n	80074ba <__libc_init_array+0x1e>
 80074d4:	0800c3bc 	.word	0x0800c3bc
 80074d8:	0800c3bc 	.word	0x0800c3bc
 80074dc:	0800c3bc 	.word	0x0800c3bc
 80074e0:	0800c3c0 	.word	0x0800c3c0

080074e4 <memcpy>:
 80074e4:	440a      	add	r2, r1
 80074e6:	4291      	cmp	r1, r2
 80074e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80074ec:	d100      	bne.n	80074f0 <memcpy+0xc>
 80074ee:	4770      	bx	lr
 80074f0:	b510      	push	{r4, lr}
 80074f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074fa:	4291      	cmp	r1, r2
 80074fc:	d1f9      	bne.n	80074f2 <memcpy+0xe>
 80074fe:	bd10      	pop	{r4, pc}

08007500 <memset>:
 8007500:	4402      	add	r2, r0
 8007502:	4603      	mov	r3, r0
 8007504:	4293      	cmp	r3, r2
 8007506:	d100      	bne.n	800750a <memset+0xa>
 8007508:	4770      	bx	lr
 800750a:	f803 1b01 	strb.w	r1, [r3], #1
 800750e:	e7f9      	b.n	8007504 <memset+0x4>

08007510 <__cvt>:
 8007510:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007514:	ec55 4b10 	vmov	r4, r5, d0
 8007518:	2d00      	cmp	r5, #0
 800751a:	460e      	mov	r6, r1
 800751c:	4619      	mov	r1, r3
 800751e:	462b      	mov	r3, r5
 8007520:	bfbb      	ittet	lt
 8007522:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007526:	461d      	movlt	r5, r3
 8007528:	2300      	movge	r3, #0
 800752a:	232d      	movlt	r3, #45	; 0x2d
 800752c:	700b      	strb	r3, [r1, #0]
 800752e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007530:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007534:	4691      	mov	r9, r2
 8007536:	f023 0820 	bic.w	r8, r3, #32
 800753a:	bfbc      	itt	lt
 800753c:	4622      	movlt	r2, r4
 800753e:	4614      	movlt	r4, r2
 8007540:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007544:	d005      	beq.n	8007552 <__cvt+0x42>
 8007546:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800754a:	d100      	bne.n	800754e <__cvt+0x3e>
 800754c:	3601      	adds	r6, #1
 800754e:	2102      	movs	r1, #2
 8007550:	e000      	b.n	8007554 <__cvt+0x44>
 8007552:	2103      	movs	r1, #3
 8007554:	ab03      	add	r3, sp, #12
 8007556:	9301      	str	r3, [sp, #4]
 8007558:	ab02      	add	r3, sp, #8
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	ec45 4b10 	vmov	d0, r4, r5
 8007560:	4653      	mov	r3, sl
 8007562:	4632      	mov	r2, r6
 8007564:	f001 feec 	bl	8009340 <_dtoa_r>
 8007568:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800756c:	4607      	mov	r7, r0
 800756e:	d102      	bne.n	8007576 <__cvt+0x66>
 8007570:	f019 0f01 	tst.w	r9, #1
 8007574:	d022      	beq.n	80075bc <__cvt+0xac>
 8007576:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800757a:	eb07 0906 	add.w	r9, r7, r6
 800757e:	d110      	bne.n	80075a2 <__cvt+0x92>
 8007580:	783b      	ldrb	r3, [r7, #0]
 8007582:	2b30      	cmp	r3, #48	; 0x30
 8007584:	d10a      	bne.n	800759c <__cvt+0x8c>
 8007586:	2200      	movs	r2, #0
 8007588:	2300      	movs	r3, #0
 800758a:	4620      	mov	r0, r4
 800758c:	4629      	mov	r1, r5
 800758e:	f7f9 fa9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007592:	b918      	cbnz	r0, 800759c <__cvt+0x8c>
 8007594:	f1c6 0601 	rsb	r6, r6, #1
 8007598:	f8ca 6000 	str.w	r6, [sl]
 800759c:	f8da 3000 	ldr.w	r3, [sl]
 80075a0:	4499      	add	r9, r3
 80075a2:	2200      	movs	r2, #0
 80075a4:	2300      	movs	r3, #0
 80075a6:	4620      	mov	r0, r4
 80075a8:	4629      	mov	r1, r5
 80075aa:	f7f9 fa8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80075ae:	b108      	cbz	r0, 80075b4 <__cvt+0xa4>
 80075b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80075b4:	2230      	movs	r2, #48	; 0x30
 80075b6:	9b03      	ldr	r3, [sp, #12]
 80075b8:	454b      	cmp	r3, r9
 80075ba:	d307      	bcc.n	80075cc <__cvt+0xbc>
 80075bc:	9b03      	ldr	r3, [sp, #12]
 80075be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80075c0:	1bdb      	subs	r3, r3, r7
 80075c2:	4638      	mov	r0, r7
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	b004      	add	sp, #16
 80075c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075cc:	1c59      	adds	r1, r3, #1
 80075ce:	9103      	str	r1, [sp, #12]
 80075d0:	701a      	strb	r2, [r3, #0]
 80075d2:	e7f0      	b.n	80075b6 <__cvt+0xa6>

080075d4 <__exponent>:
 80075d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075d6:	4603      	mov	r3, r0
 80075d8:	2900      	cmp	r1, #0
 80075da:	bfb8      	it	lt
 80075dc:	4249      	neglt	r1, r1
 80075de:	f803 2b02 	strb.w	r2, [r3], #2
 80075e2:	bfb4      	ite	lt
 80075e4:	222d      	movlt	r2, #45	; 0x2d
 80075e6:	222b      	movge	r2, #43	; 0x2b
 80075e8:	2909      	cmp	r1, #9
 80075ea:	7042      	strb	r2, [r0, #1]
 80075ec:	dd2a      	ble.n	8007644 <__exponent+0x70>
 80075ee:	f10d 0407 	add.w	r4, sp, #7
 80075f2:	46a4      	mov	ip, r4
 80075f4:	270a      	movs	r7, #10
 80075f6:	46a6      	mov	lr, r4
 80075f8:	460a      	mov	r2, r1
 80075fa:	fb91 f6f7 	sdiv	r6, r1, r7
 80075fe:	fb07 1516 	mls	r5, r7, r6, r1
 8007602:	3530      	adds	r5, #48	; 0x30
 8007604:	2a63      	cmp	r2, #99	; 0x63
 8007606:	f104 34ff 	add.w	r4, r4, #4294967295
 800760a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800760e:	4631      	mov	r1, r6
 8007610:	dcf1      	bgt.n	80075f6 <__exponent+0x22>
 8007612:	3130      	adds	r1, #48	; 0x30
 8007614:	f1ae 0502 	sub.w	r5, lr, #2
 8007618:	f804 1c01 	strb.w	r1, [r4, #-1]
 800761c:	1c44      	adds	r4, r0, #1
 800761e:	4629      	mov	r1, r5
 8007620:	4561      	cmp	r1, ip
 8007622:	d30a      	bcc.n	800763a <__exponent+0x66>
 8007624:	f10d 0209 	add.w	r2, sp, #9
 8007628:	eba2 020e 	sub.w	r2, r2, lr
 800762c:	4565      	cmp	r5, ip
 800762e:	bf88      	it	hi
 8007630:	2200      	movhi	r2, #0
 8007632:	4413      	add	r3, r2
 8007634:	1a18      	subs	r0, r3, r0
 8007636:	b003      	add	sp, #12
 8007638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800763a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800763e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007642:	e7ed      	b.n	8007620 <__exponent+0x4c>
 8007644:	2330      	movs	r3, #48	; 0x30
 8007646:	3130      	adds	r1, #48	; 0x30
 8007648:	7083      	strb	r3, [r0, #2]
 800764a:	70c1      	strb	r1, [r0, #3]
 800764c:	1d03      	adds	r3, r0, #4
 800764e:	e7f1      	b.n	8007634 <__exponent+0x60>

08007650 <_printf_float>:
 8007650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007654:	ed2d 8b02 	vpush	{d8}
 8007658:	b08d      	sub	sp, #52	; 0x34
 800765a:	460c      	mov	r4, r1
 800765c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007660:	4616      	mov	r6, r2
 8007662:	461f      	mov	r7, r3
 8007664:	4605      	mov	r5, r0
 8007666:	f003 f97d 	bl	800a964 <_localeconv_r>
 800766a:	f8d0 a000 	ldr.w	sl, [r0]
 800766e:	4650      	mov	r0, sl
 8007670:	f7f8 fdae 	bl	80001d0 <strlen>
 8007674:	2300      	movs	r3, #0
 8007676:	930a      	str	r3, [sp, #40]	; 0x28
 8007678:	6823      	ldr	r3, [r4, #0]
 800767a:	9305      	str	r3, [sp, #20]
 800767c:	f8d8 3000 	ldr.w	r3, [r8]
 8007680:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007684:	3307      	adds	r3, #7
 8007686:	f023 0307 	bic.w	r3, r3, #7
 800768a:	f103 0208 	add.w	r2, r3, #8
 800768e:	f8c8 2000 	str.w	r2, [r8]
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800769a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800769e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80076a2:	9307      	str	r3, [sp, #28]
 80076a4:	f8cd 8018 	str.w	r8, [sp, #24]
 80076a8:	ee08 0a10 	vmov	s16, r0
 80076ac:	4b9f      	ldr	r3, [pc, #636]	; (800792c <_printf_float+0x2dc>)
 80076ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076b2:	f04f 32ff 	mov.w	r2, #4294967295
 80076b6:	f7f9 fa39 	bl	8000b2c <__aeabi_dcmpun>
 80076ba:	bb88      	cbnz	r0, 8007720 <_printf_float+0xd0>
 80076bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076c0:	4b9a      	ldr	r3, [pc, #616]	; (800792c <_printf_float+0x2dc>)
 80076c2:	f04f 32ff 	mov.w	r2, #4294967295
 80076c6:	f7f9 fa13 	bl	8000af0 <__aeabi_dcmple>
 80076ca:	bb48      	cbnz	r0, 8007720 <_printf_float+0xd0>
 80076cc:	2200      	movs	r2, #0
 80076ce:	2300      	movs	r3, #0
 80076d0:	4640      	mov	r0, r8
 80076d2:	4649      	mov	r1, r9
 80076d4:	f7f9 fa02 	bl	8000adc <__aeabi_dcmplt>
 80076d8:	b110      	cbz	r0, 80076e0 <_printf_float+0x90>
 80076da:	232d      	movs	r3, #45	; 0x2d
 80076dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076e0:	4b93      	ldr	r3, [pc, #588]	; (8007930 <_printf_float+0x2e0>)
 80076e2:	4894      	ldr	r0, [pc, #592]	; (8007934 <_printf_float+0x2e4>)
 80076e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80076e8:	bf94      	ite	ls
 80076ea:	4698      	movls	r8, r3
 80076ec:	4680      	movhi	r8, r0
 80076ee:	2303      	movs	r3, #3
 80076f0:	6123      	str	r3, [r4, #16]
 80076f2:	9b05      	ldr	r3, [sp, #20]
 80076f4:	f023 0204 	bic.w	r2, r3, #4
 80076f8:	6022      	str	r2, [r4, #0]
 80076fa:	f04f 0900 	mov.w	r9, #0
 80076fe:	9700      	str	r7, [sp, #0]
 8007700:	4633      	mov	r3, r6
 8007702:	aa0b      	add	r2, sp, #44	; 0x2c
 8007704:	4621      	mov	r1, r4
 8007706:	4628      	mov	r0, r5
 8007708:	f000 f9d8 	bl	8007abc <_printf_common>
 800770c:	3001      	adds	r0, #1
 800770e:	f040 8090 	bne.w	8007832 <_printf_float+0x1e2>
 8007712:	f04f 30ff 	mov.w	r0, #4294967295
 8007716:	b00d      	add	sp, #52	; 0x34
 8007718:	ecbd 8b02 	vpop	{d8}
 800771c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007720:	4642      	mov	r2, r8
 8007722:	464b      	mov	r3, r9
 8007724:	4640      	mov	r0, r8
 8007726:	4649      	mov	r1, r9
 8007728:	f7f9 fa00 	bl	8000b2c <__aeabi_dcmpun>
 800772c:	b140      	cbz	r0, 8007740 <_printf_float+0xf0>
 800772e:	464b      	mov	r3, r9
 8007730:	2b00      	cmp	r3, #0
 8007732:	bfbc      	itt	lt
 8007734:	232d      	movlt	r3, #45	; 0x2d
 8007736:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800773a:	487f      	ldr	r0, [pc, #508]	; (8007938 <_printf_float+0x2e8>)
 800773c:	4b7f      	ldr	r3, [pc, #508]	; (800793c <_printf_float+0x2ec>)
 800773e:	e7d1      	b.n	80076e4 <_printf_float+0x94>
 8007740:	6863      	ldr	r3, [r4, #4]
 8007742:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007746:	9206      	str	r2, [sp, #24]
 8007748:	1c5a      	adds	r2, r3, #1
 800774a:	d13f      	bne.n	80077cc <_printf_float+0x17c>
 800774c:	2306      	movs	r3, #6
 800774e:	6063      	str	r3, [r4, #4]
 8007750:	9b05      	ldr	r3, [sp, #20]
 8007752:	6861      	ldr	r1, [r4, #4]
 8007754:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007758:	2300      	movs	r3, #0
 800775a:	9303      	str	r3, [sp, #12]
 800775c:	ab0a      	add	r3, sp, #40	; 0x28
 800775e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007762:	ab09      	add	r3, sp, #36	; 0x24
 8007764:	ec49 8b10 	vmov	d0, r8, r9
 8007768:	9300      	str	r3, [sp, #0]
 800776a:	6022      	str	r2, [r4, #0]
 800776c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007770:	4628      	mov	r0, r5
 8007772:	f7ff fecd 	bl	8007510 <__cvt>
 8007776:	9b06      	ldr	r3, [sp, #24]
 8007778:	9909      	ldr	r1, [sp, #36]	; 0x24
 800777a:	2b47      	cmp	r3, #71	; 0x47
 800777c:	4680      	mov	r8, r0
 800777e:	d108      	bne.n	8007792 <_printf_float+0x142>
 8007780:	1cc8      	adds	r0, r1, #3
 8007782:	db02      	blt.n	800778a <_printf_float+0x13a>
 8007784:	6863      	ldr	r3, [r4, #4]
 8007786:	4299      	cmp	r1, r3
 8007788:	dd41      	ble.n	800780e <_printf_float+0x1be>
 800778a:	f1ab 0b02 	sub.w	fp, fp, #2
 800778e:	fa5f fb8b 	uxtb.w	fp, fp
 8007792:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007796:	d820      	bhi.n	80077da <_printf_float+0x18a>
 8007798:	3901      	subs	r1, #1
 800779a:	465a      	mov	r2, fp
 800779c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80077a0:	9109      	str	r1, [sp, #36]	; 0x24
 80077a2:	f7ff ff17 	bl	80075d4 <__exponent>
 80077a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077a8:	1813      	adds	r3, r2, r0
 80077aa:	2a01      	cmp	r2, #1
 80077ac:	4681      	mov	r9, r0
 80077ae:	6123      	str	r3, [r4, #16]
 80077b0:	dc02      	bgt.n	80077b8 <_printf_float+0x168>
 80077b2:	6822      	ldr	r2, [r4, #0]
 80077b4:	07d2      	lsls	r2, r2, #31
 80077b6:	d501      	bpl.n	80077bc <_printf_float+0x16c>
 80077b8:	3301      	adds	r3, #1
 80077ba:	6123      	str	r3, [r4, #16]
 80077bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d09c      	beq.n	80076fe <_printf_float+0xae>
 80077c4:	232d      	movs	r3, #45	; 0x2d
 80077c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077ca:	e798      	b.n	80076fe <_printf_float+0xae>
 80077cc:	9a06      	ldr	r2, [sp, #24]
 80077ce:	2a47      	cmp	r2, #71	; 0x47
 80077d0:	d1be      	bne.n	8007750 <_printf_float+0x100>
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1bc      	bne.n	8007750 <_printf_float+0x100>
 80077d6:	2301      	movs	r3, #1
 80077d8:	e7b9      	b.n	800774e <_printf_float+0xfe>
 80077da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80077de:	d118      	bne.n	8007812 <_printf_float+0x1c2>
 80077e0:	2900      	cmp	r1, #0
 80077e2:	6863      	ldr	r3, [r4, #4]
 80077e4:	dd0b      	ble.n	80077fe <_printf_float+0x1ae>
 80077e6:	6121      	str	r1, [r4, #16]
 80077e8:	b913      	cbnz	r3, 80077f0 <_printf_float+0x1a0>
 80077ea:	6822      	ldr	r2, [r4, #0]
 80077ec:	07d0      	lsls	r0, r2, #31
 80077ee:	d502      	bpl.n	80077f6 <_printf_float+0x1a6>
 80077f0:	3301      	adds	r3, #1
 80077f2:	440b      	add	r3, r1
 80077f4:	6123      	str	r3, [r4, #16]
 80077f6:	65a1      	str	r1, [r4, #88]	; 0x58
 80077f8:	f04f 0900 	mov.w	r9, #0
 80077fc:	e7de      	b.n	80077bc <_printf_float+0x16c>
 80077fe:	b913      	cbnz	r3, 8007806 <_printf_float+0x1b6>
 8007800:	6822      	ldr	r2, [r4, #0]
 8007802:	07d2      	lsls	r2, r2, #31
 8007804:	d501      	bpl.n	800780a <_printf_float+0x1ba>
 8007806:	3302      	adds	r3, #2
 8007808:	e7f4      	b.n	80077f4 <_printf_float+0x1a4>
 800780a:	2301      	movs	r3, #1
 800780c:	e7f2      	b.n	80077f4 <_printf_float+0x1a4>
 800780e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007812:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007814:	4299      	cmp	r1, r3
 8007816:	db05      	blt.n	8007824 <_printf_float+0x1d4>
 8007818:	6823      	ldr	r3, [r4, #0]
 800781a:	6121      	str	r1, [r4, #16]
 800781c:	07d8      	lsls	r0, r3, #31
 800781e:	d5ea      	bpl.n	80077f6 <_printf_float+0x1a6>
 8007820:	1c4b      	adds	r3, r1, #1
 8007822:	e7e7      	b.n	80077f4 <_printf_float+0x1a4>
 8007824:	2900      	cmp	r1, #0
 8007826:	bfd4      	ite	le
 8007828:	f1c1 0202 	rsble	r2, r1, #2
 800782c:	2201      	movgt	r2, #1
 800782e:	4413      	add	r3, r2
 8007830:	e7e0      	b.n	80077f4 <_printf_float+0x1a4>
 8007832:	6823      	ldr	r3, [r4, #0]
 8007834:	055a      	lsls	r2, r3, #21
 8007836:	d407      	bmi.n	8007848 <_printf_float+0x1f8>
 8007838:	6923      	ldr	r3, [r4, #16]
 800783a:	4642      	mov	r2, r8
 800783c:	4631      	mov	r1, r6
 800783e:	4628      	mov	r0, r5
 8007840:	47b8      	blx	r7
 8007842:	3001      	adds	r0, #1
 8007844:	d12c      	bne.n	80078a0 <_printf_float+0x250>
 8007846:	e764      	b.n	8007712 <_printf_float+0xc2>
 8007848:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800784c:	f240 80e0 	bls.w	8007a10 <_printf_float+0x3c0>
 8007850:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007854:	2200      	movs	r2, #0
 8007856:	2300      	movs	r3, #0
 8007858:	f7f9 f936 	bl	8000ac8 <__aeabi_dcmpeq>
 800785c:	2800      	cmp	r0, #0
 800785e:	d034      	beq.n	80078ca <_printf_float+0x27a>
 8007860:	4a37      	ldr	r2, [pc, #220]	; (8007940 <_printf_float+0x2f0>)
 8007862:	2301      	movs	r3, #1
 8007864:	4631      	mov	r1, r6
 8007866:	4628      	mov	r0, r5
 8007868:	47b8      	blx	r7
 800786a:	3001      	adds	r0, #1
 800786c:	f43f af51 	beq.w	8007712 <_printf_float+0xc2>
 8007870:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007874:	429a      	cmp	r2, r3
 8007876:	db02      	blt.n	800787e <_printf_float+0x22e>
 8007878:	6823      	ldr	r3, [r4, #0]
 800787a:	07d8      	lsls	r0, r3, #31
 800787c:	d510      	bpl.n	80078a0 <_printf_float+0x250>
 800787e:	ee18 3a10 	vmov	r3, s16
 8007882:	4652      	mov	r2, sl
 8007884:	4631      	mov	r1, r6
 8007886:	4628      	mov	r0, r5
 8007888:	47b8      	blx	r7
 800788a:	3001      	adds	r0, #1
 800788c:	f43f af41 	beq.w	8007712 <_printf_float+0xc2>
 8007890:	f04f 0800 	mov.w	r8, #0
 8007894:	f104 091a 	add.w	r9, r4, #26
 8007898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800789a:	3b01      	subs	r3, #1
 800789c:	4543      	cmp	r3, r8
 800789e:	dc09      	bgt.n	80078b4 <_printf_float+0x264>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	079b      	lsls	r3, r3, #30
 80078a4:	f100 8105 	bmi.w	8007ab2 <_printf_float+0x462>
 80078a8:	68e0      	ldr	r0, [r4, #12]
 80078aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078ac:	4298      	cmp	r0, r3
 80078ae:	bfb8      	it	lt
 80078b0:	4618      	movlt	r0, r3
 80078b2:	e730      	b.n	8007716 <_printf_float+0xc6>
 80078b4:	2301      	movs	r3, #1
 80078b6:	464a      	mov	r2, r9
 80078b8:	4631      	mov	r1, r6
 80078ba:	4628      	mov	r0, r5
 80078bc:	47b8      	blx	r7
 80078be:	3001      	adds	r0, #1
 80078c0:	f43f af27 	beq.w	8007712 <_printf_float+0xc2>
 80078c4:	f108 0801 	add.w	r8, r8, #1
 80078c8:	e7e6      	b.n	8007898 <_printf_float+0x248>
 80078ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	dc39      	bgt.n	8007944 <_printf_float+0x2f4>
 80078d0:	4a1b      	ldr	r2, [pc, #108]	; (8007940 <_printf_float+0x2f0>)
 80078d2:	2301      	movs	r3, #1
 80078d4:	4631      	mov	r1, r6
 80078d6:	4628      	mov	r0, r5
 80078d8:	47b8      	blx	r7
 80078da:	3001      	adds	r0, #1
 80078dc:	f43f af19 	beq.w	8007712 <_printf_float+0xc2>
 80078e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078e4:	4313      	orrs	r3, r2
 80078e6:	d102      	bne.n	80078ee <_printf_float+0x29e>
 80078e8:	6823      	ldr	r3, [r4, #0]
 80078ea:	07d9      	lsls	r1, r3, #31
 80078ec:	d5d8      	bpl.n	80078a0 <_printf_float+0x250>
 80078ee:	ee18 3a10 	vmov	r3, s16
 80078f2:	4652      	mov	r2, sl
 80078f4:	4631      	mov	r1, r6
 80078f6:	4628      	mov	r0, r5
 80078f8:	47b8      	blx	r7
 80078fa:	3001      	adds	r0, #1
 80078fc:	f43f af09 	beq.w	8007712 <_printf_float+0xc2>
 8007900:	f04f 0900 	mov.w	r9, #0
 8007904:	f104 0a1a 	add.w	sl, r4, #26
 8007908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800790a:	425b      	negs	r3, r3
 800790c:	454b      	cmp	r3, r9
 800790e:	dc01      	bgt.n	8007914 <_printf_float+0x2c4>
 8007910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007912:	e792      	b.n	800783a <_printf_float+0x1ea>
 8007914:	2301      	movs	r3, #1
 8007916:	4652      	mov	r2, sl
 8007918:	4631      	mov	r1, r6
 800791a:	4628      	mov	r0, r5
 800791c:	47b8      	blx	r7
 800791e:	3001      	adds	r0, #1
 8007920:	f43f aef7 	beq.w	8007712 <_printf_float+0xc2>
 8007924:	f109 0901 	add.w	r9, r9, #1
 8007928:	e7ee      	b.n	8007908 <_printf_float+0x2b8>
 800792a:	bf00      	nop
 800792c:	7fefffff 	.word	0x7fefffff
 8007930:	0800bf04 	.word	0x0800bf04
 8007934:	0800bf08 	.word	0x0800bf08
 8007938:	0800bf10 	.word	0x0800bf10
 800793c:	0800bf0c 	.word	0x0800bf0c
 8007940:	0800bf14 	.word	0x0800bf14
 8007944:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007946:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007948:	429a      	cmp	r2, r3
 800794a:	bfa8      	it	ge
 800794c:	461a      	movge	r2, r3
 800794e:	2a00      	cmp	r2, #0
 8007950:	4691      	mov	r9, r2
 8007952:	dc37      	bgt.n	80079c4 <_printf_float+0x374>
 8007954:	f04f 0b00 	mov.w	fp, #0
 8007958:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800795c:	f104 021a 	add.w	r2, r4, #26
 8007960:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007962:	9305      	str	r3, [sp, #20]
 8007964:	eba3 0309 	sub.w	r3, r3, r9
 8007968:	455b      	cmp	r3, fp
 800796a:	dc33      	bgt.n	80079d4 <_printf_float+0x384>
 800796c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007970:	429a      	cmp	r2, r3
 8007972:	db3b      	blt.n	80079ec <_printf_float+0x39c>
 8007974:	6823      	ldr	r3, [r4, #0]
 8007976:	07da      	lsls	r2, r3, #31
 8007978:	d438      	bmi.n	80079ec <_printf_float+0x39c>
 800797a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800797c:	9b05      	ldr	r3, [sp, #20]
 800797e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007980:	1ad3      	subs	r3, r2, r3
 8007982:	eba2 0901 	sub.w	r9, r2, r1
 8007986:	4599      	cmp	r9, r3
 8007988:	bfa8      	it	ge
 800798a:	4699      	movge	r9, r3
 800798c:	f1b9 0f00 	cmp.w	r9, #0
 8007990:	dc35      	bgt.n	80079fe <_printf_float+0x3ae>
 8007992:	f04f 0800 	mov.w	r8, #0
 8007996:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800799a:	f104 0a1a 	add.w	sl, r4, #26
 800799e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079a2:	1a9b      	subs	r3, r3, r2
 80079a4:	eba3 0309 	sub.w	r3, r3, r9
 80079a8:	4543      	cmp	r3, r8
 80079aa:	f77f af79 	ble.w	80078a0 <_printf_float+0x250>
 80079ae:	2301      	movs	r3, #1
 80079b0:	4652      	mov	r2, sl
 80079b2:	4631      	mov	r1, r6
 80079b4:	4628      	mov	r0, r5
 80079b6:	47b8      	blx	r7
 80079b8:	3001      	adds	r0, #1
 80079ba:	f43f aeaa 	beq.w	8007712 <_printf_float+0xc2>
 80079be:	f108 0801 	add.w	r8, r8, #1
 80079c2:	e7ec      	b.n	800799e <_printf_float+0x34e>
 80079c4:	4613      	mov	r3, r2
 80079c6:	4631      	mov	r1, r6
 80079c8:	4642      	mov	r2, r8
 80079ca:	4628      	mov	r0, r5
 80079cc:	47b8      	blx	r7
 80079ce:	3001      	adds	r0, #1
 80079d0:	d1c0      	bne.n	8007954 <_printf_float+0x304>
 80079d2:	e69e      	b.n	8007712 <_printf_float+0xc2>
 80079d4:	2301      	movs	r3, #1
 80079d6:	4631      	mov	r1, r6
 80079d8:	4628      	mov	r0, r5
 80079da:	9205      	str	r2, [sp, #20]
 80079dc:	47b8      	blx	r7
 80079de:	3001      	adds	r0, #1
 80079e0:	f43f ae97 	beq.w	8007712 <_printf_float+0xc2>
 80079e4:	9a05      	ldr	r2, [sp, #20]
 80079e6:	f10b 0b01 	add.w	fp, fp, #1
 80079ea:	e7b9      	b.n	8007960 <_printf_float+0x310>
 80079ec:	ee18 3a10 	vmov	r3, s16
 80079f0:	4652      	mov	r2, sl
 80079f2:	4631      	mov	r1, r6
 80079f4:	4628      	mov	r0, r5
 80079f6:	47b8      	blx	r7
 80079f8:	3001      	adds	r0, #1
 80079fa:	d1be      	bne.n	800797a <_printf_float+0x32a>
 80079fc:	e689      	b.n	8007712 <_printf_float+0xc2>
 80079fe:	9a05      	ldr	r2, [sp, #20]
 8007a00:	464b      	mov	r3, r9
 8007a02:	4442      	add	r2, r8
 8007a04:	4631      	mov	r1, r6
 8007a06:	4628      	mov	r0, r5
 8007a08:	47b8      	blx	r7
 8007a0a:	3001      	adds	r0, #1
 8007a0c:	d1c1      	bne.n	8007992 <_printf_float+0x342>
 8007a0e:	e680      	b.n	8007712 <_printf_float+0xc2>
 8007a10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a12:	2a01      	cmp	r2, #1
 8007a14:	dc01      	bgt.n	8007a1a <_printf_float+0x3ca>
 8007a16:	07db      	lsls	r3, r3, #31
 8007a18:	d538      	bpl.n	8007a8c <_printf_float+0x43c>
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	4642      	mov	r2, r8
 8007a1e:	4631      	mov	r1, r6
 8007a20:	4628      	mov	r0, r5
 8007a22:	47b8      	blx	r7
 8007a24:	3001      	adds	r0, #1
 8007a26:	f43f ae74 	beq.w	8007712 <_printf_float+0xc2>
 8007a2a:	ee18 3a10 	vmov	r3, s16
 8007a2e:	4652      	mov	r2, sl
 8007a30:	4631      	mov	r1, r6
 8007a32:	4628      	mov	r0, r5
 8007a34:	47b8      	blx	r7
 8007a36:	3001      	adds	r0, #1
 8007a38:	f43f ae6b 	beq.w	8007712 <_printf_float+0xc2>
 8007a3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a40:	2200      	movs	r2, #0
 8007a42:	2300      	movs	r3, #0
 8007a44:	f7f9 f840 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a48:	b9d8      	cbnz	r0, 8007a82 <_printf_float+0x432>
 8007a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a4c:	f108 0201 	add.w	r2, r8, #1
 8007a50:	3b01      	subs	r3, #1
 8007a52:	4631      	mov	r1, r6
 8007a54:	4628      	mov	r0, r5
 8007a56:	47b8      	blx	r7
 8007a58:	3001      	adds	r0, #1
 8007a5a:	d10e      	bne.n	8007a7a <_printf_float+0x42a>
 8007a5c:	e659      	b.n	8007712 <_printf_float+0xc2>
 8007a5e:	2301      	movs	r3, #1
 8007a60:	4652      	mov	r2, sl
 8007a62:	4631      	mov	r1, r6
 8007a64:	4628      	mov	r0, r5
 8007a66:	47b8      	blx	r7
 8007a68:	3001      	adds	r0, #1
 8007a6a:	f43f ae52 	beq.w	8007712 <_printf_float+0xc2>
 8007a6e:	f108 0801 	add.w	r8, r8, #1
 8007a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a74:	3b01      	subs	r3, #1
 8007a76:	4543      	cmp	r3, r8
 8007a78:	dcf1      	bgt.n	8007a5e <_printf_float+0x40e>
 8007a7a:	464b      	mov	r3, r9
 8007a7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a80:	e6dc      	b.n	800783c <_printf_float+0x1ec>
 8007a82:	f04f 0800 	mov.w	r8, #0
 8007a86:	f104 0a1a 	add.w	sl, r4, #26
 8007a8a:	e7f2      	b.n	8007a72 <_printf_float+0x422>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	4642      	mov	r2, r8
 8007a90:	e7df      	b.n	8007a52 <_printf_float+0x402>
 8007a92:	2301      	movs	r3, #1
 8007a94:	464a      	mov	r2, r9
 8007a96:	4631      	mov	r1, r6
 8007a98:	4628      	mov	r0, r5
 8007a9a:	47b8      	blx	r7
 8007a9c:	3001      	adds	r0, #1
 8007a9e:	f43f ae38 	beq.w	8007712 <_printf_float+0xc2>
 8007aa2:	f108 0801 	add.w	r8, r8, #1
 8007aa6:	68e3      	ldr	r3, [r4, #12]
 8007aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007aaa:	1a5b      	subs	r3, r3, r1
 8007aac:	4543      	cmp	r3, r8
 8007aae:	dcf0      	bgt.n	8007a92 <_printf_float+0x442>
 8007ab0:	e6fa      	b.n	80078a8 <_printf_float+0x258>
 8007ab2:	f04f 0800 	mov.w	r8, #0
 8007ab6:	f104 0919 	add.w	r9, r4, #25
 8007aba:	e7f4      	b.n	8007aa6 <_printf_float+0x456>

08007abc <_printf_common>:
 8007abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ac0:	4616      	mov	r6, r2
 8007ac2:	4699      	mov	r9, r3
 8007ac4:	688a      	ldr	r2, [r1, #8]
 8007ac6:	690b      	ldr	r3, [r1, #16]
 8007ac8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007acc:	4293      	cmp	r3, r2
 8007ace:	bfb8      	it	lt
 8007ad0:	4613      	movlt	r3, r2
 8007ad2:	6033      	str	r3, [r6, #0]
 8007ad4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ad8:	4607      	mov	r7, r0
 8007ada:	460c      	mov	r4, r1
 8007adc:	b10a      	cbz	r2, 8007ae2 <_printf_common+0x26>
 8007ade:	3301      	adds	r3, #1
 8007ae0:	6033      	str	r3, [r6, #0]
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	0699      	lsls	r1, r3, #26
 8007ae6:	bf42      	ittt	mi
 8007ae8:	6833      	ldrmi	r3, [r6, #0]
 8007aea:	3302      	addmi	r3, #2
 8007aec:	6033      	strmi	r3, [r6, #0]
 8007aee:	6825      	ldr	r5, [r4, #0]
 8007af0:	f015 0506 	ands.w	r5, r5, #6
 8007af4:	d106      	bne.n	8007b04 <_printf_common+0x48>
 8007af6:	f104 0a19 	add.w	sl, r4, #25
 8007afa:	68e3      	ldr	r3, [r4, #12]
 8007afc:	6832      	ldr	r2, [r6, #0]
 8007afe:	1a9b      	subs	r3, r3, r2
 8007b00:	42ab      	cmp	r3, r5
 8007b02:	dc26      	bgt.n	8007b52 <_printf_common+0x96>
 8007b04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b08:	1e13      	subs	r3, r2, #0
 8007b0a:	6822      	ldr	r2, [r4, #0]
 8007b0c:	bf18      	it	ne
 8007b0e:	2301      	movne	r3, #1
 8007b10:	0692      	lsls	r2, r2, #26
 8007b12:	d42b      	bmi.n	8007b6c <_printf_common+0xb0>
 8007b14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b18:	4649      	mov	r1, r9
 8007b1a:	4638      	mov	r0, r7
 8007b1c:	47c0      	blx	r8
 8007b1e:	3001      	adds	r0, #1
 8007b20:	d01e      	beq.n	8007b60 <_printf_common+0xa4>
 8007b22:	6823      	ldr	r3, [r4, #0]
 8007b24:	68e5      	ldr	r5, [r4, #12]
 8007b26:	6832      	ldr	r2, [r6, #0]
 8007b28:	f003 0306 	and.w	r3, r3, #6
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	bf08      	it	eq
 8007b30:	1aad      	subeq	r5, r5, r2
 8007b32:	68a3      	ldr	r3, [r4, #8]
 8007b34:	6922      	ldr	r2, [r4, #16]
 8007b36:	bf0c      	ite	eq
 8007b38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b3c:	2500      	movne	r5, #0
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	bfc4      	itt	gt
 8007b42:	1a9b      	subgt	r3, r3, r2
 8007b44:	18ed      	addgt	r5, r5, r3
 8007b46:	2600      	movs	r6, #0
 8007b48:	341a      	adds	r4, #26
 8007b4a:	42b5      	cmp	r5, r6
 8007b4c:	d11a      	bne.n	8007b84 <_printf_common+0xc8>
 8007b4e:	2000      	movs	r0, #0
 8007b50:	e008      	b.n	8007b64 <_printf_common+0xa8>
 8007b52:	2301      	movs	r3, #1
 8007b54:	4652      	mov	r2, sl
 8007b56:	4649      	mov	r1, r9
 8007b58:	4638      	mov	r0, r7
 8007b5a:	47c0      	blx	r8
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	d103      	bne.n	8007b68 <_printf_common+0xac>
 8007b60:	f04f 30ff 	mov.w	r0, #4294967295
 8007b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b68:	3501      	adds	r5, #1
 8007b6a:	e7c6      	b.n	8007afa <_printf_common+0x3e>
 8007b6c:	18e1      	adds	r1, r4, r3
 8007b6e:	1c5a      	adds	r2, r3, #1
 8007b70:	2030      	movs	r0, #48	; 0x30
 8007b72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b76:	4422      	add	r2, r4
 8007b78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b80:	3302      	adds	r3, #2
 8007b82:	e7c7      	b.n	8007b14 <_printf_common+0x58>
 8007b84:	2301      	movs	r3, #1
 8007b86:	4622      	mov	r2, r4
 8007b88:	4649      	mov	r1, r9
 8007b8a:	4638      	mov	r0, r7
 8007b8c:	47c0      	blx	r8
 8007b8e:	3001      	adds	r0, #1
 8007b90:	d0e6      	beq.n	8007b60 <_printf_common+0xa4>
 8007b92:	3601      	adds	r6, #1
 8007b94:	e7d9      	b.n	8007b4a <_printf_common+0x8e>
	...

08007b98 <_printf_i>:
 8007b98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b9c:	460c      	mov	r4, r1
 8007b9e:	4691      	mov	r9, r2
 8007ba0:	7e27      	ldrb	r7, [r4, #24]
 8007ba2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007ba4:	2f78      	cmp	r7, #120	; 0x78
 8007ba6:	4680      	mov	r8, r0
 8007ba8:	469a      	mov	sl, r3
 8007baa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bae:	d807      	bhi.n	8007bc0 <_printf_i+0x28>
 8007bb0:	2f62      	cmp	r7, #98	; 0x62
 8007bb2:	d80a      	bhi.n	8007bca <_printf_i+0x32>
 8007bb4:	2f00      	cmp	r7, #0
 8007bb6:	f000 80d8 	beq.w	8007d6a <_printf_i+0x1d2>
 8007bba:	2f58      	cmp	r7, #88	; 0x58
 8007bbc:	f000 80a3 	beq.w	8007d06 <_printf_i+0x16e>
 8007bc0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007bc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007bc8:	e03a      	b.n	8007c40 <_printf_i+0xa8>
 8007bca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007bce:	2b15      	cmp	r3, #21
 8007bd0:	d8f6      	bhi.n	8007bc0 <_printf_i+0x28>
 8007bd2:	a001      	add	r0, pc, #4	; (adr r0, 8007bd8 <_printf_i+0x40>)
 8007bd4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007bd8:	08007c31 	.word	0x08007c31
 8007bdc:	08007c45 	.word	0x08007c45
 8007be0:	08007bc1 	.word	0x08007bc1
 8007be4:	08007bc1 	.word	0x08007bc1
 8007be8:	08007bc1 	.word	0x08007bc1
 8007bec:	08007bc1 	.word	0x08007bc1
 8007bf0:	08007c45 	.word	0x08007c45
 8007bf4:	08007bc1 	.word	0x08007bc1
 8007bf8:	08007bc1 	.word	0x08007bc1
 8007bfc:	08007bc1 	.word	0x08007bc1
 8007c00:	08007bc1 	.word	0x08007bc1
 8007c04:	08007d51 	.word	0x08007d51
 8007c08:	08007c75 	.word	0x08007c75
 8007c0c:	08007d33 	.word	0x08007d33
 8007c10:	08007bc1 	.word	0x08007bc1
 8007c14:	08007bc1 	.word	0x08007bc1
 8007c18:	08007d73 	.word	0x08007d73
 8007c1c:	08007bc1 	.word	0x08007bc1
 8007c20:	08007c75 	.word	0x08007c75
 8007c24:	08007bc1 	.word	0x08007bc1
 8007c28:	08007bc1 	.word	0x08007bc1
 8007c2c:	08007d3b 	.word	0x08007d3b
 8007c30:	680b      	ldr	r3, [r1, #0]
 8007c32:	1d1a      	adds	r2, r3, #4
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	600a      	str	r2, [r1, #0]
 8007c38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007c3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c40:	2301      	movs	r3, #1
 8007c42:	e0a3      	b.n	8007d8c <_printf_i+0x1f4>
 8007c44:	6825      	ldr	r5, [r4, #0]
 8007c46:	6808      	ldr	r0, [r1, #0]
 8007c48:	062e      	lsls	r6, r5, #24
 8007c4a:	f100 0304 	add.w	r3, r0, #4
 8007c4e:	d50a      	bpl.n	8007c66 <_printf_i+0xce>
 8007c50:	6805      	ldr	r5, [r0, #0]
 8007c52:	600b      	str	r3, [r1, #0]
 8007c54:	2d00      	cmp	r5, #0
 8007c56:	da03      	bge.n	8007c60 <_printf_i+0xc8>
 8007c58:	232d      	movs	r3, #45	; 0x2d
 8007c5a:	426d      	negs	r5, r5
 8007c5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c60:	485e      	ldr	r0, [pc, #376]	; (8007ddc <_printf_i+0x244>)
 8007c62:	230a      	movs	r3, #10
 8007c64:	e019      	b.n	8007c9a <_printf_i+0x102>
 8007c66:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007c6a:	6805      	ldr	r5, [r0, #0]
 8007c6c:	600b      	str	r3, [r1, #0]
 8007c6e:	bf18      	it	ne
 8007c70:	b22d      	sxthne	r5, r5
 8007c72:	e7ef      	b.n	8007c54 <_printf_i+0xbc>
 8007c74:	680b      	ldr	r3, [r1, #0]
 8007c76:	6825      	ldr	r5, [r4, #0]
 8007c78:	1d18      	adds	r0, r3, #4
 8007c7a:	6008      	str	r0, [r1, #0]
 8007c7c:	0628      	lsls	r0, r5, #24
 8007c7e:	d501      	bpl.n	8007c84 <_printf_i+0xec>
 8007c80:	681d      	ldr	r5, [r3, #0]
 8007c82:	e002      	b.n	8007c8a <_printf_i+0xf2>
 8007c84:	0669      	lsls	r1, r5, #25
 8007c86:	d5fb      	bpl.n	8007c80 <_printf_i+0xe8>
 8007c88:	881d      	ldrh	r5, [r3, #0]
 8007c8a:	4854      	ldr	r0, [pc, #336]	; (8007ddc <_printf_i+0x244>)
 8007c8c:	2f6f      	cmp	r7, #111	; 0x6f
 8007c8e:	bf0c      	ite	eq
 8007c90:	2308      	moveq	r3, #8
 8007c92:	230a      	movne	r3, #10
 8007c94:	2100      	movs	r1, #0
 8007c96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c9a:	6866      	ldr	r6, [r4, #4]
 8007c9c:	60a6      	str	r6, [r4, #8]
 8007c9e:	2e00      	cmp	r6, #0
 8007ca0:	bfa2      	ittt	ge
 8007ca2:	6821      	ldrge	r1, [r4, #0]
 8007ca4:	f021 0104 	bicge.w	r1, r1, #4
 8007ca8:	6021      	strge	r1, [r4, #0]
 8007caa:	b90d      	cbnz	r5, 8007cb0 <_printf_i+0x118>
 8007cac:	2e00      	cmp	r6, #0
 8007cae:	d04d      	beq.n	8007d4c <_printf_i+0x1b4>
 8007cb0:	4616      	mov	r6, r2
 8007cb2:	fbb5 f1f3 	udiv	r1, r5, r3
 8007cb6:	fb03 5711 	mls	r7, r3, r1, r5
 8007cba:	5dc7      	ldrb	r7, [r0, r7]
 8007cbc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007cc0:	462f      	mov	r7, r5
 8007cc2:	42bb      	cmp	r3, r7
 8007cc4:	460d      	mov	r5, r1
 8007cc6:	d9f4      	bls.n	8007cb2 <_printf_i+0x11a>
 8007cc8:	2b08      	cmp	r3, #8
 8007cca:	d10b      	bne.n	8007ce4 <_printf_i+0x14c>
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	07df      	lsls	r7, r3, #31
 8007cd0:	d508      	bpl.n	8007ce4 <_printf_i+0x14c>
 8007cd2:	6923      	ldr	r3, [r4, #16]
 8007cd4:	6861      	ldr	r1, [r4, #4]
 8007cd6:	4299      	cmp	r1, r3
 8007cd8:	bfde      	ittt	le
 8007cda:	2330      	movle	r3, #48	; 0x30
 8007cdc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ce0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ce4:	1b92      	subs	r2, r2, r6
 8007ce6:	6122      	str	r2, [r4, #16]
 8007ce8:	f8cd a000 	str.w	sl, [sp]
 8007cec:	464b      	mov	r3, r9
 8007cee:	aa03      	add	r2, sp, #12
 8007cf0:	4621      	mov	r1, r4
 8007cf2:	4640      	mov	r0, r8
 8007cf4:	f7ff fee2 	bl	8007abc <_printf_common>
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	d14c      	bne.n	8007d96 <_printf_i+0x1fe>
 8007cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007d00:	b004      	add	sp, #16
 8007d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d06:	4835      	ldr	r0, [pc, #212]	; (8007ddc <_printf_i+0x244>)
 8007d08:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	680e      	ldr	r6, [r1, #0]
 8007d10:	061f      	lsls	r7, r3, #24
 8007d12:	f856 5b04 	ldr.w	r5, [r6], #4
 8007d16:	600e      	str	r6, [r1, #0]
 8007d18:	d514      	bpl.n	8007d44 <_printf_i+0x1ac>
 8007d1a:	07d9      	lsls	r1, r3, #31
 8007d1c:	bf44      	itt	mi
 8007d1e:	f043 0320 	orrmi.w	r3, r3, #32
 8007d22:	6023      	strmi	r3, [r4, #0]
 8007d24:	b91d      	cbnz	r5, 8007d2e <_printf_i+0x196>
 8007d26:	6823      	ldr	r3, [r4, #0]
 8007d28:	f023 0320 	bic.w	r3, r3, #32
 8007d2c:	6023      	str	r3, [r4, #0]
 8007d2e:	2310      	movs	r3, #16
 8007d30:	e7b0      	b.n	8007c94 <_printf_i+0xfc>
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	f043 0320 	orr.w	r3, r3, #32
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	2378      	movs	r3, #120	; 0x78
 8007d3c:	4828      	ldr	r0, [pc, #160]	; (8007de0 <_printf_i+0x248>)
 8007d3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007d42:	e7e3      	b.n	8007d0c <_printf_i+0x174>
 8007d44:	065e      	lsls	r6, r3, #25
 8007d46:	bf48      	it	mi
 8007d48:	b2ad      	uxthmi	r5, r5
 8007d4a:	e7e6      	b.n	8007d1a <_printf_i+0x182>
 8007d4c:	4616      	mov	r6, r2
 8007d4e:	e7bb      	b.n	8007cc8 <_printf_i+0x130>
 8007d50:	680b      	ldr	r3, [r1, #0]
 8007d52:	6826      	ldr	r6, [r4, #0]
 8007d54:	6960      	ldr	r0, [r4, #20]
 8007d56:	1d1d      	adds	r5, r3, #4
 8007d58:	600d      	str	r5, [r1, #0]
 8007d5a:	0635      	lsls	r5, r6, #24
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	d501      	bpl.n	8007d64 <_printf_i+0x1cc>
 8007d60:	6018      	str	r0, [r3, #0]
 8007d62:	e002      	b.n	8007d6a <_printf_i+0x1d2>
 8007d64:	0671      	lsls	r1, r6, #25
 8007d66:	d5fb      	bpl.n	8007d60 <_printf_i+0x1c8>
 8007d68:	8018      	strh	r0, [r3, #0]
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	6123      	str	r3, [r4, #16]
 8007d6e:	4616      	mov	r6, r2
 8007d70:	e7ba      	b.n	8007ce8 <_printf_i+0x150>
 8007d72:	680b      	ldr	r3, [r1, #0]
 8007d74:	1d1a      	adds	r2, r3, #4
 8007d76:	600a      	str	r2, [r1, #0]
 8007d78:	681e      	ldr	r6, [r3, #0]
 8007d7a:	6862      	ldr	r2, [r4, #4]
 8007d7c:	2100      	movs	r1, #0
 8007d7e:	4630      	mov	r0, r6
 8007d80:	f7f8 fa2e 	bl	80001e0 <memchr>
 8007d84:	b108      	cbz	r0, 8007d8a <_printf_i+0x1f2>
 8007d86:	1b80      	subs	r0, r0, r6
 8007d88:	6060      	str	r0, [r4, #4]
 8007d8a:	6863      	ldr	r3, [r4, #4]
 8007d8c:	6123      	str	r3, [r4, #16]
 8007d8e:	2300      	movs	r3, #0
 8007d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d94:	e7a8      	b.n	8007ce8 <_printf_i+0x150>
 8007d96:	6923      	ldr	r3, [r4, #16]
 8007d98:	4632      	mov	r2, r6
 8007d9a:	4649      	mov	r1, r9
 8007d9c:	4640      	mov	r0, r8
 8007d9e:	47d0      	blx	sl
 8007da0:	3001      	adds	r0, #1
 8007da2:	d0ab      	beq.n	8007cfc <_printf_i+0x164>
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	079b      	lsls	r3, r3, #30
 8007da8:	d413      	bmi.n	8007dd2 <_printf_i+0x23a>
 8007daa:	68e0      	ldr	r0, [r4, #12]
 8007dac:	9b03      	ldr	r3, [sp, #12]
 8007dae:	4298      	cmp	r0, r3
 8007db0:	bfb8      	it	lt
 8007db2:	4618      	movlt	r0, r3
 8007db4:	e7a4      	b.n	8007d00 <_printf_i+0x168>
 8007db6:	2301      	movs	r3, #1
 8007db8:	4632      	mov	r2, r6
 8007dba:	4649      	mov	r1, r9
 8007dbc:	4640      	mov	r0, r8
 8007dbe:	47d0      	blx	sl
 8007dc0:	3001      	adds	r0, #1
 8007dc2:	d09b      	beq.n	8007cfc <_printf_i+0x164>
 8007dc4:	3501      	adds	r5, #1
 8007dc6:	68e3      	ldr	r3, [r4, #12]
 8007dc8:	9903      	ldr	r1, [sp, #12]
 8007dca:	1a5b      	subs	r3, r3, r1
 8007dcc:	42ab      	cmp	r3, r5
 8007dce:	dcf2      	bgt.n	8007db6 <_printf_i+0x21e>
 8007dd0:	e7eb      	b.n	8007daa <_printf_i+0x212>
 8007dd2:	2500      	movs	r5, #0
 8007dd4:	f104 0619 	add.w	r6, r4, #25
 8007dd8:	e7f5      	b.n	8007dc6 <_printf_i+0x22e>
 8007dda:	bf00      	nop
 8007ddc:	0800bf16 	.word	0x0800bf16
 8007de0:	0800bf27 	.word	0x0800bf27

08007de4 <_scanf_float>:
 8007de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de8:	b087      	sub	sp, #28
 8007dea:	4617      	mov	r7, r2
 8007dec:	9303      	str	r3, [sp, #12]
 8007dee:	688b      	ldr	r3, [r1, #8]
 8007df0:	1e5a      	subs	r2, r3, #1
 8007df2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007df6:	bf83      	ittte	hi
 8007df8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007dfc:	195b      	addhi	r3, r3, r5
 8007dfe:	9302      	strhi	r3, [sp, #8]
 8007e00:	2300      	movls	r3, #0
 8007e02:	bf86      	itte	hi
 8007e04:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007e08:	608b      	strhi	r3, [r1, #8]
 8007e0a:	9302      	strls	r3, [sp, #8]
 8007e0c:	680b      	ldr	r3, [r1, #0]
 8007e0e:	468b      	mov	fp, r1
 8007e10:	2500      	movs	r5, #0
 8007e12:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007e16:	f84b 3b1c 	str.w	r3, [fp], #28
 8007e1a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007e1e:	4680      	mov	r8, r0
 8007e20:	460c      	mov	r4, r1
 8007e22:	465e      	mov	r6, fp
 8007e24:	46aa      	mov	sl, r5
 8007e26:	46a9      	mov	r9, r5
 8007e28:	9501      	str	r5, [sp, #4]
 8007e2a:	68a2      	ldr	r2, [r4, #8]
 8007e2c:	b152      	cbz	r2, 8007e44 <_scanf_float+0x60>
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	2b4e      	cmp	r3, #78	; 0x4e
 8007e34:	d864      	bhi.n	8007f00 <_scanf_float+0x11c>
 8007e36:	2b40      	cmp	r3, #64	; 0x40
 8007e38:	d83c      	bhi.n	8007eb4 <_scanf_float+0xd0>
 8007e3a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007e3e:	b2c8      	uxtb	r0, r1
 8007e40:	280e      	cmp	r0, #14
 8007e42:	d93a      	bls.n	8007eba <_scanf_float+0xd6>
 8007e44:	f1b9 0f00 	cmp.w	r9, #0
 8007e48:	d003      	beq.n	8007e52 <_scanf_float+0x6e>
 8007e4a:	6823      	ldr	r3, [r4, #0]
 8007e4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e50:	6023      	str	r3, [r4, #0]
 8007e52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e56:	f1ba 0f01 	cmp.w	sl, #1
 8007e5a:	f200 8113 	bhi.w	8008084 <_scanf_float+0x2a0>
 8007e5e:	455e      	cmp	r6, fp
 8007e60:	f200 8105 	bhi.w	800806e <_scanf_float+0x28a>
 8007e64:	2501      	movs	r5, #1
 8007e66:	4628      	mov	r0, r5
 8007e68:	b007      	add	sp, #28
 8007e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007e72:	2a0d      	cmp	r2, #13
 8007e74:	d8e6      	bhi.n	8007e44 <_scanf_float+0x60>
 8007e76:	a101      	add	r1, pc, #4	; (adr r1, 8007e7c <_scanf_float+0x98>)
 8007e78:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007e7c:	08007fbb 	.word	0x08007fbb
 8007e80:	08007e45 	.word	0x08007e45
 8007e84:	08007e45 	.word	0x08007e45
 8007e88:	08007e45 	.word	0x08007e45
 8007e8c:	0800801b 	.word	0x0800801b
 8007e90:	08007ff3 	.word	0x08007ff3
 8007e94:	08007e45 	.word	0x08007e45
 8007e98:	08007e45 	.word	0x08007e45
 8007e9c:	08007fc9 	.word	0x08007fc9
 8007ea0:	08007e45 	.word	0x08007e45
 8007ea4:	08007e45 	.word	0x08007e45
 8007ea8:	08007e45 	.word	0x08007e45
 8007eac:	08007e45 	.word	0x08007e45
 8007eb0:	08007f81 	.word	0x08007f81
 8007eb4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007eb8:	e7db      	b.n	8007e72 <_scanf_float+0x8e>
 8007eba:	290e      	cmp	r1, #14
 8007ebc:	d8c2      	bhi.n	8007e44 <_scanf_float+0x60>
 8007ebe:	a001      	add	r0, pc, #4	; (adr r0, 8007ec4 <_scanf_float+0xe0>)
 8007ec0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007ec4:	08007f73 	.word	0x08007f73
 8007ec8:	08007e45 	.word	0x08007e45
 8007ecc:	08007f73 	.word	0x08007f73
 8007ed0:	08008007 	.word	0x08008007
 8007ed4:	08007e45 	.word	0x08007e45
 8007ed8:	08007f21 	.word	0x08007f21
 8007edc:	08007f5d 	.word	0x08007f5d
 8007ee0:	08007f5d 	.word	0x08007f5d
 8007ee4:	08007f5d 	.word	0x08007f5d
 8007ee8:	08007f5d 	.word	0x08007f5d
 8007eec:	08007f5d 	.word	0x08007f5d
 8007ef0:	08007f5d 	.word	0x08007f5d
 8007ef4:	08007f5d 	.word	0x08007f5d
 8007ef8:	08007f5d 	.word	0x08007f5d
 8007efc:	08007f5d 	.word	0x08007f5d
 8007f00:	2b6e      	cmp	r3, #110	; 0x6e
 8007f02:	d809      	bhi.n	8007f18 <_scanf_float+0x134>
 8007f04:	2b60      	cmp	r3, #96	; 0x60
 8007f06:	d8b2      	bhi.n	8007e6e <_scanf_float+0x8a>
 8007f08:	2b54      	cmp	r3, #84	; 0x54
 8007f0a:	d077      	beq.n	8007ffc <_scanf_float+0x218>
 8007f0c:	2b59      	cmp	r3, #89	; 0x59
 8007f0e:	d199      	bne.n	8007e44 <_scanf_float+0x60>
 8007f10:	2d07      	cmp	r5, #7
 8007f12:	d197      	bne.n	8007e44 <_scanf_float+0x60>
 8007f14:	2508      	movs	r5, #8
 8007f16:	e029      	b.n	8007f6c <_scanf_float+0x188>
 8007f18:	2b74      	cmp	r3, #116	; 0x74
 8007f1a:	d06f      	beq.n	8007ffc <_scanf_float+0x218>
 8007f1c:	2b79      	cmp	r3, #121	; 0x79
 8007f1e:	e7f6      	b.n	8007f0e <_scanf_float+0x12a>
 8007f20:	6821      	ldr	r1, [r4, #0]
 8007f22:	05c8      	lsls	r0, r1, #23
 8007f24:	d51a      	bpl.n	8007f5c <_scanf_float+0x178>
 8007f26:	9b02      	ldr	r3, [sp, #8]
 8007f28:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007f2c:	6021      	str	r1, [r4, #0]
 8007f2e:	f109 0901 	add.w	r9, r9, #1
 8007f32:	b11b      	cbz	r3, 8007f3c <_scanf_float+0x158>
 8007f34:	3b01      	subs	r3, #1
 8007f36:	3201      	adds	r2, #1
 8007f38:	9302      	str	r3, [sp, #8]
 8007f3a:	60a2      	str	r2, [r4, #8]
 8007f3c:	68a3      	ldr	r3, [r4, #8]
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	60a3      	str	r3, [r4, #8]
 8007f42:	6923      	ldr	r3, [r4, #16]
 8007f44:	3301      	adds	r3, #1
 8007f46:	6123      	str	r3, [r4, #16]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	607b      	str	r3, [r7, #4]
 8007f50:	f340 8084 	ble.w	800805c <_scanf_float+0x278>
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	3301      	adds	r3, #1
 8007f58:	603b      	str	r3, [r7, #0]
 8007f5a:	e766      	b.n	8007e2a <_scanf_float+0x46>
 8007f5c:	eb1a 0f05 	cmn.w	sl, r5
 8007f60:	f47f af70 	bne.w	8007e44 <_scanf_float+0x60>
 8007f64:	6822      	ldr	r2, [r4, #0]
 8007f66:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007f6a:	6022      	str	r2, [r4, #0]
 8007f6c:	f806 3b01 	strb.w	r3, [r6], #1
 8007f70:	e7e4      	b.n	8007f3c <_scanf_float+0x158>
 8007f72:	6822      	ldr	r2, [r4, #0]
 8007f74:	0610      	lsls	r0, r2, #24
 8007f76:	f57f af65 	bpl.w	8007e44 <_scanf_float+0x60>
 8007f7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f7e:	e7f4      	b.n	8007f6a <_scanf_float+0x186>
 8007f80:	f1ba 0f00 	cmp.w	sl, #0
 8007f84:	d10e      	bne.n	8007fa4 <_scanf_float+0x1c0>
 8007f86:	f1b9 0f00 	cmp.w	r9, #0
 8007f8a:	d10e      	bne.n	8007faa <_scanf_float+0x1c6>
 8007f8c:	6822      	ldr	r2, [r4, #0]
 8007f8e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007f92:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007f96:	d108      	bne.n	8007faa <_scanf_float+0x1c6>
 8007f98:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007f9c:	6022      	str	r2, [r4, #0]
 8007f9e:	f04f 0a01 	mov.w	sl, #1
 8007fa2:	e7e3      	b.n	8007f6c <_scanf_float+0x188>
 8007fa4:	f1ba 0f02 	cmp.w	sl, #2
 8007fa8:	d055      	beq.n	8008056 <_scanf_float+0x272>
 8007faa:	2d01      	cmp	r5, #1
 8007fac:	d002      	beq.n	8007fb4 <_scanf_float+0x1d0>
 8007fae:	2d04      	cmp	r5, #4
 8007fb0:	f47f af48 	bne.w	8007e44 <_scanf_float+0x60>
 8007fb4:	3501      	adds	r5, #1
 8007fb6:	b2ed      	uxtb	r5, r5
 8007fb8:	e7d8      	b.n	8007f6c <_scanf_float+0x188>
 8007fba:	f1ba 0f01 	cmp.w	sl, #1
 8007fbe:	f47f af41 	bne.w	8007e44 <_scanf_float+0x60>
 8007fc2:	f04f 0a02 	mov.w	sl, #2
 8007fc6:	e7d1      	b.n	8007f6c <_scanf_float+0x188>
 8007fc8:	b97d      	cbnz	r5, 8007fea <_scanf_float+0x206>
 8007fca:	f1b9 0f00 	cmp.w	r9, #0
 8007fce:	f47f af3c 	bne.w	8007e4a <_scanf_float+0x66>
 8007fd2:	6822      	ldr	r2, [r4, #0]
 8007fd4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007fd8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007fdc:	f47f af39 	bne.w	8007e52 <_scanf_float+0x6e>
 8007fe0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007fe4:	6022      	str	r2, [r4, #0]
 8007fe6:	2501      	movs	r5, #1
 8007fe8:	e7c0      	b.n	8007f6c <_scanf_float+0x188>
 8007fea:	2d03      	cmp	r5, #3
 8007fec:	d0e2      	beq.n	8007fb4 <_scanf_float+0x1d0>
 8007fee:	2d05      	cmp	r5, #5
 8007ff0:	e7de      	b.n	8007fb0 <_scanf_float+0x1cc>
 8007ff2:	2d02      	cmp	r5, #2
 8007ff4:	f47f af26 	bne.w	8007e44 <_scanf_float+0x60>
 8007ff8:	2503      	movs	r5, #3
 8007ffa:	e7b7      	b.n	8007f6c <_scanf_float+0x188>
 8007ffc:	2d06      	cmp	r5, #6
 8007ffe:	f47f af21 	bne.w	8007e44 <_scanf_float+0x60>
 8008002:	2507      	movs	r5, #7
 8008004:	e7b2      	b.n	8007f6c <_scanf_float+0x188>
 8008006:	6822      	ldr	r2, [r4, #0]
 8008008:	0591      	lsls	r1, r2, #22
 800800a:	f57f af1b 	bpl.w	8007e44 <_scanf_float+0x60>
 800800e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008012:	6022      	str	r2, [r4, #0]
 8008014:	f8cd 9004 	str.w	r9, [sp, #4]
 8008018:	e7a8      	b.n	8007f6c <_scanf_float+0x188>
 800801a:	6822      	ldr	r2, [r4, #0]
 800801c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008020:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008024:	d006      	beq.n	8008034 <_scanf_float+0x250>
 8008026:	0550      	lsls	r0, r2, #21
 8008028:	f57f af0c 	bpl.w	8007e44 <_scanf_float+0x60>
 800802c:	f1b9 0f00 	cmp.w	r9, #0
 8008030:	f43f af0f 	beq.w	8007e52 <_scanf_float+0x6e>
 8008034:	0591      	lsls	r1, r2, #22
 8008036:	bf58      	it	pl
 8008038:	9901      	ldrpl	r1, [sp, #4]
 800803a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800803e:	bf58      	it	pl
 8008040:	eba9 0101 	subpl.w	r1, r9, r1
 8008044:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008048:	bf58      	it	pl
 800804a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800804e:	6022      	str	r2, [r4, #0]
 8008050:	f04f 0900 	mov.w	r9, #0
 8008054:	e78a      	b.n	8007f6c <_scanf_float+0x188>
 8008056:	f04f 0a03 	mov.w	sl, #3
 800805a:	e787      	b.n	8007f6c <_scanf_float+0x188>
 800805c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008060:	4639      	mov	r1, r7
 8008062:	4640      	mov	r0, r8
 8008064:	4798      	blx	r3
 8008066:	2800      	cmp	r0, #0
 8008068:	f43f aedf 	beq.w	8007e2a <_scanf_float+0x46>
 800806c:	e6ea      	b.n	8007e44 <_scanf_float+0x60>
 800806e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008072:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008076:	463a      	mov	r2, r7
 8008078:	4640      	mov	r0, r8
 800807a:	4798      	blx	r3
 800807c:	6923      	ldr	r3, [r4, #16]
 800807e:	3b01      	subs	r3, #1
 8008080:	6123      	str	r3, [r4, #16]
 8008082:	e6ec      	b.n	8007e5e <_scanf_float+0x7a>
 8008084:	1e6b      	subs	r3, r5, #1
 8008086:	2b06      	cmp	r3, #6
 8008088:	d825      	bhi.n	80080d6 <_scanf_float+0x2f2>
 800808a:	2d02      	cmp	r5, #2
 800808c:	d836      	bhi.n	80080fc <_scanf_float+0x318>
 800808e:	455e      	cmp	r6, fp
 8008090:	f67f aee8 	bls.w	8007e64 <_scanf_float+0x80>
 8008094:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008098:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800809c:	463a      	mov	r2, r7
 800809e:	4640      	mov	r0, r8
 80080a0:	4798      	blx	r3
 80080a2:	6923      	ldr	r3, [r4, #16]
 80080a4:	3b01      	subs	r3, #1
 80080a6:	6123      	str	r3, [r4, #16]
 80080a8:	e7f1      	b.n	800808e <_scanf_float+0x2aa>
 80080aa:	9802      	ldr	r0, [sp, #8]
 80080ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80080b0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80080b4:	9002      	str	r0, [sp, #8]
 80080b6:	463a      	mov	r2, r7
 80080b8:	4640      	mov	r0, r8
 80080ba:	4798      	blx	r3
 80080bc:	6923      	ldr	r3, [r4, #16]
 80080be:	3b01      	subs	r3, #1
 80080c0:	6123      	str	r3, [r4, #16]
 80080c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080c6:	fa5f fa8a 	uxtb.w	sl, sl
 80080ca:	f1ba 0f02 	cmp.w	sl, #2
 80080ce:	d1ec      	bne.n	80080aa <_scanf_float+0x2c6>
 80080d0:	3d03      	subs	r5, #3
 80080d2:	b2ed      	uxtb	r5, r5
 80080d4:	1b76      	subs	r6, r6, r5
 80080d6:	6823      	ldr	r3, [r4, #0]
 80080d8:	05da      	lsls	r2, r3, #23
 80080da:	d52f      	bpl.n	800813c <_scanf_float+0x358>
 80080dc:	055b      	lsls	r3, r3, #21
 80080de:	d510      	bpl.n	8008102 <_scanf_float+0x31e>
 80080e0:	455e      	cmp	r6, fp
 80080e2:	f67f aebf 	bls.w	8007e64 <_scanf_float+0x80>
 80080e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80080ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80080ee:	463a      	mov	r2, r7
 80080f0:	4640      	mov	r0, r8
 80080f2:	4798      	blx	r3
 80080f4:	6923      	ldr	r3, [r4, #16]
 80080f6:	3b01      	subs	r3, #1
 80080f8:	6123      	str	r3, [r4, #16]
 80080fa:	e7f1      	b.n	80080e0 <_scanf_float+0x2fc>
 80080fc:	46aa      	mov	sl, r5
 80080fe:	9602      	str	r6, [sp, #8]
 8008100:	e7df      	b.n	80080c2 <_scanf_float+0x2de>
 8008102:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008106:	6923      	ldr	r3, [r4, #16]
 8008108:	2965      	cmp	r1, #101	; 0x65
 800810a:	f103 33ff 	add.w	r3, r3, #4294967295
 800810e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008112:	6123      	str	r3, [r4, #16]
 8008114:	d00c      	beq.n	8008130 <_scanf_float+0x34c>
 8008116:	2945      	cmp	r1, #69	; 0x45
 8008118:	d00a      	beq.n	8008130 <_scanf_float+0x34c>
 800811a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800811e:	463a      	mov	r2, r7
 8008120:	4640      	mov	r0, r8
 8008122:	4798      	blx	r3
 8008124:	6923      	ldr	r3, [r4, #16]
 8008126:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800812a:	3b01      	subs	r3, #1
 800812c:	1eb5      	subs	r5, r6, #2
 800812e:	6123      	str	r3, [r4, #16]
 8008130:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008134:	463a      	mov	r2, r7
 8008136:	4640      	mov	r0, r8
 8008138:	4798      	blx	r3
 800813a:	462e      	mov	r6, r5
 800813c:	6825      	ldr	r5, [r4, #0]
 800813e:	f015 0510 	ands.w	r5, r5, #16
 8008142:	d158      	bne.n	80081f6 <_scanf_float+0x412>
 8008144:	7035      	strb	r5, [r6, #0]
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800814c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008150:	d11c      	bne.n	800818c <_scanf_float+0x3a8>
 8008152:	9b01      	ldr	r3, [sp, #4]
 8008154:	454b      	cmp	r3, r9
 8008156:	eba3 0209 	sub.w	r2, r3, r9
 800815a:	d124      	bne.n	80081a6 <_scanf_float+0x3c2>
 800815c:	2200      	movs	r2, #0
 800815e:	4659      	mov	r1, fp
 8008160:	4640      	mov	r0, r8
 8008162:	f000 ff13 	bl	8008f8c <_strtod_r>
 8008166:	9b03      	ldr	r3, [sp, #12]
 8008168:	6821      	ldr	r1, [r4, #0]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f011 0f02 	tst.w	r1, #2
 8008170:	ec57 6b10 	vmov	r6, r7, d0
 8008174:	f103 0204 	add.w	r2, r3, #4
 8008178:	d020      	beq.n	80081bc <_scanf_float+0x3d8>
 800817a:	9903      	ldr	r1, [sp, #12]
 800817c:	600a      	str	r2, [r1, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	e9c3 6700 	strd	r6, r7, [r3]
 8008184:	68e3      	ldr	r3, [r4, #12]
 8008186:	3301      	adds	r3, #1
 8008188:	60e3      	str	r3, [r4, #12]
 800818a:	e66c      	b.n	8007e66 <_scanf_float+0x82>
 800818c:	9b04      	ldr	r3, [sp, #16]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d0e4      	beq.n	800815c <_scanf_float+0x378>
 8008192:	9905      	ldr	r1, [sp, #20]
 8008194:	230a      	movs	r3, #10
 8008196:	462a      	mov	r2, r5
 8008198:	3101      	adds	r1, #1
 800819a:	4640      	mov	r0, r8
 800819c:	f000 ff80 	bl	80090a0 <_strtol_r>
 80081a0:	9b04      	ldr	r3, [sp, #16]
 80081a2:	9e05      	ldr	r6, [sp, #20]
 80081a4:	1ac2      	subs	r2, r0, r3
 80081a6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80081aa:	429e      	cmp	r6, r3
 80081ac:	bf28      	it	cs
 80081ae:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80081b2:	4912      	ldr	r1, [pc, #72]	; (80081fc <_scanf_float+0x418>)
 80081b4:	4630      	mov	r0, r6
 80081b6:	f000 f8a1 	bl	80082fc <siprintf>
 80081ba:	e7cf      	b.n	800815c <_scanf_float+0x378>
 80081bc:	f011 0f04 	tst.w	r1, #4
 80081c0:	9903      	ldr	r1, [sp, #12]
 80081c2:	600a      	str	r2, [r1, #0]
 80081c4:	d1db      	bne.n	800817e <_scanf_float+0x39a>
 80081c6:	f8d3 8000 	ldr.w	r8, [r3]
 80081ca:	ee10 2a10 	vmov	r2, s0
 80081ce:	ee10 0a10 	vmov	r0, s0
 80081d2:	463b      	mov	r3, r7
 80081d4:	4639      	mov	r1, r7
 80081d6:	f7f8 fca9 	bl	8000b2c <__aeabi_dcmpun>
 80081da:	b128      	cbz	r0, 80081e8 <_scanf_float+0x404>
 80081dc:	4808      	ldr	r0, [pc, #32]	; (8008200 <_scanf_float+0x41c>)
 80081de:	f000 f887 	bl	80082f0 <nanf>
 80081e2:	ed88 0a00 	vstr	s0, [r8]
 80081e6:	e7cd      	b.n	8008184 <_scanf_float+0x3a0>
 80081e8:	4630      	mov	r0, r6
 80081ea:	4639      	mov	r1, r7
 80081ec:	f7f8 fcfc 	bl	8000be8 <__aeabi_d2f>
 80081f0:	f8c8 0000 	str.w	r0, [r8]
 80081f4:	e7c6      	b.n	8008184 <_scanf_float+0x3a0>
 80081f6:	2500      	movs	r5, #0
 80081f8:	e635      	b.n	8007e66 <_scanf_float+0x82>
 80081fa:	bf00      	nop
 80081fc:	0800bf38 	.word	0x0800bf38
 8008200:	0800c3b0 	.word	0x0800c3b0

08008204 <_puts_r>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	460e      	mov	r6, r1
 8008208:	4605      	mov	r5, r0
 800820a:	b118      	cbz	r0, 8008214 <_puts_r+0x10>
 800820c:	6983      	ldr	r3, [r0, #24]
 800820e:	b90b      	cbnz	r3, 8008214 <_puts_r+0x10>
 8008210:	f001 ff9c 	bl	800a14c <__sinit>
 8008214:	69ab      	ldr	r3, [r5, #24]
 8008216:	68ac      	ldr	r4, [r5, #8]
 8008218:	b913      	cbnz	r3, 8008220 <_puts_r+0x1c>
 800821a:	4628      	mov	r0, r5
 800821c:	f001 ff96 	bl	800a14c <__sinit>
 8008220:	4b2c      	ldr	r3, [pc, #176]	; (80082d4 <_puts_r+0xd0>)
 8008222:	429c      	cmp	r4, r3
 8008224:	d120      	bne.n	8008268 <_puts_r+0x64>
 8008226:	686c      	ldr	r4, [r5, #4]
 8008228:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800822a:	07db      	lsls	r3, r3, #31
 800822c:	d405      	bmi.n	800823a <_puts_r+0x36>
 800822e:	89a3      	ldrh	r3, [r4, #12]
 8008230:	0598      	lsls	r0, r3, #22
 8008232:	d402      	bmi.n	800823a <_puts_r+0x36>
 8008234:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008236:	f002 fb9a 	bl	800a96e <__retarget_lock_acquire_recursive>
 800823a:	89a3      	ldrh	r3, [r4, #12]
 800823c:	0719      	lsls	r1, r3, #28
 800823e:	d51d      	bpl.n	800827c <_puts_r+0x78>
 8008240:	6923      	ldr	r3, [r4, #16]
 8008242:	b1db      	cbz	r3, 800827c <_puts_r+0x78>
 8008244:	3e01      	subs	r6, #1
 8008246:	68a3      	ldr	r3, [r4, #8]
 8008248:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800824c:	3b01      	subs	r3, #1
 800824e:	60a3      	str	r3, [r4, #8]
 8008250:	bb39      	cbnz	r1, 80082a2 <_puts_r+0x9e>
 8008252:	2b00      	cmp	r3, #0
 8008254:	da38      	bge.n	80082c8 <_puts_r+0xc4>
 8008256:	4622      	mov	r2, r4
 8008258:	210a      	movs	r1, #10
 800825a:	4628      	mov	r0, r5
 800825c:	f000 ff22 	bl	80090a4 <__swbuf_r>
 8008260:	3001      	adds	r0, #1
 8008262:	d011      	beq.n	8008288 <_puts_r+0x84>
 8008264:	250a      	movs	r5, #10
 8008266:	e011      	b.n	800828c <_puts_r+0x88>
 8008268:	4b1b      	ldr	r3, [pc, #108]	; (80082d8 <_puts_r+0xd4>)
 800826a:	429c      	cmp	r4, r3
 800826c:	d101      	bne.n	8008272 <_puts_r+0x6e>
 800826e:	68ac      	ldr	r4, [r5, #8]
 8008270:	e7da      	b.n	8008228 <_puts_r+0x24>
 8008272:	4b1a      	ldr	r3, [pc, #104]	; (80082dc <_puts_r+0xd8>)
 8008274:	429c      	cmp	r4, r3
 8008276:	bf08      	it	eq
 8008278:	68ec      	ldreq	r4, [r5, #12]
 800827a:	e7d5      	b.n	8008228 <_puts_r+0x24>
 800827c:	4621      	mov	r1, r4
 800827e:	4628      	mov	r0, r5
 8008280:	f000 ff62 	bl	8009148 <__swsetup_r>
 8008284:	2800      	cmp	r0, #0
 8008286:	d0dd      	beq.n	8008244 <_puts_r+0x40>
 8008288:	f04f 35ff 	mov.w	r5, #4294967295
 800828c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800828e:	07da      	lsls	r2, r3, #31
 8008290:	d405      	bmi.n	800829e <_puts_r+0x9a>
 8008292:	89a3      	ldrh	r3, [r4, #12]
 8008294:	059b      	lsls	r3, r3, #22
 8008296:	d402      	bmi.n	800829e <_puts_r+0x9a>
 8008298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800829a:	f002 fb69 	bl	800a970 <__retarget_lock_release_recursive>
 800829e:	4628      	mov	r0, r5
 80082a0:	bd70      	pop	{r4, r5, r6, pc}
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	da04      	bge.n	80082b0 <_puts_r+0xac>
 80082a6:	69a2      	ldr	r2, [r4, #24]
 80082a8:	429a      	cmp	r2, r3
 80082aa:	dc06      	bgt.n	80082ba <_puts_r+0xb6>
 80082ac:	290a      	cmp	r1, #10
 80082ae:	d004      	beq.n	80082ba <_puts_r+0xb6>
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	1c5a      	adds	r2, r3, #1
 80082b4:	6022      	str	r2, [r4, #0]
 80082b6:	7019      	strb	r1, [r3, #0]
 80082b8:	e7c5      	b.n	8008246 <_puts_r+0x42>
 80082ba:	4622      	mov	r2, r4
 80082bc:	4628      	mov	r0, r5
 80082be:	f000 fef1 	bl	80090a4 <__swbuf_r>
 80082c2:	3001      	adds	r0, #1
 80082c4:	d1bf      	bne.n	8008246 <_puts_r+0x42>
 80082c6:	e7df      	b.n	8008288 <_puts_r+0x84>
 80082c8:	6823      	ldr	r3, [r4, #0]
 80082ca:	250a      	movs	r5, #10
 80082cc:	1c5a      	adds	r2, r3, #1
 80082ce:	6022      	str	r2, [r4, #0]
 80082d0:	701d      	strb	r5, [r3, #0]
 80082d2:	e7db      	b.n	800828c <_puts_r+0x88>
 80082d4:	0800c148 	.word	0x0800c148
 80082d8:	0800c168 	.word	0x0800c168
 80082dc:	0800c128 	.word	0x0800c128

080082e0 <puts>:
 80082e0:	4b02      	ldr	r3, [pc, #8]	; (80082ec <puts+0xc>)
 80082e2:	4601      	mov	r1, r0
 80082e4:	6818      	ldr	r0, [r3, #0]
 80082e6:	f7ff bf8d 	b.w	8008204 <_puts_r>
 80082ea:	bf00      	nop
 80082ec:	2000000c 	.word	0x2000000c

080082f0 <nanf>:
 80082f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80082f8 <nanf+0x8>
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	7fc00000 	.word	0x7fc00000

080082fc <siprintf>:
 80082fc:	b40e      	push	{r1, r2, r3}
 80082fe:	b500      	push	{lr}
 8008300:	b09c      	sub	sp, #112	; 0x70
 8008302:	ab1d      	add	r3, sp, #116	; 0x74
 8008304:	9002      	str	r0, [sp, #8]
 8008306:	9006      	str	r0, [sp, #24]
 8008308:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800830c:	4809      	ldr	r0, [pc, #36]	; (8008334 <siprintf+0x38>)
 800830e:	9107      	str	r1, [sp, #28]
 8008310:	9104      	str	r1, [sp, #16]
 8008312:	4909      	ldr	r1, [pc, #36]	; (8008338 <siprintf+0x3c>)
 8008314:	f853 2b04 	ldr.w	r2, [r3], #4
 8008318:	9105      	str	r1, [sp, #20]
 800831a:	6800      	ldr	r0, [r0, #0]
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	a902      	add	r1, sp, #8
 8008320:	f003 f976 	bl	800b610 <_svfiprintf_r>
 8008324:	9b02      	ldr	r3, [sp, #8]
 8008326:	2200      	movs	r2, #0
 8008328:	701a      	strb	r2, [r3, #0]
 800832a:	b01c      	add	sp, #112	; 0x70
 800832c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008330:	b003      	add	sp, #12
 8008332:	4770      	bx	lr
 8008334:	2000000c 	.word	0x2000000c
 8008338:	ffff0208 	.word	0xffff0208

0800833c <sulp>:
 800833c:	b570      	push	{r4, r5, r6, lr}
 800833e:	4604      	mov	r4, r0
 8008340:	460d      	mov	r5, r1
 8008342:	ec45 4b10 	vmov	d0, r4, r5
 8008346:	4616      	mov	r6, r2
 8008348:	f002 fefe 	bl	800b148 <__ulp>
 800834c:	ec51 0b10 	vmov	r0, r1, d0
 8008350:	b17e      	cbz	r6, 8008372 <sulp+0x36>
 8008352:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008356:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800835a:	2b00      	cmp	r3, #0
 800835c:	dd09      	ble.n	8008372 <sulp+0x36>
 800835e:	051b      	lsls	r3, r3, #20
 8008360:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008364:	2400      	movs	r4, #0
 8008366:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800836a:	4622      	mov	r2, r4
 800836c:	462b      	mov	r3, r5
 800836e:	f7f8 f943 	bl	80005f8 <__aeabi_dmul>
 8008372:	bd70      	pop	{r4, r5, r6, pc}
 8008374:	0000      	movs	r0, r0
	...

08008378 <_strtod_l>:
 8008378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800837c:	b0a3      	sub	sp, #140	; 0x8c
 800837e:	461f      	mov	r7, r3
 8008380:	2300      	movs	r3, #0
 8008382:	931e      	str	r3, [sp, #120]	; 0x78
 8008384:	4ba4      	ldr	r3, [pc, #656]	; (8008618 <_strtod_l+0x2a0>)
 8008386:	9219      	str	r2, [sp, #100]	; 0x64
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	9307      	str	r3, [sp, #28]
 800838c:	4604      	mov	r4, r0
 800838e:	4618      	mov	r0, r3
 8008390:	4688      	mov	r8, r1
 8008392:	f7f7 ff1d 	bl	80001d0 <strlen>
 8008396:	f04f 0a00 	mov.w	sl, #0
 800839a:	4605      	mov	r5, r0
 800839c:	f04f 0b00 	mov.w	fp, #0
 80083a0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80083a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80083a6:	781a      	ldrb	r2, [r3, #0]
 80083a8:	2a2b      	cmp	r2, #43	; 0x2b
 80083aa:	d04c      	beq.n	8008446 <_strtod_l+0xce>
 80083ac:	d839      	bhi.n	8008422 <_strtod_l+0xaa>
 80083ae:	2a0d      	cmp	r2, #13
 80083b0:	d832      	bhi.n	8008418 <_strtod_l+0xa0>
 80083b2:	2a08      	cmp	r2, #8
 80083b4:	d832      	bhi.n	800841c <_strtod_l+0xa4>
 80083b6:	2a00      	cmp	r2, #0
 80083b8:	d03c      	beq.n	8008434 <_strtod_l+0xbc>
 80083ba:	2300      	movs	r3, #0
 80083bc:	930e      	str	r3, [sp, #56]	; 0x38
 80083be:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80083c0:	7833      	ldrb	r3, [r6, #0]
 80083c2:	2b30      	cmp	r3, #48	; 0x30
 80083c4:	f040 80b4 	bne.w	8008530 <_strtod_l+0x1b8>
 80083c8:	7873      	ldrb	r3, [r6, #1]
 80083ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80083ce:	2b58      	cmp	r3, #88	; 0x58
 80083d0:	d16c      	bne.n	80084ac <_strtod_l+0x134>
 80083d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083d4:	9301      	str	r3, [sp, #4]
 80083d6:	ab1e      	add	r3, sp, #120	; 0x78
 80083d8:	9702      	str	r7, [sp, #8]
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	4a8f      	ldr	r2, [pc, #572]	; (800861c <_strtod_l+0x2a4>)
 80083de:	ab1f      	add	r3, sp, #124	; 0x7c
 80083e0:	a91d      	add	r1, sp, #116	; 0x74
 80083e2:	4620      	mov	r0, r4
 80083e4:	f001 ffb6 	bl	800a354 <__gethex>
 80083e8:	f010 0707 	ands.w	r7, r0, #7
 80083ec:	4605      	mov	r5, r0
 80083ee:	d005      	beq.n	80083fc <_strtod_l+0x84>
 80083f0:	2f06      	cmp	r7, #6
 80083f2:	d12a      	bne.n	800844a <_strtod_l+0xd2>
 80083f4:	3601      	adds	r6, #1
 80083f6:	2300      	movs	r3, #0
 80083f8:	961d      	str	r6, [sp, #116]	; 0x74
 80083fa:	930e      	str	r3, [sp, #56]	; 0x38
 80083fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f040 8596 	bne.w	8008f30 <_strtod_l+0xbb8>
 8008404:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008406:	b1db      	cbz	r3, 8008440 <_strtod_l+0xc8>
 8008408:	4652      	mov	r2, sl
 800840a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800840e:	ec43 2b10 	vmov	d0, r2, r3
 8008412:	b023      	add	sp, #140	; 0x8c
 8008414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008418:	2a20      	cmp	r2, #32
 800841a:	d1ce      	bne.n	80083ba <_strtod_l+0x42>
 800841c:	3301      	adds	r3, #1
 800841e:	931d      	str	r3, [sp, #116]	; 0x74
 8008420:	e7c0      	b.n	80083a4 <_strtod_l+0x2c>
 8008422:	2a2d      	cmp	r2, #45	; 0x2d
 8008424:	d1c9      	bne.n	80083ba <_strtod_l+0x42>
 8008426:	2201      	movs	r2, #1
 8008428:	920e      	str	r2, [sp, #56]	; 0x38
 800842a:	1c5a      	adds	r2, r3, #1
 800842c:	921d      	str	r2, [sp, #116]	; 0x74
 800842e:	785b      	ldrb	r3, [r3, #1]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d1c4      	bne.n	80083be <_strtod_l+0x46>
 8008434:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008436:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800843a:	2b00      	cmp	r3, #0
 800843c:	f040 8576 	bne.w	8008f2c <_strtod_l+0xbb4>
 8008440:	4652      	mov	r2, sl
 8008442:	465b      	mov	r3, fp
 8008444:	e7e3      	b.n	800840e <_strtod_l+0x96>
 8008446:	2200      	movs	r2, #0
 8008448:	e7ee      	b.n	8008428 <_strtod_l+0xb0>
 800844a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800844c:	b13a      	cbz	r2, 800845e <_strtod_l+0xe6>
 800844e:	2135      	movs	r1, #53	; 0x35
 8008450:	a820      	add	r0, sp, #128	; 0x80
 8008452:	f002 ff84 	bl	800b35e <__copybits>
 8008456:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008458:	4620      	mov	r0, r4
 800845a:	f002 fb49 	bl	800aaf0 <_Bfree>
 800845e:	3f01      	subs	r7, #1
 8008460:	2f05      	cmp	r7, #5
 8008462:	d807      	bhi.n	8008474 <_strtod_l+0xfc>
 8008464:	e8df f007 	tbb	[pc, r7]
 8008468:	1d180b0e 	.word	0x1d180b0e
 800846c:	030e      	.short	0x030e
 800846e:	f04f 0b00 	mov.w	fp, #0
 8008472:	46da      	mov	sl, fp
 8008474:	0728      	lsls	r0, r5, #28
 8008476:	d5c1      	bpl.n	80083fc <_strtod_l+0x84>
 8008478:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800847c:	e7be      	b.n	80083fc <_strtod_l+0x84>
 800847e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8008482:	e7f7      	b.n	8008474 <_strtod_l+0xfc>
 8008484:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8008488:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800848a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800848e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008492:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008496:	e7ed      	b.n	8008474 <_strtod_l+0xfc>
 8008498:	f8df b184 	ldr.w	fp, [pc, #388]	; 8008620 <_strtod_l+0x2a8>
 800849c:	f04f 0a00 	mov.w	sl, #0
 80084a0:	e7e8      	b.n	8008474 <_strtod_l+0xfc>
 80084a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80084a6:	f04f 3aff 	mov.w	sl, #4294967295
 80084aa:	e7e3      	b.n	8008474 <_strtod_l+0xfc>
 80084ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084ae:	1c5a      	adds	r2, r3, #1
 80084b0:	921d      	str	r2, [sp, #116]	; 0x74
 80084b2:	785b      	ldrb	r3, [r3, #1]
 80084b4:	2b30      	cmp	r3, #48	; 0x30
 80084b6:	d0f9      	beq.n	80084ac <_strtod_l+0x134>
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d09f      	beq.n	80083fc <_strtod_l+0x84>
 80084bc:	2301      	movs	r3, #1
 80084be:	f04f 0900 	mov.w	r9, #0
 80084c2:	9304      	str	r3, [sp, #16]
 80084c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084c6:	930a      	str	r3, [sp, #40]	; 0x28
 80084c8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80084cc:	464f      	mov	r7, r9
 80084ce:	220a      	movs	r2, #10
 80084d0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80084d2:	7806      	ldrb	r6, [r0, #0]
 80084d4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80084d8:	b2d9      	uxtb	r1, r3
 80084da:	2909      	cmp	r1, #9
 80084dc:	d92a      	bls.n	8008534 <_strtod_l+0x1bc>
 80084de:	9907      	ldr	r1, [sp, #28]
 80084e0:	462a      	mov	r2, r5
 80084e2:	f003 fb4c 	bl	800bb7e <strncmp>
 80084e6:	b398      	cbz	r0, 8008550 <_strtod_l+0x1d8>
 80084e8:	2000      	movs	r0, #0
 80084ea:	4633      	mov	r3, r6
 80084ec:	463d      	mov	r5, r7
 80084ee:	9007      	str	r0, [sp, #28]
 80084f0:	4602      	mov	r2, r0
 80084f2:	2b65      	cmp	r3, #101	; 0x65
 80084f4:	d001      	beq.n	80084fa <_strtod_l+0x182>
 80084f6:	2b45      	cmp	r3, #69	; 0x45
 80084f8:	d118      	bne.n	800852c <_strtod_l+0x1b4>
 80084fa:	b91d      	cbnz	r5, 8008504 <_strtod_l+0x18c>
 80084fc:	9b04      	ldr	r3, [sp, #16]
 80084fe:	4303      	orrs	r3, r0
 8008500:	d098      	beq.n	8008434 <_strtod_l+0xbc>
 8008502:	2500      	movs	r5, #0
 8008504:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8008508:	f108 0301 	add.w	r3, r8, #1
 800850c:	931d      	str	r3, [sp, #116]	; 0x74
 800850e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008512:	2b2b      	cmp	r3, #43	; 0x2b
 8008514:	d075      	beq.n	8008602 <_strtod_l+0x28a>
 8008516:	2b2d      	cmp	r3, #45	; 0x2d
 8008518:	d07b      	beq.n	8008612 <_strtod_l+0x29a>
 800851a:	f04f 0c00 	mov.w	ip, #0
 800851e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008522:	2909      	cmp	r1, #9
 8008524:	f240 8082 	bls.w	800862c <_strtod_l+0x2b4>
 8008528:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800852c:	2600      	movs	r6, #0
 800852e:	e09d      	b.n	800866c <_strtod_l+0x2f4>
 8008530:	2300      	movs	r3, #0
 8008532:	e7c4      	b.n	80084be <_strtod_l+0x146>
 8008534:	2f08      	cmp	r7, #8
 8008536:	bfd8      	it	le
 8008538:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800853a:	f100 0001 	add.w	r0, r0, #1
 800853e:	bfda      	itte	le
 8008540:	fb02 3301 	mlale	r3, r2, r1, r3
 8008544:	9309      	strle	r3, [sp, #36]	; 0x24
 8008546:	fb02 3909 	mlagt	r9, r2, r9, r3
 800854a:	3701      	adds	r7, #1
 800854c:	901d      	str	r0, [sp, #116]	; 0x74
 800854e:	e7bf      	b.n	80084d0 <_strtod_l+0x158>
 8008550:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008552:	195a      	adds	r2, r3, r5
 8008554:	921d      	str	r2, [sp, #116]	; 0x74
 8008556:	5d5b      	ldrb	r3, [r3, r5]
 8008558:	2f00      	cmp	r7, #0
 800855a:	d037      	beq.n	80085cc <_strtod_l+0x254>
 800855c:	9007      	str	r0, [sp, #28]
 800855e:	463d      	mov	r5, r7
 8008560:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008564:	2a09      	cmp	r2, #9
 8008566:	d912      	bls.n	800858e <_strtod_l+0x216>
 8008568:	2201      	movs	r2, #1
 800856a:	e7c2      	b.n	80084f2 <_strtod_l+0x17a>
 800856c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800856e:	1c5a      	adds	r2, r3, #1
 8008570:	921d      	str	r2, [sp, #116]	; 0x74
 8008572:	785b      	ldrb	r3, [r3, #1]
 8008574:	3001      	adds	r0, #1
 8008576:	2b30      	cmp	r3, #48	; 0x30
 8008578:	d0f8      	beq.n	800856c <_strtod_l+0x1f4>
 800857a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800857e:	2a08      	cmp	r2, #8
 8008580:	f200 84db 	bhi.w	8008f3a <_strtod_l+0xbc2>
 8008584:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008586:	9007      	str	r0, [sp, #28]
 8008588:	2000      	movs	r0, #0
 800858a:	920a      	str	r2, [sp, #40]	; 0x28
 800858c:	4605      	mov	r5, r0
 800858e:	3b30      	subs	r3, #48	; 0x30
 8008590:	f100 0201 	add.w	r2, r0, #1
 8008594:	d014      	beq.n	80085c0 <_strtod_l+0x248>
 8008596:	9907      	ldr	r1, [sp, #28]
 8008598:	4411      	add	r1, r2
 800859a:	9107      	str	r1, [sp, #28]
 800859c:	462a      	mov	r2, r5
 800859e:	eb00 0e05 	add.w	lr, r0, r5
 80085a2:	210a      	movs	r1, #10
 80085a4:	4572      	cmp	r2, lr
 80085a6:	d113      	bne.n	80085d0 <_strtod_l+0x258>
 80085a8:	182a      	adds	r2, r5, r0
 80085aa:	2a08      	cmp	r2, #8
 80085ac:	f105 0501 	add.w	r5, r5, #1
 80085b0:	4405      	add	r5, r0
 80085b2:	dc1c      	bgt.n	80085ee <_strtod_l+0x276>
 80085b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085b6:	220a      	movs	r2, #10
 80085b8:	fb02 3301 	mla	r3, r2, r1, r3
 80085bc:	9309      	str	r3, [sp, #36]	; 0x24
 80085be:	2200      	movs	r2, #0
 80085c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80085c2:	1c59      	adds	r1, r3, #1
 80085c4:	911d      	str	r1, [sp, #116]	; 0x74
 80085c6:	785b      	ldrb	r3, [r3, #1]
 80085c8:	4610      	mov	r0, r2
 80085ca:	e7c9      	b.n	8008560 <_strtod_l+0x1e8>
 80085cc:	4638      	mov	r0, r7
 80085ce:	e7d2      	b.n	8008576 <_strtod_l+0x1fe>
 80085d0:	2a08      	cmp	r2, #8
 80085d2:	dc04      	bgt.n	80085de <_strtod_l+0x266>
 80085d4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80085d6:	434e      	muls	r6, r1
 80085d8:	9609      	str	r6, [sp, #36]	; 0x24
 80085da:	3201      	adds	r2, #1
 80085dc:	e7e2      	b.n	80085a4 <_strtod_l+0x22c>
 80085de:	f102 0c01 	add.w	ip, r2, #1
 80085e2:	f1bc 0f10 	cmp.w	ip, #16
 80085e6:	bfd8      	it	le
 80085e8:	fb01 f909 	mulle.w	r9, r1, r9
 80085ec:	e7f5      	b.n	80085da <_strtod_l+0x262>
 80085ee:	2d10      	cmp	r5, #16
 80085f0:	bfdc      	itt	le
 80085f2:	220a      	movle	r2, #10
 80085f4:	fb02 3909 	mlale	r9, r2, r9, r3
 80085f8:	e7e1      	b.n	80085be <_strtod_l+0x246>
 80085fa:	2300      	movs	r3, #0
 80085fc:	9307      	str	r3, [sp, #28]
 80085fe:	2201      	movs	r2, #1
 8008600:	e77c      	b.n	80084fc <_strtod_l+0x184>
 8008602:	f04f 0c00 	mov.w	ip, #0
 8008606:	f108 0302 	add.w	r3, r8, #2
 800860a:	931d      	str	r3, [sp, #116]	; 0x74
 800860c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8008610:	e785      	b.n	800851e <_strtod_l+0x1a6>
 8008612:	f04f 0c01 	mov.w	ip, #1
 8008616:	e7f6      	b.n	8008606 <_strtod_l+0x28e>
 8008618:	0800c1f4 	.word	0x0800c1f4
 800861c:	0800bf40 	.word	0x0800bf40
 8008620:	7ff00000 	.word	0x7ff00000
 8008624:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008626:	1c59      	adds	r1, r3, #1
 8008628:	911d      	str	r1, [sp, #116]	; 0x74
 800862a:	785b      	ldrb	r3, [r3, #1]
 800862c:	2b30      	cmp	r3, #48	; 0x30
 800862e:	d0f9      	beq.n	8008624 <_strtod_l+0x2ac>
 8008630:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8008634:	2908      	cmp	r1, #8
 8008636:	f63f af79 	bhi.w	800852c <_strtod_l+0x1b4>
 800863a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800863e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008640:	9308      	str	r3, [sp, #32]
 8008642:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008644:	1c59      	adds	r1, r3, #1
 8008646:	911d      	str	r1, [sp, #116]	; 0x74
 8008648:	785b      	ldrb	r3, [r3, #1]
 800864a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800864e:	2e09      	cmp	r6, #9
 8008650:	d937      	bls.n	80086c2 <_strtod_l+0x34a>
 8008652:	9e08      	ldr	r6, [sp, #32]
 8008654:	1b89      	subs	r1, r1, r6
 8008656:	2908      	cmp	r1, #8
 8008658:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800865c:	dc02      	bgt.n	8008664 <_strtod_l+0x2ec>
 800865e:	4576      	cmp	r6, lr
 8008660:	bfa8      	it	ge
 8008662:	4676      	movge	r6, lr
 8008664:	f1bc 0f00 	cmp.w	ip, #0
 8008668:	d000      	beq.n	800866c <_strtod_l+0x2f4>
 800866a:	4276      	negs	r6, r6
 800866c:	2d00      	cmp	r5, #0
 800866e:	d14f      	bne.n	8008710 <_strtod_l+0x398>
 8008670:	9904      	ldr	r1, [sp, #16]
 8008672:	4301      	orrs	r1, r0
 8008674:	f47f aec2 	bne.w	80083fc <_strtod_l+0x84>
 8008678:	2a00      	cmp	r2, #0
 800867a:	f47f aedb 	bne.w	8008434 <_strtod_l+0xbc>
 800867e:	2b69      	cmp	r3, #105	; 0x69
 8008680:	d027      	beq.n	80086d2 <_strtod_l+0x35a>
 8008682:	dc24      	bgt.n	80086ce <_strtod_l+0x356>
 8008684:	2b49      	cmp	r3, #73	; 0x49
 8008686:	d024      	beq.n	80086d2 <_strtod_l+0x35a>
 8008688:	2b4e      	cmp	r3, #78	; 0x4e
 800868a:	f47f aed3 	bne.w	8008434 <_strtod_l+0xbc>
 800868e:	499e      	ldr	r1, [pc, #632]	; (8008908 <_strtod_l+0x590>)
 8008690:	a81d      	add	r0, sp, #116	; 0x74
 8008692:	f002 f8b7 	bl	800a804 <__match>
 8008696:	2800      	cmp	r0, #0
 8008698:	f43f aecc 	beq.w	8008434 <_strtod_l+0xbc>
 800869c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	2b28      	cmp	r3, #40	; 0x28
 80086a2:	d12d      	bne.n	8008700 <_strtod_l+0x388>
 80086a4:	4999      	ldr	r1, [pc, #612]	; (800890c <_strtod_l+0x594>)
 80086a6:	aa20      	add	r2, sp, #128	; 0x80
 80086a8:	a81d      	add	r0, sp, #116	; 0x74
 80086aa:	f002 f8bf 	bl	800a82c <__hexnan>
 80086ae:	2805      	cmp	r0, #5
 80086b0:	d126      	bne.n	8008700 <_strtod_l+0x388>
 80086b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086b4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80086b8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80086bc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80086c0:	e69c      	b.n	80083fc <_strtod_l+0x84>
 80086c2:	210a      	movs	r1, #10
 80086c4:	fb01 3e0e 	mla	lr, r1, lr, r3
 80086c8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80086cc:	e7b9      	b.n	8008642 <_strtod_l+0x2ca>
 80086ce:	2b6e      	cmp	r3, #110	; 0x6e
 80086d0:	e7db      	b.n	800868a <_strtod_l+0x312>
 80086d2:	498f      	ldr	r1, [pc, #572]	; (8008910 <_strtod_l+0x598>)
 80086d4:	a81d      	add	r0, sp, #116	; 0x74
 80086d6:	f002 f895 	bl	800a804 <__match>
 80086da:	2800      	cmp	r0, #0
 80086dc:	f43f aeaa 	beq.w	8008434 <_strtod_l+0xbc>
 80086e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80086e2:	498c      	ldr	r1, [pc, #560]	; (8008914 <_strtod_l+0x59c>)
 80086e4:	3b01      	subs	r3, #1
 80086e6:	a81d      	add	r0, sp, #116	; 0x74
 80086e8:	931d      	str	r3, [sp, #116]	; 0x74
 80086ea:	f002 f88b 	bl	800a804 <__match>
 80086ee:	b910      	cbnz	r0, 80086f6 <_strtod_l+0x37e>
 80086f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80086f2:	3301      	adds	r3, #1
 80086f4:	931d      	str	r3, [sp, #116]	; 0x74
 80086f6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8008924 <_strtod_l+0x5ac>
 80086fa:	f04f 0a00 	mov.w	sl, #0
 80086fe:	e67d      	b.n	80083fc <_strtod_l+0x84>
 8008700:	4885      	ldr	r0, [pc, #532]	; (8008918 <_strtod_l+0x5a0>)
 8008702:	f003 f9e1 	bl	800bac8 <nan>
 8008706:	ed8d 0b04 	vstr	d0, [sp, #16]
 800870a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800870e:	e675      	b.n	80083fc <_strtod_l+0x84>
 8008710:	9b07      	ldr	r3, [sp, #28]
 8008712:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008714:	1af3      	subs	r3, r6, r3
 8008716:	2f00      	cmp	r7, #0
 8008718:	bf08      	it	eq
 800871a:	462f      	moveq	r7, r5
 800871c:	2d10      	cmp	r5, #16
 800871e:	9308      	str	r3, [sp, #32]
 8008720:	46a8      	mov	r8, r5
 8008722:	bfa8      	it	ge
 8008724:	f04f 0810 	movge.w	r8, #16
 8008728:	f7f7 feec 	bl	8000504 <__aeabi_ui2d>
 800872c:	2d09      	cmp	r5, #9
 800872e:	4682      	mov	sl, r0
 8008730:	468b      	mov	fp, r1
 8008732:	dd13      	ble.n	800875c <_strtod_l+0x3e4>
 8008734:	4b79      	ldr	r3, [pc, #484]	; (800891c <_strtod_l+0x5a4>)
 8008736:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800873a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800873e:	f7f7 ff5b 	bl	80005f8 <__aeabi_dmul>
 8008742:	4682      	mov	sl, r0
 8008744:	4648      	mov	r0, r9
 8008746:	468b      	mov	fp, r1
 8008748:	f7f7 fedc 	bl	8000504 <__aeabi_ui2d>
 800874c:	4602      	mov	r2, r0
 800874e:	460b      	mov	r3, r1
 8008750:	4650      	mov	r0, sl
 8008752:	4659      	mov	r1, fp
 8008754:	f7f7 fd9a 	bl	800028c <__adddf3>
 8008758:	4682      	mov	sl, r0
 800875a:	468b      	mov	fp, r1
 800875c:	2d0f      	cmp	r5, #15
 800875e:	dc38      	bgt.n	80087d2 <_strtod_l+0x45a>
 8008760:	9b08      	ldr	r3, [sp, #32]
 8008762:	2b00      	cmp	r3, #0
 8008764:	f43f ae4a 	beq.w	80083fc <_strtod_l+0x84>
 8008768:	dd24      	ble.n	80087b4 <_strtod_l+0x43c>
 800876a:	2b16      	cmp	r3, #22
 800876c:	dc0b      	bgt.n	8008786 <_strtod_l+0x40e>
 800876e:	4d6b      	ldr	r5, [pc, #428]	; (800891c <_strtod_l+0x5a4>)
 8008770:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8008774:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008778:	4652      	mov	r2, sl
 800877a:	465b      	mov	r3, fp
 800877c:	f7f7 ff3c 	bl	80005f8 <__aeabi_dmul>
 8008780:	4682      	mov	sl, r0
 8008782:	468b      	mov	fp, r1
 8008784:	e63a      	b.n	80083fc <_strtod_l+0x84>
 8008786:	9a08      	ldr	r2, [sp, #32]
 8008788:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800878c:	4293      	cmp	r3, r2
 800878e:	db20      	blt.n	80087d2 <_strtod_l+0x45a>
 8008790:	4c62      	ldr	r4, [pc, #392]	; (800891c <_strtod_l+0x5a4>)
 8008792:	f1c5 050f 	rsb	r5, r5, #15
 8008796:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800879a:	4652      	mov	r2, sl
 800879c:	465b      	mov	r3, fp
 800879e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087a2:	f7f7 ff29 	bl	80005f8 <__aeabi_dmul>
 80087a6:	9b08      	ldr	r3, [sp, #32]
 80087a8:	1b5d      	subs	r5, r3, r5
 80087aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80087ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 80087b2:	e7e3      	b.n	800877c <_strtod_l+0x404>
 80087b4:	9b08      	ldr	r3, [sp, #32]
 80087b6:	3316      	adds	r3, #22
 80087b8:	db0b      	blt.n	80087d2 <_strtod_l+0x45a>
 80087ba:	9b07      	ldr	r3, [sp, #28]
 80087bc:	4a57      	ldr	r2, [pc, #348]	; (800891c <_strtod_l+0x5a4>)
 80087be:	1b9e      	subs	r6, r3, r6
 80087c0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80087c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087c8:	4650      	mov	r0, sl
 80087ca:	4659      	mov	r1, fp
 80087cc:	f7f8 f83e 	bl	800084c <__aeabi_ddiv>
 80087d0:	e7d6      	b.n	8008780 <_strtod_l+0x408>
 80087d2:	9b08      	ldr	r3, [sp, #32]
 80087d4:	eba5 0808 	sub.w	r8, r5, r8
 80087d8:	4498      	add	r8, r3
 80087da:	f1b8 0f00 	cmp.w	r8, #0
 80087de:	dd71      	ble.n	80088c4 <_strtod_l+0x54c>
 80087e0:	f018 030f 	ands.w	r3, r8, #15
 80087e4:	d00a      	beq.n	80087fc <_strtod_l+0x484>
 80087e6:	494d      	ldr	r1, [pc, #308]	; (800891c <_strtod_l+0x5a4>)
 80087e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80087ec:	4652      	mov	r2, sl
 80087ee:	465b      	mov	r3, fp
 80087f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087f4:	f7f7 ff00 	bl	80005f8 <__aeabi_dmul>
 80087f8:	4682      	mov	sl, r0
 80087fa:	468b      	mov	fp, r1
 80087fc:	f038 080f 	bics.w	r8, r8, #15
 8008800:	d04d      	beq.n	800889e <_strtod_l+0x526>
 8008802:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008806:	dd22      	ble.n	800884e <_strtod_l+0x4d6>
 8008808:	2500      	movs	r5, #0
 800880a:	462e      	mov	r6, r5
 800880c:	9509      	str	r5, [sp, #36]	; 0x24
 800880e:	9507      	str	r5, [sp, #28]
 8008810:	2322      	movs	r3, #34	; 0x22
 8008812:	f8df b110 	ldr.w	fp, [pc, #272]	; 8008924 <_strtod_l+0x5ac>
 8008816:	6023      	str	r3, [r4, #0]
 8008818:	f04f 0a00 	mov.w	sl, #0
 800881c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800881e:	2b00      	cmp	r3, #0
 8008820:	f43f adec 	beq.w	80083fc <_strtod_l+0x84>
 8008824:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008826:	4620      	mov	r0, r4
 8008828:	f002 f962 	bl	800aaf0 <_Bfree>
 800882c:	9907      	ldr	r1, [sp, #28]
 800882e:	4620      	mov	r0, r4
 8008830:	f002 f95e 	bl	800aaf0 <_Bfree>
 8008834:	4631      	mov	r1, r6
 8008836:	4620      	mov	r0, r4
 8008838:	f002 f95a 	bl	800aaf0 <_Bfree>
 800883c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800883e:	4620      	mov	r0, r4
 8008840:	f002 f956 	bl	800aaf0 <_Bfree>
 8008844:	4629      	mov	r1, r5
 8008846:	4620      	mov	r0, r4
 8008848:	f002 f952 	bl	800aaf0 <_Bfree>
 800884c:	e5d6      	b.n	80083fc <_strtod_l+0x84>
 800884e:	2300      	movs	r3, #0
 8008850:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008854:	4650      	mov	r0, sl
 8008856:	4659      	mov	r1, fp
 8008858:	4699      	mov	r9, r3
 800885a:	f1b8 0f01 	cmp.w	r8, #1
 800885e:	dc21      	bgt.n	80088a4 <_strtod_l+0x52c>
 8008860:	b10b      	cbz	r3, 8008866 <_strtod_l+0x4ee>
 8008862:	4682      	mov	sl, r0
 8008864:	468b      	mov	fp, r1
 8008866:	4b2e      	ldr	r3, [pc, #184]	; (8008920 <_strtod_l+0x5a8>)
 8008868:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800886c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008870:	4652      	mov	r2, sl
 8008872:	465b      	mov	r3, fp
 8008874:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008878:	f7f7 febe 	bl	80005f8 <__aeabi_dmul>
 800887c:	4b29      	ldr	r3, [pc, #164]	; (8008924 <_strtod_l+0x5ac>)
 800887e:	460a      	mov	r2, r1
 8008880:	400b      	ands	r3, r1
 8008882:	4929      	ldr	r1, [pc, #164]	; (8008928 <_strtod_l+0x5b0>)
 8008884:	428b      	cmp	r3, r1
 8008886:	4682      	mov	sl, r0
 8008888:	d8be      	bhi.n	8008808 <_strtod_l+0x490>
 800888a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800888e:	428b      	cmp	r3, r1
 8008890:	bf86      	itte	hi
 8008892:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800892c <_strtod_l+0x5b4>
 8008896:	f04f 3aff 	movhi.w	sl, #4294967295
 800889a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800889e:	2300      	movs	r3, #0
 80088a0:	9304      	str	r3, [sp, #16]
 80088a2:	e081      	b.n	80089a8 <_strtod_l+0x630>
 80088a4:	f018 0f01 	tst.w	r8, #1
 80088a8:	d007      	beq.n	80088ba <_strtod_l+0x542>
 80088aa:	4b1d      	ldr	r3, [pc, #116]	; (8008920 <_strtod_l+0x5a8>)
 80088ac:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80088b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b4:	f7f7 fea0 	bl	80005f8 <__aeabi_dmul>
 80088b8:	2301      	movs	r3, #1
 80088ba:	f109 0901 	add.w	r9, r9, #1
 80088be:	ea4f 0868 	mov.w	r8, r8, asr #1
 80088c2:	e7ca      	b.n	800885a <_strtod_l+0x4e2>
 80088c4:	d0eb      	beq.n	800889e <_strtod_l+0x526>
 80088c6:	f1c8 0800 	rsb	r8, r8, #0
 80088ca:	f018 020f 	ands.w	r2, r8, #15
 80088ce:	d00a      	beq.n	80088e6 <_strtod_l+0x56e>
 80088d0:	4b12      	ldr	r3, [pc, #72]	; (800891c <_strtod_l+0x5a4>)
 80088d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088d6:	4650      	mov	r0, sl
 80088d8:	4659      	mov	r1, fp
 80088da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088de:	f7f7 ffb5 	bl	800084c <__aeabi_ddiv>
 80088e2:	4682      	mov	sl, r0
 80088e4:	468b      	mov	fp, r1
 80088e6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80088ea:	d0d8      	beq.n	800889e <_strtod_l+0x526>
 80088ec:	f1b8 0f1f 	cmp.w	r8, #31
 80088f0:	dd1e      	ble.n	8008930 <_strtod_l+0x5b8>
 80088f2:	2500      	movs	r5, #0
 80088f4:	462e      	mov	r6, r5
 80088f6:	9509      	str	r5, [sp, #36]	; 0x24
 80088f8:	9507      	str	r5, [sp, #28]
 80088fa:	2322      	movs	r3, #34	; 0x22
 80088fc:	f04f 0a00 	mov.w	sl, #0
 8008900:	f04f 0b00 	mov.w	fp, #0
 8008904:	6023      	str	r3, [r4, #0]
 8008906:	e789      	b.n	800881c <_strtod_l+0x4a4>
 8008908:	0800bf11 	.word	0x0800bf11
 800890c:	0800bf54 	.word	0x0800bf54
 8008910:	0800bf09 	.word	0x0800bf09
 8008914:	0800c094 	.word	0x0800c094
 8008918:	0800c3b0 	.word	0x0800c3b0
 800891c:	0800c290 	.word	0x0800c290
 8008920:	0800c268 	.word	0x0800c268
 8008924:	7ff00000 	.word	0x7ff00000
 8008928:	7ca00000 	.word	0x7ca00000
 800892c:	7fefffff 	.word	0x7fefffff
 8008930:	f018 0310 	ands.w	r3, r8, #16
 8008934:	bf18      	it	ne
 8008936:	236a      	movne	r3, #106	; 0x6a
 8008938:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8008cf0 <_strtod_l+0x978>
 800893c:	9304      	str	r3, [sp, #16]
 800893e:	4650      	mov	r0, sl
 8008940:	4659      	mov	r1, fp
 8008942:	2300      	movs	r3, #0
 8008944:	f018 0f01 	tst.w	r8, #1
 8008948:	d004      	beq.n	8008954 <_strtod_l+0x5dc>
 800894a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800894e:	f7f7 fe53 	bl	80005f8 <__aeabi_dmul>
 8008952:	2301      	movs	r3, #1
 8008954:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008958:	f109 0908 	add.w	r9, r9, #8
 800895c:	d1f2      	bne.n	8008944 <_strtod_l+0x5cc>
 800895e:	b10b      	cbz	r3, 8008964 <_strtod_l+0x5ec>
 8008960:	4682      	mov	sl, r0
 8008962:	468b      	mov	fp, r1
 8008964:	9b04      	ldr	r3, [sp, #16]
 8008966:	b1bb      	cbz	r3, 8008998 <_strtod_l+0x620>
 8008968:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800896c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008970:	2b00      	cmp	r3, #0
 8008972:	4659      	mov	r1, fp
 8008974:	dd10      	ble.n	8008998 <_strtod_l+0x620>
 8008976:	2b1f      	cmp	r3, #31
 8008978:	f340 8128 	ble.w	8008bcc <_strtod_l+0x854>
 800897c:	2b34      	cmp	r3, #52	; 0x34
 800897e:	bfde      	ittt	le
 8008980:	3b20      	suble	r3, #32
 8008982:	f04f 32ff 	movle.w	r2, #4294967295
 8008986:	fa02 f303 	lslle.w	r3, r2, r3
 800898a:	f04f 0a00 	mov.w	sl, #0
 800898e:	bfcc      	ite	gt
 8008990:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008994:	ea03 0b01 	andle.w	fp, r3, r1
 8008998:	2200      	movs	r2, #0
 800899a:	2300      	movs	r3, #0
 800899c:	4650      	mov	r0, sl
 800899e:	4659      	mov	r1, fp
 80089a0:	f7f8 f892 	bl	8000ac8 <__aeabi_dcmpeq>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	d1a4      	bne.n	80088f2 <_strtod_l+0x57a>
 80089a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80089ae:	462b      	mov	r3, r5
 80089b0:	463a      	mov	r2, r7
 80089b2:	4620      	mov	r0, r4
 80089b4:	f002 f908 	bl	800abc8 <__s2b>
 80089b8:	9009      	str	r0, [sp, #36]	; 0x24
 80089ba:	2800      	cmp	r0, #0
 80089bc:	f43f af24 	beq.w	8008808 <_strtod_l+0x490>
 80089c0:	9b07      	ldr	r3, [sp, #28]
 80089c2:	1b9e      	subs	r6, r3, r6
 80089c4:	9b08      	ldr	r3, [sp, #32]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	bfb4      	ite	lt
 80089ca:	4633      	movlt	r3, r6
 80089cc:	2300      	movge	r3, #0
 80089ce:	9310      	str	r3, [sp, #64]	; 0x40
 80089d0:	9b08      	ldr	r3, [sp, #32]
 80089d2:	2500      	movs	r5, #0
 80089d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80089d8:	9318      	str	r3, [sp, #96]	; 0x60
 80089da:	462e      	mov	r6, r5
 80089dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089de:	4620      	mov	r0, r4
 80089e0:	6859      	ldr	r1, [r3, #4]
 80089e2:	f002 f845 	bl	800aa70 <_Balloc>
 80089e6:	9007      	str	r0, [sp, #28]
 80089e8:	2800      	cmp	r0, #0
 80089ea:	f43f af11 	beq.w	8008810 <_strtod_l+0x498>
 80089ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f0:	691a      	ldr	r2, [r3, #16]
 80089f2:	3202      	adds	r2, #2
 80089f4:	f103 010c 	add.w	r1, r3, #12
 80089f8:	0092      	lsls	r2, r2, #2
 80089fa:	300c      	adds	r0, #12
 80089fc:	f7fe fd72 	bl	80074e4 <memcpy>
 8008a00:	ec4b ab10 	vmov	d0, sl, fp
 8008a04:	aa20      	add	r2, sp, #128	; 0x80
 8008a06:	a91f      	add	r1, sp, #124	; 0x7c
 8008a08:	4620      	mov	r0, r4
 8008a0a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008a0e:	f002 fc17 	bl	800b240 <__d2b>
 8008a12:	901e      	str	r0, [sp, #120]	; 0x78
 8008a14:	2800      	cmp	r0, #0
 8008a16:	f43f aefb 	beq.w	8008810 <_strtod_l+0x498>
 8008a1a:	2101      	movs	r1, #1
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	f002 f96d 	bl	800acfc <__i2b>
 8008a22:	4606      	mov	r6, r0
 8008a24:	2800      	cmp	r0, #0
 8008a26:	f43f aef3 	beq.w	8008810 <_strtod_l+0x498>
 8008a2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008a2c:	9904      	ldr	r1, [sp, #16]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	bfab      	itete	ge
 8008a32:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8008a34:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8008a36:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8008a38:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8008a3c:	bfac      	ite	ge
 8008a3e:	eb03 0902 	addge.w	r9, r3, r2
 8008a42:	1ad7      	sublt	r7, r2, r3
 8008a44:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008a46:	eba3 0801 	sub.w	r8, r3, r1
 8008a4a:	4490      	add	r8, r2
 8008a4c:	4ba3      	ldr	r3, [pc, #652]	; (8008cdc <_strtod_l+0x964>)
 8008a4e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a52:	4598      	cmp	r8, r3
 8008a54:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008a58:	f280 80cc 	bge.w	8008bf4 <_strtod_l+0x87c>
 8008a5c:	eba3 0308 	sub.w	r3, r3, r8
 8008a60:	2b1f      	cmp	r3, #31
 8008a62:	eba2 0203 	sub.w	r2, r2, r3
 8008a66:	f04f 0101 	mov.w	r1, #1
 8008a6a:	f300 80b6 	bgt.w	8008bda <_strtod_l+0x862>
 8008a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a72:	9311      	str	r3, [sp, #68]	; 0x44
 8008a74:	2300      	movs	r3, #0
 8008a76:	930c      	str	r3, [sp, #48]	; 0x30
 8008a78:	eb09 0802 	add.w	r8, r9, r2
 8008a7c:	9b04      	ldr	r3, [sp, #16]
 8008a7e:	45c1      	cmp	r9, r8
 8008a80:	4417      	add	r7, r2
 8008a82:	441f      	add	r7, r3
 8008a84:	464b      	mov	r3, r9
 8008a86:	bfa8      	it	ge
 8008a88:	4643      	movge	r3, r8
 8008a8a:	42bb      	cmp	r3, r7
 8008a8c:	bfa8      	it	ge
 8008a8e:	463b      	movge	r3, r7
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	bfc2      	ittt	gt
 8008a94:	eba8 0803 	subgt.w	r8, r8, r3
 8008a98:	1aff      	subgt	r7, r7, r3
 8008a9a:	eba9 0903 	subgt.w	r9, r9, r3
 8008a9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	dd17      	ble.n	8008ad4 <_strtod_l+0x75c>
 8008aa4:	4631      	mov	r1, r6
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f002 f9e3 	bl	800ae74 <__pow5mult>
 8008aae:	4606      	mov	r6, r0
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f43f aead 	beq.w	8008810 <_strtod_l+0x498>
 8008ab6:	4601      	mov	r1, r0
 8008ab8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008aba:	4620      	mov	r0, r4
 8008abc:	f002 f934 	bl	800ad28 <__multiply>
 8008ac0:	900f      	str	r0, [sp, #60]	; 0x3c
 8008ac2:	2800      	cmp	r0, #0
 8008ac4:	f43f aea4 	beq.w	8008810 <_strtod_l+0x498>
 8008ac8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008aca:	4620      	mov	r0, r4
 8008acc:	f002 f810 	bl	800aaf0 <_Bfree>
 8008ad0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ad2:	931e      	str	r3, [sp, #120]	; 0x78
 8008ad4:	f1b8 0f00 	cmp.w	r8, #0
 8008ad8:	f300 8091 	bgt.w	8008bfe <_strtod_l+0x886>
 8008adc:	9b08      	ldr	r3, [sp, #32]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	dd08      	ble.n	8008af4 <_strtod_l+0x77c>
 8008ae2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008ae4:	9907      	ldr	r1, [sp, #28]
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	f002 f9c4 	bl	800ae74 <__pow5mult>
 8008aec:	9007      	str	r0, [sp, #28]
 8008aee:	2800      	cmp	r0, #0
 8008af0:	f43f ae8e 	beq.w	8008810 <_strtod_l+0x498>
 8008af4:	2f00      	cmp	r7, #0
 8008af6:	dd08      	ble.n	8008b0a <_strtod_l+0x792>
 8008af8:	9907      	ldr	r1, [sp, #28]
 8008afa:	463a      	mov	r2, r7
 8008afc:	4620      	mov	r0, r4
 8008afe:	f002 fa13 	bl	800af28 <__lshift>
 8008b02:	9007      	str	r0, [sp, #28]
 8008b04:	2800      	cmp	r0, #0
 8008b06:	f43f ae83 	beq.w	8008810 <_strtod_l+0x498>
 8008b0a:	f1b9 0f00 	cmp.w	r9, #0
 8008b0e:	dd08      	ble.n	8008b22 <_strtod_l+0x7aa>
 8008b10:	4631      	mov	r1, r6
 8008b12:	464a      	mov	r2, r9
 8008b14:	4620      	mov	r0, r4
 8008b16:	f002 fa07 	bl	800af28 <__lshift>
 8008b1a:	4606      	mov	r6, r0
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	f43f ae77 	beq.w	8008810 <_strtod_l+0x498>
 8008b22:	9a07      	ldr	r2, [sp, #28]
 8008b24:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008b26:	4620      	mov	r0, r4
 8008b28:	f002 fa86 	bl	800b038 <__mdiff>
 8008b2c:	4605      	mov	r5, r0
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	f43f ae6e 	beq.w	8008810 <_strtod_l+0x498>
 8008b34:	68c3      	ldr	r3, [r0, #12]
 8008b36:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b38:	2300      	movs	r3, #0
 8008b3a:	60c3      	str	r3, [r0, #12]
 8008b3c:	4631      	mov	r1, r6
 8008b3e:	f002 fa5f 	bl	800b000 <__mcmp>
 8008b42:	2800      	cmp	r0, #0
 8008b44:	da65      	bge.n	8008c12 <_strtod_l+0x89a>
 8008b46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b48:	ea53 030a 	orrs.w	r3, r3, sl
 8008b4c:	f040 8087 	bne.w	8008c5e <_strtod_l+0x8e6>
 8008b50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f040 8082 	bne.w	8008c5e <_strtod_l+0x8e6>
 8008b5a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b5e:	0d1b      	lsrs	r3, r3, #20
 8008b60:	051b      	lsls	r3, r3, #20
 8008b62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008b66:	d97a      	bls.n	8008c5e <_strtod_l+0x8e6>
 8008b68:	696b      	ldr	r3, [r5, #20]
 8008b6a:	b913      	cbnz	r3, 8008b72 <_strtod_l+0x7fa>
 8008b6c:	692b      	ldr	r3, [r5, #16]
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	dd75      	ble.n	8008c5e <_strtod_l+0x8e6>
 8008b72:	4629      	mov	r1, r5
 8008b74:	2201      	movs	r2, #1
 8008b76:	4620      	mov	r0, r4
 8008b78:	f002 f9d6 	bl	800af28 <__lshift>
 8008b7c:	4631      	mov	r1, r6
 8008b7e:	4605      	mov	r5, r0
 8008b80:	f002 fa3e 	bl	800b000 <__mcmp>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	dd6a      	ble.n	8008c5e <_strtod_l+0x8e6>
 8008b88:	9904      	ldr	r1, [sp, #16]
 8008b8a:	4a55      	ldr	r2, [pc, #340]	; (8008ce0 <_strtod_l+0x968>)
 8008b8c:	465b      	mov	r3, fp
 8008b8e:	2900      	cmp	r1, #0
 8008b90:	f000 8085 	beq.w	8008c9e <_strtod_l+0x926>
 8008b94:	ea02 010b 	and.w	r1, r2, fp
 8008b98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008b9c:	dc7f      	bgt.n	8008c9e <_strtod_l+0x926>
 8008b9e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008ba2:	f77f aeaa 	ble.w	80088fa <_strtod_l+0x582>
 8008ba6:	4a4f      	ldr	r2, [pc, #316]	; (8008ce4 <_strtod_l+0x96c>)
 8008ba8:	2300      	movs	r3, #0
 8008baa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8008bae:	4650      	mov	r0, sl
 8008bb0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8008bb4:	4659      	mov	r1, fp
 8008bb6:	f7f7 fd1f 	bl	80005f8 <__aeabi_dmul>
 8008bba:	460b      	mov	r3, r1
 8008bbc:	4303      	orrs	r3, r0
 8008bbe:	bf08      	it	eq
 8008bc0:	2322      	moveq	r3, #34	; 0x22
 8008bc2:	4682      	mov	sl, r0
 8008bc4:	468b      	mov	fp, r1
 8008bc6:	bf08      	it	eq
 8008bc8:	6023      	streq	r3, [r4, #0]
 8008bca:	e62b      	b.n	8008824 <_strtod_l+0x4ac>
 8008bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd4:	ea03 0a0a 	and.w	sl, r3, sl
 8008bd8:	e6de      	b.n	8008998 <_strtod_l+0x620>
 8008bda:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008bde:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008be2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008be6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008bea:	fa01 f308 	lsl.w	r3, r1, r8
 8008bee:	930c      	str	r3, [sp, #48]	; 0x30
 8008bf0:	9111      	str	r1, [sp, #68]	; 0x44
 8008bf2:	e741      	b.n	8008a78 <_strtod_l+0x700>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	930c      	str	r3, [sp, #48]	; 0x30
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	9311      	str	r3, [sp, #68]	; 0x44
 8008bfc:	e73c      	b.n	8008a78 <_strtod_l+0x700>
 8008bfe:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008c00:	4642      	mov	r2, r8
 8008c02:	4620      	mov	r0, r4
 8008c04:	f002 f990 	bl	800af28 <__lshift>
 8008c08:	901e      	str	r0, [sp, #120]	; 0x78
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f47f af66 	bne.w	8008adc <_strtod_l+0x764>
 8008c10:	e5fe      	b.n	8008810 <_strtod_l+0x498>
 8008c12:	465f      	mov	r7, fp
 8008c14:	d16e      	bne.n	8008cf4 <_strtod_l+0x97c>
 8008c16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c1c:	b342      	cbz	r2, 8008c70 <_strtod_l+0x8f8>
 8008c1e:	4a32      	ldr	r2, [pc, #200]	; (8008ce8 <_strtod_l+0x970>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d128      	bne.n	8008c76 <_strtod_l+0x8fe>
 8008c24:	9b04      	ldr	r3, [sp, #16]
 8008c26:	4650      	mov	r0, sl
 8008c28:	b1eb      	cbz	r3, 8008c66 <_strtod_l+0x8ee>
 8008c2a:	4a2d      	ldr	r2, [pc, #180]	; (8008ce0 <_strtod_l+0x968>)
 8008c2c:	403a      	ands	r2, r7
 8008c2e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008c32:	f04f 31ff 	mov.w	r1, #4294967295
 8008c36:	d819      	bhi.n	8008c6c <_strtod_l+0x8f4>
 8008c38:	0d12      	lsrs	r2, r2, #20
 8008c3a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008c42:	4298      	cmp	r0, r3
 8008c44:	d117      	bne.n	8008c76 <_strtod_l+0x8fe>
 8008c46:	4b29      	ldr	r3, [pc, #164]	; (8008cec <_strtod_l+0x974>)
 8008c48:	429f      	cmp	r7, r3
 8008c4a:	d102      	bne.n	8008c52 <_strtod_l+0x8da>
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	f43f addf 	beq.w	8008810 <_strtod_l+0x498>
 8008c52:	4b23      	ldr	r3, [pc, #140]	; (8008ce0 <_strtod_l+0x968>)
 8008c54:	403b      	ands	r3, r7
 8008c56:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008c5a:	f04f 0a00 	mov.w	sl, #0
 8008c5e:	9b04      	ldr	r3, [sp, #16]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1a0      	bne.n	8008ba6 <_strtod_l+0x82e>
 8008c64:	e5de      	b.n	8008824 <_strtod_l+0x4ac>
 8008c66:	f04f 33ff 	mov.w	r3, #4294967295
 8008c6a:	e7ea      	b.n	8008c42 <_strtod_l+0x8ca>
 8008c6c:	460b      	mov	r3, r1
 8008c6e:	e7e8      	b.n	8008c42 <_strtod_l+0x8ca>
 8008c70:	ea53 030a 	orrs.w	r3, r3, sl
 8008c74:	d088      	beq.n	8008b88 <_strtod_l+0x810>
 8008c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c78:	b1db      	cbz	r3, 8008cb2 <_strtod_l+0x93a>
 8008c7a:	423b      	tst	r3, r7
 8008c7c:	d0ef      	beq.n	8008c5e <_strtod_l+0x8e6>
 8008c7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c80:	9a04      	ldr	r2, [sp, #16]
 8008c82:	4650      	mov	r0, sl
 8008c84:	4659      	mov	r1, fp
 8008c86:	b1c3      	cbz	r3, 8008cba <_strtod_l+0x942>
 8008c88:	f7ff fb58 	bl	800833c <sulp>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008c94:	f7f7 fafa 	bl	800028c <__adddf3>
 8008c98:	4682      	mov	sl, r0
 8008c9a:	468b      	mov	fp, r1
 8008c9c:	e7df      	b.n	8008c5e <_strtod_l+0x8e6>
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008ca4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008ca8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008cac:	f04f 3aff 	mov.w	sl, #4294967295
 8008cb0:	e7d5      	b.n	8008c5e <_strtod_l+0x8e6>
 8008cb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008cb4:	ea13 0f0a 	tst.w	r3, sl
 8008cb8:	e7e0      	b.n	8008c7c <_strtod_l+0x904>
 8008cba:	f7ff fb3f 	bl	800833c <sulp>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008cc6:	f7f7 fadf 	bl	8000288 <__aeabi_dsub>
 8008cca:	2200      	movs	r2, #0
 8008ccc:	2300      	movs	r3, #0
 8008cce:	4682      	mov	sl, r0
 8008cd0:	468b      	mov	fp, r1
 8008cd2:	f7f7 fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cd6:	2800      	cmp	r0, #0
 8008cd8:	d0c1      	beq.n	8008c5e <_strtod_l+0x8e6>
 8008cda:	e60e      	b.n	80088fa <_strtod_l+0x582>
 8008cdc:	fffffc02 	.word	0xfffffc02
 8008ce0:	7ff00000 	.word	0x7ff00000
 8008ce4:	39500000 	.word	0x39500000
 8008ce8:	000fffff 	.word	0x000fffff
 8008cec:	7fefffff 	.word	0x7fefffff
 8008cf0:	0800bf68 	.word	0x0800bf68
 8008cf4:	4631      	mov	r1, r6
 8008cf6:	4628      	mov	r0, r5
 8008cf8:	f002 fafe 	bl	800b2f8 <__ratio>
 8008cfc:	ec59 8b10 	vmov	r8, r9, d0
 8008d00:	ee10 0a10 	vmov	r0, s0
 8008d04:	2200      	movs	r2, #0
 8008d06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008d0a:	4649      	mov	r1, r9
 8008d0c:	f7f7 fef0 	bl	8000af0 <__aeabi_dcmple>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	d07c      	beq.n	8008e0e <_strtod_l+0xa96>
 8008d14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d04c      	beq.n	8008db4 <_strtod_l+0xa3c>
 8008d1a:	4b95      	ldr	r3, [pc, #596]	; (8008f70 <_strtod_l+0xbf8>)
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008d22:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008f70 <_strtod_l+0xbf8>
 8008d26:	f04f 0800 	mov.w	r8, #0
 8008d2a:	4b92      	ldr	r3, [pc, #584]	; (8008f74 <_strtod_l+0xbfc>)
 8008d2c:	403b      	ands	r3, r7
 8008d2e:	9311      	str	r3, [sp, #68]	; 0x44
 8008d30:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008d32:	4b91      	ldr	r3, [pc, #580]	; (8008f78 <_strtod_l+0xc00>)
 8008d34:	429a      	cmp	r2, r3
 8008d36:	f040 80b2 	bne.w	8008e9e <_strtod_l+0xb26>
 8008d3a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008d3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008d42:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008d46:	ec4b ab10 	vmov	d0, sl, fp
 8008d4a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8008d4e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008d52:	f002 f9f9 	bl	800b148 <__ulp>
 8008d56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008d5a:	ec53 2b10 	vmov	r2, r3, d0
 8008d5e:	f7f7 fc4b 	bl	80005f8 <__aeabi_dmul>
 8008d62:	4652      	mov	r2, sl
 8008d64:	465b      	mov	r3, fp
 8008d66:	f7f7 fa91 	bl	800028c <__adddf3>
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	4981      	ldr	r1, [pc, #516]	; (8008f74 <_strtod_l+0xbfc>)
 8008d6e:	4a83      	ldr	r2, [pc, #524]	; (8008f7c <_strtod_l+0xc04>)
 8008d70:	4019      	ands	r1, r3
 8008d72:	4291      	cmp	r1, r2
 8008d74:	4682      	mov	sl, r0
 8008d76:	d95e      	bls.n	8008e36 <_strtod_l+0xabe>
 8008d78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d7a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d103      	bne.n	8008d8a <_strtod_l+0xa12>
 8008d82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d84:	3301      	adds	r3, #1
 8008d86:	f43f ad43 	beq.w	8008810 <_strtod_l+0x498>
 8008d8a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8008f88 <_strtod_l+0xc10>
 8008d8e:	f04f 3aff 	mov.w	sl, #4294967295
 8008d92:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008d94:	4620      	mov	r0, r4
 8008d96:	f001 feab 	bl	800aaf0 <_Bfree>
 8008d9a:	9907      	ldr	r1, [sp, #28]
 8008d9c:	4620      	mov	r0, r4
 8008d9e:	f001 fea7 	bl	800aaf0 <_Bfree>
 8008da2:	4631      	mov	r1, r6
 8008da4:	4620      	mov	r0, r4
 8008da6:	f001 fea3 	bl	800aaf0 <_Bfree>
 8008daa:	4629      	mov	r1, r5
 8008dac:	4620      	mov	r0, r4
 8008dae:	f001 fe9f 	bl	800aaf0 <_Bfree>
 8008db2:	e613      	b.n	80089dc <_strtod_l+0x664>
 8008db4:	f1ba 0f00 	cmp.w	sl, #0
 8008db8:	d11b      	bne.n	8008df2 <_strtod_l+0xa7a>
 8008dba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008dbe:	b9f3      	cbnz	r3, 8008dfe <_strtod_l+0xa86>
 8008dc0:	4b6b      	ldr	r3, [pc, #428]	; (8008f70 <_strtod_l+0xbf8>)
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	4640      	mov	r0, r8
 8008dc6:	4649      	mov	r1, r9
 8008dc8:	f7f7 fe88 	bl	8000adc <__aeabi_dcmplt>
 8008dcc:	b9d0      	cbnz	r0, 8008e04 <_strtod_l+0xa8c>
 8008dce:	4640      	mov	r0, r8
 8008dd0:	4649      	mov	r1, r9
 8008dd2:	4b6b      	ldr	r3, [pc, #428]	; (8008f80 <_strtod_l+0xc08>)
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f7f7 fc0f 	bl	80005f8 <__aeabi_dmul>
 8008dda:	4680      	mov	r8, r0
 8008ddc:	4689      	mov	r9, r1
 8008dde:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008de2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8008de6:	931b      	str	r3, [sp, #108]	; 0x6c
 8008de8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8008dec:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008df0:	e79b      	b.n	8008d2a <_strtod_l+0x9b2>
 8008df2:	f1ba 0f01 	cmp.w	sl, #1
 8008df6:	d102      	bne.n	8008dfe <_strtod_l+0xa86>
 8008df8:	2f00      	cmp	r7, #0
 8008dfa:	f43f ad7e 	beq.w	80088fa <_strtod_l+0x582>
 8008dfe:	4b61      	ldr	r3, [pc, #388]	; (8008f84 <_strtod_l+0xc0c>)
 8008e00:	2200      	movs	r2, #0
 8008e02:	e78c      	b.n	8008d1e <_strtod_l+0x9a6>
 8008e04:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008f80 <_strtod_l+0xc08>
 8008e08:	f04f 0800 	mov.w	r8, #0
 8008e0c:	e7e7      	b.n	8008dde <_strtod_l+0xa66>
 8008e0e:	4b5c      	ldr	r3, [pc, #368]	; (8008f80 <_strtod_l+0xc08>)
 8008e10:	4640      	mov	r0, r8
 8008e12:	4649      	mov	r1, r9
 8008e14:	2200      	movs	r2, #0
 8008e16:	f7f7 fbef 	bl	80005f8 <__aeabi_dmul>
 8008e1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e1c:	4680      	mov	r8, r0
 8008e1e:	4689      	mov	r9, r1
 8008e20:	b933      	cbnz	r3, 8008e30 <_strtod_l+0xab8>
 8008e22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e26:	9012      	str	r0, [sp, #72]	; 0x48
 8008e28:	9313      	str	r3, [sp, #76]	; 0x4c
 8008e2a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008e2e:	e7dd      	b.n	8008dec <_strtod_l+0xa74>
 8008e30:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8008e34:	e7f9      	b.n	8008e2a <_strtod_l+0xab2>
 8008e36:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008e3a:	9b04      	ldr	r3, [sp, #16]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1a8      	bne.n	8008d92 <_strtod_l+0xa1a>
 8008e40:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008e44:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008e46:	0d1b      	lsrs	r3, r3, #20
 8008e48:	051b      	lsls	r3, r3, #20
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d1a1      	bne.n	8008d92 <_strtod_l+0xa1a>
 8008e4e:	4640      	mov	r0, r8
 8008e50:	4649      	mov	r1, r9
 8008e52:	f7f7 ff31 	bl	8000cb8 <__aeabi_d2lz>
 8008e56:	f7f7 fba1 	bl	800059c <__aeabi_l2d>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	460b      	mov	r3, r1
 8008e5e:	4640      	mov	r0, r8
 8008e60:	4649      	mov	r1, r9
 8008e62:	f7f7 fa11 	bl	8000288 <__aeabi_dsub>
 8008e66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e6c:	ea43 030a 	orr.w	r3, r3, sl
 8008e70:	4313      	orrs	r3, r2
 8008e72:	4680      	mov	r8, r0
 8008e74:	4689      	mov	r9, r1
 8008e76:	d053      	beq.n	8008f20 <_strtod_l+0xba8>
 8008e78:	a335      	add	r3, pc, #212	; (adr r3, 8008f50 <_strtod_l+0xbd8>)
 8008e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7e:	f7f7 fe2d 	bl	8000adc <__aeabi_dcmplt>
 8008e82:	2800      	cmp	r0, #0
 8008e84:	f47f acce 	bne.w	8008824 <_strtod_l+0x4ac>
 8008e88:	a333      	add	r3, pc, #204	; (adr r3, 8008f58 <_strtod_l+0xbe0>)
 8008e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8e:	4640      	mov	r0, r8
 8008e90:	4649      	mov	r1, r9
 8008e92:	f7f7 fe41 	bl	8000b18 <__aeabi_dcmpgt>
 8008e96:	2800      	cmp	r0, #0
 8008e98:	f43f af7b 	beq.w	8008d92 <_strtod_l+0xa1a>
 8008e9c:	e4c2      	b.n	8008824 <_strtod_l+0x4ac>
 8008e9e:	9b04      	ldr	r3, [sp, #16]
 8008ea0:	b333      	cbz	r3, 8008ef0 <_strtod_l+0xb78>
 8008ea2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ea4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008ea8:	d822      	bhi.n	8008ef0 <_strtod_l+0xb78>
 8008eaa:	a32d      	add	r3, pc, #180	; (adr r3, 8008f60 <_strtod_l+0xbe8>)
 8008eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb0:	4640      	mov	r0, r8
 8008eb2:	4649      	mov	r1, r9
 8008eb4:	f7f7 fe1c 	bl	8000af0 <__aeabi_dcmple>
 8008eb8:	b1a0      	cbz	r0, 8008ee4 <_strtod_l+0xb6c>
 8008eba:	4649      	mov	r1, r9
 8008ebc:	4640      	mov	r0, r8
 8008ebe:	f7f7 fe73 	bl	8000ba8 <__aeabi_d2uiz>
 8008ec2:	2801      	cmp	r0, #1
 8008ec4:	bf38      	it	cc
 8008ec6:	2001      	movcc	r0, #1
 8008ec8:	f7f7 fb1c 	bl	8000504 <__aeabi_ui2d>
 8008ecc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ece:	4680      	mov	r8, r0
 8008ed0:	4689      	mov	r9, r1
 8008ed2:	bb13      	cbnz	r3, 8008f1a <_strtod_l+0xba2>
 8008ed4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ed8:	9014      	str	r0, [sp, #80]	; 0x50
 8008eda:	9315      	str	r3, [sp, #84]	; 0x54
 8008edc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008ee0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008ee4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ee6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008ee8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008eec:	1a9b      	subs	r3, r3, r2
 8008eee:	930d      	str	r3, [sp, #52]	; 0x34
 8008ef0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ef4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008ef8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008efc:	f002 f924 	bl	800b148 <__ulp>
 8008f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008f04:	ec53 2b10 	vmov	r2, r3, d0
 8008f08:	f7f7 fb76 	bl	80005f8 <__aeabi_dmul>
 8008f0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008f10:	f7f7 f9bc 	bl	800028c <__adddf3>
 8008f14:	4682      	mov	sl, r0
 8008f16:	468b      	mov	fp, r1
 8008f18:	e78f      	b.n	8008e3a <_strtod_l+0xac2>
 8008f1a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8008f1e:	e7dd      	b.n	8008edc <_strtod_l+0xb64>
 8008f20:	a311      	add	r3, pc, #68	; (adr r3, 8008f68 <_strtod_l+0xbf0>)
 8008f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f26:	f7f7 fdd9 	bl	8000adc <__aeabi_dcmplt>
 8008f2a:	e7b4      	b.n	8008e96 <_strtod_l+0xb1e>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	930e      	str	r3, [sp, #56]	; 0x38
 8008f30:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008f32:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008f34:	6013      	str	r3, [r2, #0]
 8008f36:	f7ff ba65 	b.w	8008404 <_strtod_l+0x8c>
 8008f3a:	2b65      	cmp	r3, #101	; 0x65
 8008f3c:	f43f ab5d 	beq.w	80085fa <_strtod_l+0x282>
 8008f40:	2b45      	cmp	r3, #69	; 0x45
 8008f42:	f43f ab5a 	beq.w	80085fa <_strtod_l+0x282>
 8008f46:	2201      	movs	r2, #1
 8008f48:	f7ff bb92 	b.w	8008670 <_strtod_l+0x2f8>
 8008f4c:	f3af 8000 	nop.w
 8008f50:	94a03595 	.word	0x94a03595
 8008f54:	3fdfffff 	.word	0x3fdfffff
 8008f58:	35afe535 	.word	0x35afe535
 8008f5c:	3fe00000 	.word	0x3fe00000
 8008f60:	ffc00000 	.word	0xffc00000
 8008f64:	41dfffff 	.word	0x41dfffff
 8008f68:	94a03595 	.word	0x94a03595
 8008f6c:	3fcfffff 	.word	0x3fcfffff
 8008f70:	3ff00000 	.word	0x3ff00000
 8008f74:	7ff00000 	.word	0x7ff00000
 8008f78:	7fe00000 	.word	0x7fe00000
 8008f7c:	7c9fffff 	.word	0x7c9fffff
 8008f80:	3fe00000 	.word	0x3fe00000
 8008f84:	bff00000 	.word	0xbff00000
 8008f88:	7fefffff 	.word	0x7fefffff

08008f8c <_strtod_r>:
 8008f8c:	4b01      	ldr	r3, [pc, #4]	; (8008f94 <_strtod_r+0x8>)
 8008f8e:	f7ff b9f3 	b.w	8008378 <_strtod_l>
 8008f92:	bf00      	nop
 8008f94:	20000074 	.word	0x20000074

08008f98 <_strtol_l.isra.0>:
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f9e:	d001      	beq.n	8008fa4 <_strtol_l.isra.0+0xc>
 8008fa0:	2b24      	cmp	r3, #36	; 0x24
 8008fa2:	d906      	bls.n	8008fb2 <_strtol_l.isra.0+0x1a>
 8008fa4:	f7fe fa74 	bl	8007490 <__errno>
 8008fa8:	2316      	movs	r3, #22
 8008faa:	6003      	str	r3, [r0, #0]
 8008fac:	2000      	movs	r0, #0
 8008fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb2:	4f3a      	ldr	r7, [pc, #232]	; (800909c <_strtol_l.isra.0+0x104>)
 8008fb4:	468e      	mov	lr, r1
 8008fb6:	4676      	mov	r6, lr
 8008fb8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008fbc:	5de5      	ldrb	r5, [r4, r7]
 8008fbe:	f015 0508 	ands.w	r5, r5, #8
 8008fc2:	d1f8      	bne.n	8008fb6 <_strtol_l.isra.0+0x1e>
 8008fc4:	2c2d      	cmp	r4, #45	; 0x2d
 8008fc6:	d134      	bne.n	8009032 <_strtol_l.isra.0+0x9a>
 8008fc8:	f89e 4000 	ldrb.w	r4, [lr]
 8008fcc:	f04f 0801 	mov.w	r8, #1
 8008fd0:	f106 0e02 	add.w	lr, r6, #2
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d05c      	beq.n	8009092 <_strtol_l.isra.0+0xfa>
 8008fd8:	2b10      	cmp	r3, #16
 8008fda:	d10c      	bne.n	8008ff6 <_strtol_l.isra.0+0x5e>
 8008fdc:	2c30      	cmp	r4, #48	; 0x30
 8008fde:	d10a      	bne.n	8008ff6 <_strtol_l.isra.0+0x5e>
 8008fe0:	f89e 4000 	ldrb.w	r4, [lr]
 8008fe4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008fe8:	2c58      	cmp	r4, #88	; 0x58
 8008fea:	d14d      	bne.n	8009088 <_strtol_l.isra.0+0xf0>
 8008fec:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008ff0:	2310      	movs	r3, #16
 8008ff2:	f10e 0e02 	add.w	lr, lr, #2
 8008ff6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008ffa:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ffe:	2600      	movs	r6, #0
 8009000:	fbbc f9f3 	udiv	r9, ip, r3
 8009004:	4635      	mov	r5, r6
 8009006:	fb03 ca19 	mls	sl, r3, r9, ip
 800900a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800900e:	2f09      	cmp	r7, #9
 8009010:	d818      	bhi.n	8009044 <_strtol_l.isra.0+0xac>
 8009012:	463c      	mov	r4, r7
 8009014:	42a3      	cmp	r3, r4
 8009016:	dd24      	ble.n	8009062 <_strtol_l.isra.0+0xca>
 8009018:	2e00      	cmp	r6, #0
 800901a:	db1f      	blt.n	800905c <_strtol_l.isra.0+0xc4>
 800901c:	45a9      	cmp	r9, r5
 800901e:	d31d      	bcc.n	800905c <_strtol_l.isra.0+0xc4>
 8009020:	d101      	bne.n	8009026 <_strtol_l.isra.0+0x8e>
 8009022:	45a2      	cmp	sl, r4
 8009024:	db1a      	blt.n	800905c <_strtol_l.isra.0+0xc4>
 8009026:	fb05 4503 	mla	r5, r5, r3, r4
 800902a:	2601      	movs	r6, #1
 800902c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009030:	e7eb      	b.n	800900a <_strtol_l.isra.0+0x72>
 8009032:	2c2b      	cmp	r4, #43	; 0x2b
 8009034:	bf08      	it	eq
 8009036:	f89e 4000 	ldrbeq.w	r4, [lr]
 800903a:	46a8      	mov	r8, r5
 800903c:	bf08      	it	eq
 800903e:	f106 0e02 	addeq.w	lr, r6, #2
 8009042:	e7c7      	b.n	8008fd4 <_strtol_l.isra.0+0x3c>
 8009044:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009048:	2f19      	cmp	r7, #25
 800904a:	d801      	bhi.n	8009050 <_strtol_l.isra.0+0xb8>
 800904c:	3c37      	subs	r4, #55	; 0x37
 800904e:	e7e1      	b.n	8009014 <_strtol_l.isra.0+0x7c>
 8009050:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009054:	2f19      	cmp	r7, #25
 8009056:	d804      	bhi.n	8009062 <_strtol_l.isra.0+0xca>
 8009058:	3c57      	subs	r4, #87	; 0x57
 800905a:	e7db      	b.n	8009014 <_strtol_l.isra.0+0x7c>
 800905c:	f04f 36ff 	mov.w	r6, #4294967295
 8009060:	e7e4      	b.n	800902c <_strtol_l.isra.0+0x94>
 8009062:	2e00      	cmp	r6, #0
 8009064:	da05      	bge.n	8009072 <_strtol_l.isra.0+0xda>
 8009066:	2322      	movs	r3, #34	; 0x22
 8009068:	6003      	str	r3, [r0, #0]
 800906a:	4665      	mov	r5, ip
 800906c:	b942      	cbnz	r2, 8009080 <_strtol_l.isra.0+0xe8>
 800906e:	4628      	mov	r0, r5
 8009070:	e79d      	b.n	8008fae <_strtol_l.isra.0+0x16>
 8009072:	f1b8 0f00 	cmp.w	r8, #0
 8009076:	d000      	beq.n	800907a <_strtol_l.isra.0+0xe2>
 8009078:	426d      	negs	r5, r5
 800907a:	2a00      	cmp	r2, #0
 800907c:	d0f7      	beq.n	800906e <_strtol_l.isra.0+0xd6>
 800907e:	b10e      	cbz	r6, 8009084 <_strtol_l.isra.0+0xec>
 8009080:	f10e 31ff 	add.w	r1, lr, #4294967295
 8009084:	6011      	str	r1, [r2, #0]
 8009086:	e7f2      	b.n	800906e <_strtol_l.isra.0+0xd6>
 8009088:	2430      	movs	r4, #48	; 0x30
 800908a:	2b00      	cmp	r3, #0
 800908c:	d1b3      	bne.n	8008ff6 <_strtol_l.isra.0+0x5e>
 800908e:	2308      	movs	r3, #8
 8009090:	e7b1      	b.n	8008ff6 <_strtol_l.isra.0+0x5e>
 8009092:	2c30      	cmp	r4, #48	; 0x30
 8009094:	d0a4      	beq.n	8008fe0 <_strtol_l.isra.0+0x48>
 8009096:	230a      	movs	r3, #10
 8009098:	e7ad      	b.n	8008ff6 <_strtol_l.isra.0+0x5e>
 800909a:	bf00      	nop
 800909c:	0800bf91 	.word	0x0800bf91

080090a0 <_strtol_r>:
 80090a0:	f7ff bf7a 	b.w	8008f98 <_strtol_l.isra.0>

080090a4 <__swbuf_r>:
 80090a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090a6:	460e      	mov	r6, r1
 80090a8:	4614      	mov	r4, r2
 80090aa:	4605      	mov	r5, r0
 80090ac:	b118      	cbz	r0, 80090b6 <__swbuf_r+0x12>
 80090ae:	6983      	ldr	r3, [r0, #24]
 80090b0:	b90b      	cbnz	r3, 80090b6 <__swbuf_r+0x12>
 80090b2:	f001 f84b 	bl	800a14c <__sinit>
 80090b6:	4b21      	ldr	r3, [pc, #132]	; (800913c <__swbuf_r+0x98>)
 80090b8:	429c      	cmp	r4, r3
 80090ba:	d12b      	bne.n	8009114 <__swbuf_r+0x70>
 80090bc:	686c      	ldr	r4, [r5, #4]
 80090be:	69a3      	ldr	r3, [r4, #24]
 80090c0:	60a3      	str	r3, [r4, #8]
 80090c2:	89a3      	ldrh	r3, [r4, #12]
 80090c4:	071a      	lsls	r2, r3, #28
 80090c6:	d52f      	bpl.n	8009128 <__swbuf_r+0x84>
 80090c8:	6923      	ldr	r3, [r4, #16]
 80090ca:	b36b      	cbz	r3, 8009128 <__swbuf_r+0x84>
 80090cc:	6923      	ldr	r3, [r4, #16]
 80090ce:	6820      	ldr	r0, [r4, #0]
 80090d0:	1ac0      	subs	r0, r0, r3
 80090d2:	6963      	ldr	r3, [r4, #20]
 80090d4:	b2f6      	uxtb	r6, r6
 80090d6:	4283      	cmp	r3, r0
 80090d8:	4637      	mov	r7, r6
 80090da:	dc04      	bgt.n	80090e6 <__swbuf_r+0x42>
 80090dc:	4621      	mov	r1, r4
 80090de:	4628      	mov	r0, r5
 80090e0:	f000 ffa0 	bl	800a024 <_fflush_r>
 80090e4:	bb30      	cbnz	r0, 8009134 <__swbuf_r+0x90>
 80090e6:	68a3      	ldr	r3, [r4, #8]
 80090e8:	3b01      	subs	r3, #1
 80090ea:	60a3      	str	r3, [r4, #8]
 80090ec:	6823      	ldr	r3, [r4, #0]
 80090ee:	1c5a      	adds	r2, r3, #1
 80090f0:	6022      	str	r2, [r4, #0]
 80090f2:	701e      	strb	r6, [r3, #0]
 80090f4:	6963      	ldr	r3, [r4, #20]
 80090f6:	3001      	adds	r0, #1
 80090f8:	4283      	cmp	r3, r0
 80090fa:	d004      	beq.n	8009106 <__swbuf_r+0x62>
 80090fc:	89a3      	ldrh	r3, [r4, #12]
 80090fe:	07db      	lsls	r3, r3, #31
 8009100:	d506      	bpl.n	8009110 <__swbuf_r+0x6c>
 8009102:	2e0a      	cmp	r6, #10
 8009104:	d104      	bne.n	8009110 <__swbuf_r+0x6c>
 8009106:	4621      	mov	r1, r4
 8009108:	4628      	mov	r0, r5
 800910a:	f000 ff8b 	bl	800a024 <_fflush_r>
 800910e:	b988      	cbnz	r0, 8009134 <__swbuf_r+0x90>
 8009110:	4638      	mov	r0, r7
 8009112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009114:	4b0a      	ldr	r3, [pc, #40]	; (8009140 <__swbuf_r+0x9c>)
 8009116:	429c      	cmp	r4, r3
 8009118:	d101      	bne.n	800911e <__swbuf_r+0x7a>
 800911a:	68ac      	ldr	r4, [r5, #8]
 800911c:	e7cf      	b.n	80090be <__swbuf_r+0x1a>
 800911e:	4b09      	ldr	r3, [pc, #36]	; (8009144 <__swbuf_r+0xa0>)
 8009120:	429c      	cmp	r4, r3
 8009122:	bf08      	it	eq
 8009124:	68ec      	ldreq	r4, [r5, #12]
 8009126:	e7ca      	b.n	80090be <__swbuf_r+0x1a>
 8009128:	4621      	mov	r1, r4
 800912a:	4628      	mov	r0, r5
 800912c:	f000 f80c 	bl	8009148 <__swsetup_r>
 8009130:	2800      	cmp	r0, #0
 8009132:	d0cb      	beq.n	80090cc <__swbuf_r+0x28>
 8009134:	f04f 37ff 	mov.w	r7, #4294967295
 8009138:	e7ea      	b.n	8009110 <__swbuf_r+0x6c>
 800913a:	bf00      	nop
 800913c:	0800c148 	.word	0x0800c148
 8009140:	0800c168 	.word	0x0800c168
 8009144:	0800c128 	.word	0x0800c128

08009148 <__swsetup_r>:
 8009148:	4b32      	ldr	r3, [pc, #200]	; (8009214 <__swsetup_r+0xcc>)
 800914a:	b570      	push	{r4, r5, r6, lr}
 800914c:	681d      	ldr	r5, [r3, #0]
 800914e:	4606      	mov	r6, r0
 8009150:	460c      	mov	r4, r1
 8009152:	b125      	cbz	r5, 800915e <__swsetup_r+0x16>
 8009154:	69ab      	ldr	r3, [r5, #24]
 8009156:	b913      	cbnz	r3, 800915e <__swsetup_r+0x16>
 8009158:	4628      	mov	r0, r5
 800915a:	f000 fff7 	bl	800a14c <__sinit>
 800915e:	4b2e      	ldr	r3, [pc, #184]	; (8009218 <__swsetup_r+0xd0>)
 8009160:	429c      	cmp	r4, r3
 8009162:	d10f      	bne.n	8009184 <__swsetup_r+0x3c>
 8009164:	686c      	ldr	r4, [r5, #4]
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800916c:	0719      	lsls	r1, r3, #28
 800916e:	d42c      	bmi.n	80091ca <__swsetup_r+0x82>
 8009170:	06dd      	lsls	r5, r3, #27
 8009172:	d411      	bmi.n	8009198 <__swsetup_r+0x50>
 8009174:	2309      	movs	r3, #9
 8009176:	6033      	str	r3, [r6, #0]
 8009178:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800917c:	81a3      	strh	r3, [r4, #12]
 800917e:	f04f 30ff 	mov.w	r0, #4294967295
 8009182:	e03e      	b.n	8009202 <__swsetup_r+0xba>
 8009184:	4b25      	ldr	r3, [pc, #148]	; (800921c <__swsetup_r+0xd4>)
 8009186:	429c      	cmp	r4, r3
 8009188:	d101      	bne.n	800918e <__swsetup_r+0x46>
 800918a:	68ac      	ldr	r4, [r5, #8]
 800918c:	e7eb      	b.n	8009166 <__swsetup_r+0x1e>
 800918e:	4b24      	ldr	r3, [pc, #144]	; (8009220 <__swsetup_r+0xd8>)
 8009190:	429c      	cmp	r4, r3
 8009192:	bf08      	it	eq
 8009194:	68ec      	ldreq	r4, [r5, #12]
 8009196:	e7e6      	b.n	8009166 <__swsetup_r+0x1e>
 8009198:	0758      	lsls	r0, r3, #29
 800919a:	d512      	bpl.n	80091c2 <__swsetup_r+0x7a>
 800919c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800919e:	b141      	cbz	r1, 80091b2 <__swsetup_r+0x6a>
 80091a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091a4:	4299      	cmp	r1, r3
 80091a6:	d002      	beq.n	80091ae <__swsetup_r+0x66>
 80091a8:	4630      	mov	r0, r6
 80091aa:	f002 f92b 	bl	800b404 <_free_r>
 80091ae:	2300      	movs	r3, #0
 80091b0:	6363      	str	r3, [r4, #52]	; 0x34
 80091b2:	89a3      	ldrh	r3, [r4, #12]
 80091b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091b8:	81a3      	strh	r3, [r4, #12]
 80091ba:	2300      	movs	r3, #0
 80091bc:	6063      	str	r3, [r4, #4]
 80091be:	6923      	ldr	r3, [r4, #16]
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	89a3      	ldrh	r3, [r4, #12]
 80091c4:	f043 0308 	orr.w	r3, r3, #8
 80091c8:	81a3      	strh	r3, [r4, #12]
 80091ca:	6923      	ldr	r3, [r4, #16]
 80091cc:	b94b      	cbnz	r3, 80091e2 <__swsetup_r+0x9a>
 80091ce:	89a3      	ldrh	r3, [r4, #12]
 80091d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091d8:	d003      	beq.n	80091e2 <__swsetup_r+0x9a>
 80091da:	4621      	mov	r1, r4
 80091dc:	4630      	mov	r0, r6
 80091de:	f001 fbed 	bl	800a9bc <__smakebuf_r>
 80091e2:	89a0      	ldrh	r0, [r4, #12]
 80091e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091e8:	f010 0301 	ands.w	r3, r0, #1
 80091ec:	d00a      	beq.n	8009204 <__swsetup_r+0xbc>
 80091ee:	2300      	movs	r3, #0
 80091f0:	60a3      	str	r3, [r4, #8]
 80091f2:	6963      	ldr	r3, [r4, #20]
 80091f4:	425b      	negs	r3, r3
 80091f6:	61a3      	str	r3, [r4, #24]
 80091f8:	6923      	ldr	r3, [r4, #16]
 80091fa:	b943      	cbnz	r3, 800920e <__swsetup_r+0xc6>
 80091fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009200:	d1ba      	bne.n	8009178 <__swsetup_r+0x30>
 8009202:	bd70      	pop	{r4, r5, r6, pc}
 8009204:	0781      	lsls	r1, r0, #30
 8009206:	bf58      	it	pl
 8009208:	6963      	ldrpl	r3, [r4, #20]
 800920a:	60a3      	str	r3, [r4, #8]
 800920c:	e7f4      	b.n	80091f8 <__swsetup_r+0xb0>
 800920e:	2000      	movs	r0, #0
 8009210:	e7f7      	b.n	8009202 <__swsetup_r+0xba>
 8009212:	bf00      	nop
 8009214:	2000000c 	.word	0x2000000c
 8009218:	0800c148 	.word	0x0800c148
 800921c:	0800c168 	.word	0x0800c168
 8009220:	0800c128 	.word	0x0800c128

08009224 <quorem>:
 8009224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009228:	6903      	ldr	r3, [r0, #16]
 800922a:	690c      	ldr	r4, [r1, #16]
 800922c:	42a3      	cmp	r3, r4
 800922e:	4607      	mov	r7, r0
 8009230:	f2c0 8081 	blt.w	8009336 <quorem+0x112>
 8009234:	3c01      	subs	r4, #1
 8009236:	f101 0814 	add.w	r8, r1, #20
 800923a:	f100 0514 	add.w	r5, r0, #20
 800923e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009242:	9301      	str	r3, [sp, #4]
 8009244:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009248:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800924c:	3301      	adds	r3, #1
 800924e:	429a      	cmp	r2, r3
 8009250:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009254:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009258:	fbb2 f6f3 	udiv	r6, r2, r3
 800925c:	d331      	bcc.n	80092c2 <quorem+0x9e>
 800925e:	f04f 0e00 	mov.w	lr, #0
 8009262:	4640      	mov	r0, r8
 8009264:	46ac      	mov	ip, r5
 8009266:	46f2      	mov	sl, lr
 8009268:	f850 2b04 	ldr.w	r2, [r0], #4
 800926c:	b293      	uxth	r3, r2
 800926e:	fb06 e303 	mla	r3, r6, r3, lr
 8009272:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009276:	b29b      	uxth	r3, r3
 8009278:	ebaa 0303 	sub.w	r3, sl, r3
 800927c:	0c12      	lsrs	r2, r2, #16
 800927e:	f8dc a000 	ldr.w	sl, [ip]
 8009282:	fb06 e202 	mla	r2, r6, r2, lr
 8009286:	fa13 f38a 	uxtah	r3, r3, sl
 800928a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800928e:	fa1f fa82 	uxth.w	sl, r2
 8009292:	f8dc 2000 	ldr.w	r2, [ip]
 8009296:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800929a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800929e:	b29b      	uxth	r3, r3
 80092a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092a4:	4581      	cmp	r9, r0
 80092a6:	f84c 3b04 	str.w	r3, [ip], #4
 80092aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80092ae:	d2db      	bcs.n	8009268 <quorem+0x44>
 80092b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80092b4:	b92b      	cbnz	r3, 80092c2 <quorem+0x9e>
 80092b6:	9b01      	ldr	r3, [sp, #4]
 80092b8:	3b04      	subs	r3, #4
 80092ba:	429d      	cmp	r5, r3
 80092bc:	461a      	mov	r2, r3
 80092be:	d32e      	bcc.n	800931e <quorem+0xfa>
 80092c0:	613c      	str	r4, [r7, #16]
 80092c2:	4638      	mov	r0, r7
 80092c4:	f001 fe9c 	bl	800b000 <__mcmp>
 80092c8:	2800      	cmp	r0, #0
 80092ca:	db24      	blt.n	8009316 <quorem+0xf2>
 80092cc:	3601      	adds	r6, #1
 80092ce:	4628      	mov	r0, r5
 80092d0:	f04f 0c00 	mov.w	ip, #0
 80092d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80092d8:	f8d0 e000 	ldr.w	lr, [r0]
 80092dc:	b293      	uxth	r3, r2
 80092de:	ebac 0303 	sub.w	r3, ip, r3
 80092e2:	0c12      	lsrs	r2, r2, #16
 80092e4:	fa13 f38e 	uxtah	r3, r3, lr
 80092e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80092ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092f6:	45c1      	cmp	r9, r8
 80092f8:	f840 3b04 	str.w	r3, [r0], #4
 80092fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009300:	d2e8      	bcs.n	80092d4 <quorem+0xb0>
 8009302:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800930a:	b922      	cbnz	r2, 8009316 <quorem+0xf2>
 800930c:	3b04      	subs	r3, #4
 800930e:	429d      	cmp	r5, r3
 8009310:	461a      	mov	r2, r3
 8009312:	d30a      	bcc.n	800932a <quorem+0x106>
 8009314:	613c      	str	r4, [r7, #16]
 8009316:	4630      	mov	r0, r6
 8009318:	b003      	add	sp, #12
 800931a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931e:	6812      	ldr	r2, [r2, #0]
 8009320:	3b04      	subs	r3, #4
 8009322:	2a00      	cmp	r2, #0
 8009324:	d1cc      	bne.n	80092c0 <quorem+0x9c>
 8009326:	3c01      	subs	r4, #1
 8009328:	e7c7      	b.n	80092ba <quorem+0x96>
 800932a:	6812      	ldr	r2, [r2, #0]
 800932c:	3b04      	subs	r3, #4
 800932e:	2a00      	cmp	r2, #0
 8009330:	d1f0      	bne.n	8009314 <quorem+0xf0>
 8009332:	3c01      	subs	r4, #1
 8009334:	e7eb      	b.n	800930e <quorem+0xea>
 8009336:	2000      	movs	r0, #0
 8009338:	e7ee      	b.n	8009318 <quorem+0xf4>
 800933a:	0000      	movs	r0, r0
 800933c:	0000      	movs	r0, r0
	...

08009340 <_dtoa_r>:
 8009340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009344:	ed2d 8b02 	vpush	{d8}
 8009348:	ec57 6b10 	vmov	r6, r7, d0
 800934c:	b095      	sub	sp, #84	; 0x54
 800934e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009350:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009354:	9105      	str	r1, [sp, #20]
 8009356:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800935a:	4604      	mov	r4, r0
 800935c:	9209      	str	r2, [sp, #36]	; 0x24
 800935e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009360:	b975      	cbnz	r5, 8009380 <_dtoa_r+0x40>
 8009362:	2010      	movs	r0, #16
 8009364:	f001 fb6a 	bl	800aa3c <malloc>
 8009368:	4602      	mov	r2, r0
 800936a:	6260      	str	r0, [r4, #36]	; 0x24
 800936c:	b920      	cbnz	r0, 8009378 <_dtoa_r+0x38>
 800936e:	4bb2      	ldr	r3, [pc, #712]	; (8009638 <_dtoa_r+0x2f8>)
 8009370:	21ea      	movs	r1, #234	; 0xea
 8009372:	48b2      	ldr	r0, [pc, #712]	; (800963c <_dtoa_r+0x2fc>)
 8009374:	f002 fc34 	bl	800bbe0 <__assert_func>
 8009378:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800937c:	6005      	str	r5, [r0, #0]
 800937e:	60c5      	str	r5, [r0, #12]
 8009380:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009382:	6819      	ldr	r1, [r3, #0]
 8009384:	b151      	cbz	r1, 800939c <_dtoa_r+0x5c>
 8009386:	685a      	ldr	r2, [r3, #4]
 8009388:	604a      	str	r2, [r1, #4]
 800938a:	2301      	movs	r3, #1
 800938c:	4093      	lsls	r3, r2
 800938e:	608b      	str	r3, [r1, #8]
 8009390:	4620      	mov	r0, r4
 8009392:	f001 fbad 	bl	800aaf0 <_Bfree>
 8009396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009398:	2200      	movs	r2, #0
 800939a:	601a      	str	r2, [r3, #0]
 800939c:	1e3b      	subs	r3, r7, #0
 800939e:	bfb9      	ittee	lt
 80093a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80093a4:	9303      	strlt	r3, [sp, #12]
 80093a6:	2300      	movge	r3, #0
 80093a8:	f8c8 3000 	strge.w	r3, [r8]
 80093ac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80093b0:	4ba3      	ldr	r3, [pc, #652]	; (8009640 <_dtoa_r+0x300>)
 80093b2:	bfbc      	itt	lt
 80093b4:	2201      	movlt	r2, #1
 80093b6:	f8c8 2000 	strlt.w	r2, [r8]
 80093ba:	ea33 0309 	bics.w	r3, r3, r9
 80093be:	d11b      	bne.n	80093f8 <_dtoa_r+0xb8>
 80093c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80093c6:	6013      	str	r3, [r2, #0]
 80093c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093cc:	4333      	orrs	r3, r6
 80093ce:	f000 857a 	beq.w	8009ec6 <_dtoa_r+0xb86>
 80093d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093d4:	b963      	cbnz	r3, 80093f0 <_dtoa_r+0xb0>
 80093d6:	4b9b      	ldr	r3, [pc, #620]	; (8009644 <_dtoa_r+0x304>)
 80093d8:	e024      	b.n	8009424 <_dtoa_r+0xe4>
 80093da:	4b9b      	ldr	r3, [pc, #620]	; (8009648 <_dtoa_r+0x308>)
 80093dc:	9300      	str	r3, [sp, #0]
 80093de:	3308      	adds	r3, #8
 80093e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80093e2:	6013      	str	r3, [r2, #0]
 80093e4:	9800      	ldr	r0, [sp, #0]
 80093e6:	b015      	add	sp, #84	; 0x54
 80093e8:	ecbd 8b02 	vpop	{d8}
 80093ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f0:	4b94      	ldr	r3, [pc, #592]	; (8009644 <_dtoa_r+0x304>)
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	3303      	adds	r3, #3
 80093f6:	e7f3      	b.n	80093e0 <_dtoa_r+0xa0>
 80093f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80093fc:	2200      	movs	r2, #0
 80093fe:	ec51 0b17 	vmov	r0, r1, d7
 8009402:	2300      	movs	r3, #0
 8009404:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009408:	f7f7 fb5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800940c:	4680      	mov	r8, r0
 800940e:	b158      	cbz	r0, 8009428 <_dtoa_r+0xe8>
 8009410:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009412:	2301      	movs	r3, #1
 8009414:	6013      	str	r3, [r2, #0]
 8009416:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 8551 	beq.w	8009ec0 <_dtoa_r+0xb80>
 800941e:	488b      	ldr	r0, [pc, #556]	; (800964c <_dtoa_r+0x30c>)
 8009420:	6018      	str	r0, [r3, #0]
 8009422:	1e43      	subs	r3, r0, #1
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	e7dd      	b.n	80093e4 <_dtoa_r+0xa4>
 8009428:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800942c:	aa12      	add	r2, sp, #72	; 0x48
 800942e:	a913      	add	r1, sp, #76	; 0x4c
 8009430:	4620      	mov	r0, r4
 8009432:	f001 ff05 	bl	800b240 <__d2b>
 8009436:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800943a:	4683      	mov	fp, r0
 800943c:	2d00      	cmp	r5, #0
 800943e:	d07c      	beq.n	800953a <_dtoa_r+0x1fa>
 8009440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009442:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009446:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800944a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800944e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009452:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800945a:	4b7d      	ldr	r3, [pc, #500]	; (8009650 <_dtoa_r+0x310>)
 800945c:	2200      	movs	r2, #0
 800945e:	4630      	mov	r0, r6
 8009460:	4639      	mov	r1, r7
 8009462:	f7f6 ff11 	bl	8000288 <__aeabi_dsub>
 8009466:	a36e      	add	r3, pc, #440	; (adr r3, 8009620 <_dtoa_r+0x2e0>)
 8009468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946c:	f7f7 f8c4 	bl	80005f8 <__aeabi_dmul>
 8009470:	a36d      	add	r3, pc, #436	; (adr r3, 8009628 <_dtoa_r+0x2e8>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	f7f6 ff09 	bl	800028c <__adddf3>
 800947a:	4606      	mov	r6, r0
 800947c:	4628      	mov	r0, r5
 800947e:	460f      	mov	r7, r1
 8009480:	f7f7 f850 	bl	8000524 <__aeabi_i2d>
 8009484:	a36a      	add	r3, pc, #424	; (adr r3, 8009630 <_dtoa_r+0x2f0>)
 8009486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948a:	f7f7 f8b5 	bl	80005f8 <__aeabi_dmul>
 800948e:	4602      	mov	r2, r0
 8009490:	460b      	mov	r3, r1
 8009492:	4630      	mov	r0, r6
 8009494:	4639      	mov	r1, r7
 8009496:	f7f6 fef9 	bl	800028c <__adddf3>
 800949a:	4606      	mov	r6, r0
 800949c:	460f      	mov	r7, r1
 800949e:	f7f7 fb5b 	bl	8000b58 <__aeabi_d2iz>
 80094a2:	2200      	movs	r2, #0
 80094a4:	4682      	mov	sl, r0
 80094a6:	2300      	movs	r3, #0
 80094a8:	4630      	mov	r0, r6
 80094aa:	4639      	mov	r1, r7
 80094ac:	f7f7 fb16 	bl	8000adc <__aeabi_dcmplt>
 80094b0:	b148      	cbz	r0, 80094c6 <_dtoa_r+0x186>
 80094b2:	4650      	mov	r0, sl
 80094b4:	f7f7 f836 	bl	8000524 <__aeabi_i2d>
 80094b8:	4632      	mov	r2, r6
 80094ba:	463b      	mov	r3, r7
 80094bc:	f7f7 fb04 	bl	8000ac8 <__aeabi_dcmpeq>
 80094c0:	b908      	cbnz	r0, 80094c6 <_dtoa_r+0x186>
 80094c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094c6:	f1ba 0f16 	cmp.w	sl, #22
 80094ca:	d854      	bhi.n	8009576 <_dtoa_r+0x236>
 80094cc:	4b61      	ldr	r3, [pc, #388]	; (8009654 <_dtoa_r+0x314>)
 80094ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80094d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80094da:	f7f7 faff 	bl	8000adc <__aeabi_dcmplt>
 80094de:	2800      	cmp	r0, #0
 80094e0:	d04b      	beq.n	800957a <_dtoa_r+0x23a>
 80094e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094e6:	2300      	movs	r3, #0
 80094e8:	930e      	str	r3, [sp, #56]	; 0x38
 80094ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094ec:	1b5d      	subs	r5, r3, r5
 80094ee:	1e6b      	subs	r3, r5, #1
 80094f0:	9304      	str	r3, [sp, #16]
 80094f2:	bf43      	ittte	mi
 80094f4:	2300      	movmi	r3, #0
 80094f6:	f1c5 0801 	rsbmi	r8, r5, #1
 80094fa:	9304      	strmi	r3, [sp, #16]
 80094fc:	f04f 0800 	movpl.w	r8, #0
 8009500:	f1ba 0f00 	cmp.w	sl, #0
 8009504:	db3b      	blt.n	800957e <_dtoa_r+0x23e>
 8009506:	9b04      	ldr	r3, [sp, #16]
 8009508:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800950c:	4453      	add	r3, sl
 800950e:	9304      	str	r3, [sp, #16]
 8009510:	2300      	movs	r3, #0
 8009512:	9306      	str	r3, [sp, #24]
 8009514:	9b05      	ldr	r3, [sp, #20]
 8009516:	2b09      	cmp	r3, #9
 8009518:	d869      	bhi.n	80095ee <_dtoa_r+0x2ae>
 800951a:	2b05      	cmp	r3, #5
 800951c:	bfc4      	itt	gt
 800951e:	3b04      	subgt	r3, #4
 8009520:	9305      	strgt	r3, [sp, #20]
 8009522:	9b05      	ldr	r3, [sp, #20]
 8009524:	f1a3 0302 	sub.w	r3, r3, #2
 8009528:	bfcc      	ite	gt
 800952a:	2500      	movgt	r5, #0
 800952c:	2501      	movle	r5, #1
 800952e:	2b03      	cmp	r3, #3
 8009530:	d869      	bhi.n	8009606 <_dtoa_r+0x2c6>
 8009532:	e8df f003 	tbb	[pc, r3]
 8009536:	4e2c      	.short	0x4e2c
 8009538:	5a4c      	.short	0x5a4c
 800953a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800953e:	441d      	add	r5, r3
 8009540:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009544:	2b20      	cmp	r3, #32
 8009546:	bfc1      	itttt	gt
 8009548:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800954c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009550:	fa09 f303 	lslgt.w	r3, r9, r3
 8009554:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009558:	bfda      	itte	le
 800955a:	f1c3 0320 	rsble	r3, r3, #32
 800955e:	fa06 f003 	lslle.w	r0, r6, r3
 8009562:	4318      	orrgt	r0, r3
 8009564:	f7f6 ffce 	bl	8000504 <__aeabi_ui2d>
 8009568:	2301      	movs	r3, #1
 800956a:	4606      	mov	r6, r0
 800956c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009570:	3d01      	subs	r5, #1
 8009572:	9310      	str	r3, [sp, #64]	; 0x40
 8009574:	e771      	b.n	800945a <_dtoa_r+0x11a>
 8009576:	2301      	movs	r3, #1
 8009578:	e7b6      	b.n	80094e8 <_dtoa_r+0x1a8>
 800957a:	900e      	str	r0, [sp, #56]	; 0x38
 800957c:	e7b5      	b.n	80094ea <_dtoa_r+0x1aa>
 800957e:	f1ca 0300 	rsb	r3, sl, #0
 8009582:	9306      	str	r3, [sp, #24]
 8009584:	2300      	movs	r3, #0
 8009586:	eba8 080a 	sub.w	r8, r8, sl
 800958a:	930d      	str	r3, [sp, #52]	; 0x34
 800958c:	e7c2      	b.n	8009514 <_dtoa_r+0x1d4>
 800958e:	2300      	movs	r3, #0
 8009590:	9308      	str	r3, [sp, #32]
 8009592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009594:	2b00      	cmp	r3, #0
 8009596:	dc39      	bgt.n	800960c <_dtoa_r+0x2cc>
 8009598:	f04f 0901 	mov.w	r9, #1
 800959c:	f8cd 9004 	str.w	r9, [sp, #4]
 80095a0:	464b      	mov	r3, r9
 80095a2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80095a6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80095a8:	2200      	movs	r2, #0
 80095aa:	6042      	str	r2, [r0, #4]
 80095ac:	2204      	movs	r2, #4
 80095ae:	f102 0614 	add.w	r6, r2, #20
 80095b2:	429e      	cmp	r6, r3
 80095b4:	6841      	ldr	r1, [r0, #4]
 80095b6:	d92f      	bls.n	8009618 <_dtoa_r+0x2d8>
 80095b8:	4620      	mov	r0, r4
 80095ba:	f001 fa59 	bl	800aa70 <_Balloc>
 80095be:	9000      	str	r0, [sp, #0]
 80095c0:	2800      	cmp	r0, #0
 80095c2:	d14b      	bne.n	800965c <_dtoa_r+0x31c>
 80095c4:	4b24      	ldr	r3, [pc, #144]	; (8009658 <_dtoa_r+0x318>)
 80095c6:	4602      	mov	r2, r0
 80095c8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80095cc:	e6d1      	b.n	8009372 <_dtoa_r+0x32>
 80095ce:	2301      	movs	r3, #1
 80095d0:	e7de      	b.n	8009590 <_dtoa_r+0x250>
 80095d2:	2300      	movs	r3, #0
 80095d4:	9308      	str	r3, [sp, #32]
 80095d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d8:	eb0a 0903 	add.w	r9, sl, r3
 80095dc:	f109 0301 	add.w	r3, r9, #1
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	9301      	str	r3, [sp, #4]
 80095e4:	bfb8      	it	lt
 80095e6:	2301      	movlt	r3, #1
 80095e8:	e7dd      	b.n	80095a6 <_dtoa_r+0x266>
 80095ea:	2301      	movs	r3, #1
 80095ec:	e7f2      	b.n	80095d4 <_dtoa_r+0x294>
 80095ee:	2501      	movs	r5, #1
 80095f0:	2300      	movs	r3, #0
 80095f2:	9305      	str	r3, [sp, #20]
 80095f4:	9508      	str	r5, [sp, #32]
 80095f6:	f04f 39ff 	mov.w	r9, #4294967295
 80095fa:	2200      	movs	r2, #0
 80095fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8009600:	2312      	movs	r3, #18
 8009602:	9209      	str	r2, [sp, #36]	; 0x24
 8009604:	e7cf      	b.n	80095a6 <_dtoa_r+0x266>
 8009606:	2301      	movs	r3, #1
 8009608:	9308      	str	r3, [sp, #32]
 800960a:	e7f4      	b.n	80095f6 <_dtoa_r+0x2b6>
 800960c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009610:	f8cd 9004 	str.w	r9, [sp, #4]
 8009614:	464b      	mov	r3, r9
 8009616:	e7c6      	b.n	80095a6 <_dtoa_r+0x266>
 8009618:	3101      	adds	r1, #1
 800961a:	6041      	str	r1, [r0, #4]
 800961c:	0052      	lsls	r2, r2, #1
 800961e:	e7c6      	b.n	80095ae <_dtoa_r+0x26e>
 8009620:	636f4361 	.word	0x636f4361
 8009624:	3fd287a7 	.word	0x3fd287a7
 8009628:	8b60c8b3 	.word	0x8b60c8b3
 800962c:	3fc68a28 	.word	0x3fc68a28
 8009630:	509f79fb 	.word	0x509f79fb
 8009634:	3fd34413 	.word	0x3fd34413
 8009638:	0800c09e 	.word	0x0800c09e
 800963c:	0800c0b5 	.word	0x0800c0b5
 8009640:	7ff00000 	.word	0x7ff00000
 8009644:	0800c09a 	.word	0x0800c09a
 8009648:	0800c091 	.word	0x0800c091
 800964c:	0800bf15 	.word	0x0800bf15
 8009650:	3ff80000 	.word	0x3ff80000
 8009654:	0800c290 	.word	0x0800c290
 8009658:	0800c114 	.word	0x0800c114
 800965c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800965e:	9a00      	ldr	r2, [sp, #0]
 8009660:	601a      	str	r2, [r3, #0]
 8009662:	9b01      	ldr	r3, [sp, #4]
 8009664:	2b0e      	cmp	r3, #14
 8009666:	f200 80ad 	bhi.w	80097c4 <_dtoa_r+0x484>
 800966a:	2d00      	cmp	r5, #0
 800966c:	f000 80aa 	beq.w	80097c4 <_dtoa_r+0x484>
 8009670:	f1ba 0f00 	cmp.w	sl, #0
 8009674:	dd36      	ble.n	80096e4 <_dtoa_r+0x3a4>
 8009676:	4ac3      	ldr	r2, [pc, #780]	; (8009984 <_dtoa_r+0x644>)
 8009678:	f00a 030f 	and.w	r3, sl, #15
 800967c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009680:	ed93 7b00 	vldr	d7, [r3]
 8009684:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009688:	ea4f 172a 	mov.w	r7, sl, asr #4
 800968c:	eeb0 8a47 	vmov.f32	s16, s14
 8009690:	eef0 8a67 	vmov.f32	s17, s15
 8009694:	d016      	beq.n	80096c4 <_dtoa_r+0x384>
 8009696:	4bbc      	ldr	r3, [pc, #752]	; (8009988 <_dtoa_r+0x648>)
 8009698:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800969c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096a0:	f7f7 f8d4 	bl	800084c <__aeabi_ddiv>
 80096a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096a8:	f007 070f 	and.w	r7, r7, #15
 80096ac:	2503      	movs	r5, #3
 80096ae:	4eb6      	ldr	r6, [pc, #728]	; (8009988 <_dtoa_r+0x648>)
 80096b0:	b957      	cbnz	r7, 80096c8 <_dtoa_r+0x388>
 80096b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096b6:	ec53 2b18 	vmov	r2, r3, d8
 80096ba:	f7f7 f8c7 	bl	800084c <__aeabi_ddiv>
 80096be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096c2:	e029      	b.n	8009718 <_dtoa_r+0x3d8>
 80096c4:	2502      	movs	r5, #2
 80096c6:	e7f2      	b.n	80096ae <_dtoa_r+0x36e>
 80096c8:	07f9      	lsls	r1, r7, #31
 80096ca:	d508      	bpl.n	80096de <_dtoa_r+0x39e>
 80096cc:	ec51 0b18 	vmov	r0, r1, d8
 80096d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80096d4:	f7f6 ff90 	bl	80005f8 <__aeabi_dmul>
 80096d8:	ec41 0b18 	vmov	d8, r0, r1
 80096dc:	3501      	adds	r5, #1
 80096de:	107f      	asrs	r7, r7, #1
 80096e0:	3608      	adds	r6, #8
 80096e2:	e7e5      	b.n	80096b0 <_dtoa_r+0x370>
 80096e4:	f000 80a6 	beq.w	8009834 <_dtoa_r+0x4f4>
 80096e8:	f1ca 0600 	rsb	r6, sl, #0
 80096ec:	4ba5      	ldr	r3, [pc, #660]	; (8009984 <_dtoa_r+0x644>)
 80096ee:	4fa6      	ldr	r7, [pc, #664]	; (8009988 <_dtoa_r+0x648>)
 80096f0:	f006 020f 	and.w	r2, r6, #15
 80096f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009700:	f7f6 ff7a 	bl	80005f8 <__aeabi_dmul>
 8009704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009708:	1136      	asrs	r6, r6, #4
 800970a:	2300      	movs	r3, #0
 800970c:	2502      	movs	r5, #2
 800970e:	2e00      	cmp	r6, #0
 8009710:	f040 8085 	bne.w	800981e <_dtoa_r+0x4de>
 8009714:	2b00      	cmp	r3, #0
 8009716:	d1d2      	bne.n	80096be <_dtoa_r+0x37e>
 8009718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800971a:	2b00      	cmp	r3, #0
 800971c:	f000 808c 	beq.w	8009838 <_dtoa_r+0x4f8>
 8009720:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009724:	4b99      	ldr	r3, [pc, #612]	; (800998c <_dtoa_r+0x64c>)
 8009726:	2200      	movs	r2, #0
 8009728:	4630      	mov	r0, r6
 800972a:	4639      	mov	r1, r7
 800972c:	f7f7 f9d6 	bl	8000adc <__aeabi_dcmplt>
 8009730:	2800      	cmp	r0, #0
 8009732:	f000 8081 	beq.w	8009838 <_dtoa_r+0x4f8>
 8009736:	9b01      	ldr	r3, [sp, #4]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d07d      	beq.n	8009838 <_dtoa_r+0x4f8>
 800973c:	f1b9 0f00 	cmp.w	r9, #0
 8009740:	dd3c      	ble.n	80097bc <_dtoa_r+0x47c>
 8009742:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009746:	9307      	str	r3, [sp, #28]
 8009748:	2200      	movs	r2, #0
 800974a:	4b91      	ldr	r3, [pc, #580]	; (8009990 <_dtoa_r+0x650>)
 800974c:	4630      	mov	r0, r6
 800974e:	4639      	mov	r1, r7
 8009750:	f7f6 ff52 	bl	80005f8 <__aeabi_dmul>
 8009754:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009758:	3501      	adds	r5, #1
 800975a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800975e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009762:	4628      	mov	r0, r5
 8009764:	f7f6 fede 	bl	8000524 <__aeabi_i2d>
 8009768:	4632      	mov	r2, r6
 800976a:	463b      	mov	r3, r7
 800976c:	f7f6 ff44 	bl	80005f8 <__aeabi_dmul>
 8009770:	4b88      	ldr	r3, [pc, #544]	; (8009994 <_dtoa_r+0x654>)
 8009772:	2200      	movs	r2, #0
 8009774:	f7f6 fd8a 	bl	800028c <__adddf3>
 8009778:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800977c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009780:	9303      	str	r3, [sp, #12]
 8009782:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009784:	2b00      	cmp	r3, #0
 8009786:	d15c      	bne.n	8009842 <_dtoa_r+0x502>
 8009788:	4b83      	ldr	r3, [pc, #524]	; (8009998 <_dtoa_r+0x658>)
 800978a:	2200      	movs	r2, #0
 800978c:	4630      	mov	r0, r6
 800978e:	4639      	mov	r1, r7
 8009790:	f7f6 fd7a 	bl	8000288 <__aeabi_dsub>
 8009794:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009798:	4606      	mov	r6, r0
 800979a:	460f      	mov	r7, r1
 800979c:	f7f7 f9bc 	bl	8000b18 <__aeabi_dcmpgt>
 80097a0:	2800      	cmp	r0, #0
 80097a2:	f040 8296 	bne.w	8009cd2 <_dtoa_r+0x992>
 80097a6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80097aa:	4630      	mov	r0, r6
 80097ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80097b0:	4639      	mov	r1, r7
 80097b2:	f7f7 f993 	bl	8000adc <__aeabi_dcmplt>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	f040 8288 	bne.w	8009ccc <_dtoa_r+0x98c>
 80097bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80097c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80097c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f2c0 8158 	blt.w	8009a7c <_dtoa_r+0x73c>
 80097cc:	f1ba 0f0e 	cmp.w	sl, #14
 80097d0:	f300 8154 	bgt.w	8009a7c <_dtoa_r+0x73c>
 80097d4:	4b6b      	ldr	r3, [pc, #428]	; (8009984 <_dtoa_r+0x644>)
 80097d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80097da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80097de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	f280 80e3 	bge.w	80099ac <_dtoa_r+0x66c>
 80097e6:	9b01      	ldr	r3, [sp, #4]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	f300 80df 	bgt.w	80099ac <_dtoa_r+0x66c>
 80097ee:	f040 826d 	bne.w	8009ccc <_dtoa_r+0x98c>
 80097f2:	4b69      	ldr	r3, [pc, #420]	; (8009998 <_dtoa_r+0x658>)
 80097f4:	2200      	movs	r2, #0
 80097f6:	4640      	mov	r0, r8
 80097f8:	4649      	mov	r1, r9
 80097fa:	f7f6 fefd 	bl	80005f8 <__aeabi_dmul>
 80097fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009802:	f7f7 f97f 	bl	8000b04 <__aeabi_dcmpge>
 8009806:	9e01      	ldr	r6, [sp, #4]
 8009808:	4637      	mov	r7, r6
 800980a:	2800      	cmp	r0, #0
 800980c:	f040 8243 	bne.w	8009c96 <_dtoa_r+0x956>
 8009810:	9d00      	ldr	r5, [sp, #0]
 8009812:	2331      	movs	r3, #49	; 0x31
 8009814:	f805 3b01 	strb.w	r3, [r5], #1
 8009818:	f10a 0a01 	add.w	sl, sl, #1
 800981c:	e23f      	b.n	8009c9e <_dtoa_r+0x95e>
 800981e:	07f2      	lsls	r2, r6, #31
 8009820:	d505      	bpl.n	800982e <_dtoa_r+0x4ee>
 8009822:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009826:	f7f6 fee7 	bl	80005f8 <__aeabi_dmul>
 800982a:	3501      	adds	r5, #1
 800982c:	2301      	movs	r3, #1
 800982e:	1076      	asrs	r6, r6, #1
 8009830:	3708      	adds	r7, #8
 8009832:	e76c      	b.n	800970e <_dtoa_r+0x3ce>
 8009834:	2502      	movs	r5, #2
 8009836:	e76f      	b.n	8009718 <_dtoa_r+0x3d8>
 8009838:	9b01      	ldr	r3, [sp, #4]
 800983a:	f8cd a01c 	str.w	sl, [sp, #28]
 800983e:	930c      	str	r3, [sp, #48]	; 0x30
 8009840:	e78d      	b.n	800975e <_dtoa_r+0x41e>
 8009842:	9900      	ldr	r1, [sp, #0]
 8009844:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009846:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009848:	4b4e      	ldr	r3, [pc, #312]	; (8009984 <_dtoa_r+0x644>)
 800984a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800984e:	4401      	add	r1, r0
 8009850:	9102      	str	r1, [sp, #8]
 8009852:	9908      	ldr	r1, [sp, #32]
 8009854:	eeb0 8a47 	vmov.f32	s16, s14
 8009858:	eef0 8a67 	vmov.f32	s17, s15
 800985c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009864:	2900      	cmp	r1, #0
 8009866:	d045      	beq.n	80098f4 <_dtoa_r+0x5b4>
 8009868:	494c      	ldr	r1, [pc, #304]	; (800999c <_dtoa_r+0x65c>)
 800986a:	2000      	movs	r0, #0
 800986c:	f7f6 ffee 	bl	800084c <__aeabi_ddiv>
 8009870:	ec53 2b18 	vmov	r2, r3, d8
 8009874:	f7f6 fd08 	bl	8000288 <__aeabi_dsub>
 8009878:	9d00      	ldr	r5, [sp, #0]
 800987a:	ec41 0b18 	vmov	d8, r0, r1
 800987e:	4639      	mov	r1, r7
 8009880:	4630      	mov	r0, r6
 8009882:	f7f7 f969 	bl	8000b58 <__aeabi_d2iz>
 8009886:	900c      	str	r0, [sp, #48]	; 0x30
 8009888:	f7f6 fe4c 	bl	8000524 <__aeabi_i2d>
 800988c:	4602      	mov	r2, r0
 800988e:	460b      	mov	r3, r1
 8009890:	4630      	mov	r0, r6
 8009892:	4639      	mov	r1, r7
 8009894:	f7f6 fcf8 	bl	8000288 <__aeabi_dsub>
 8009898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800989a:	3330      	adds	r3, #48	; 0x30
 800989c:	f805 3b01 	strb.w	r3, [r5], #1
 80098a0:	ec53 2b18 	vmov	r2, r3, d8
 80098a4:	4606      	mov	r6, r0
 80098a6:	460f      	mov	r7, r1
 80098a8:	f7f7 f918 	bl	8000adc <__aeabi_dcmplt>
 80098ac:	2800      	cmp	r0, #0
 80098ae:	d165      	bne.n	800997c <_dtoa_r+0x63c>
 80098b0:	4632      	mov	r2, r6
 80098b2:	463b      	mov	r3, r7
 80098b4:	4935      	ldr	r1, [pc, #212]	; (800998c <_dtoa_r+0x64c>)
 80098b6:	2000      	movs	r0, #0
 80098b8:	f7f6 fce6 	bl	8000288 <__aeabi_dsub>
 80098bc:	ec53 2b18 	vmov	r2, r3, d8
 80098c0:	f7f7 f90c 	bl	8000adc <__aeabi_dcmplt>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	f040 80b9 	bne.w	8009a3c <_dtoa_r+0x6fc>
 80098ca:	9b02      	ldr	r3, [sp, #8]
 80098cc:	429d      	cmp	r5, r3
 80098ce:	f43f af75 	beq.w	80097bc <_dtoa_r+0x47c>
 80098d2:	4b2f      	ldr	r3, [pc, #188]	; (8009990 <_dtoa_r+0x650>)
 80098d4:	ec51 0b18 	vmov	r0, r1, d8
 80098d8:	2200      	movs	r2, #0
 80098da:	f7f6 fe8d 	bl	80005f8 <__aeabi_dmul>
 80098de:	4b2c      	ldr	r3, [pc, #176]	; (8009990 <_dtoa_r+0x650>)
 80098e0:	ec41 0b18 	vmov	d8, r0, r1
 80098e4:	2200      	movs	r2, #0
 80098e6:	4630      	mov	r0, r6
 80098e8:	4639      	mov	r1, r7
 80098ea:	f7f6 fe85 	bl	80005f8 <__aeabi_dmul>
 80098ee:	4606      	mov	r6, r0
 80098f0:	460f      	mov	r7, r1
 80098f2:	e7c4      	b.n	800987e <_dtoa_r+0x53e>
 80098f4:	ec51 0b17 	vmov	r0, r1, d7
 80098f8:	f7f6 fe7e 	bl	80005f8 <__aeabi_dmul>
 80098fc:	9b02      	ldr	r3, [sp, #8]
 80098fe:	9d00      	ldr	r5, [sp, #0]
 8009900:	930c      	str	r3, [sp, #48]	; 0x30
 8009902:	ec41 0b18 	vmov	d8, r0, r1
 8009906:	4639      	mov	r1, r7
 8009908:	4630      	mov	r0, r6
 800990a:	f7f7 f925 	bl	8000b58 <__aeabi_d2iz>
 800990e:	9011      	str	r0, [sp, #68]	; 0x44
 8009910:	f7f6 fe08 	bl	8000524 <__aeabi_i2d>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4630      	mov	r0, r6
 800991a:	4639      	mov	r1, r7
 800991c:	f7f6 fcb4 	bl	8000288 <__aeabi_dsub>
 8009920:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009922:	3330      	adds	r3, #48	; 0x30
 8009924:	f805 3b01 	strb.w	r3, [r5], #1
 8009928:	9b02      	ldr	r3, [sp, #8]
 800992a:	429d      	cmp	r5, r3
 800992c:	4606      	mov	r6, r0
 800992e:	460f      	mov	r7, r1
 8009930:	f04f 0200 	mov.w	r2, #0
 8009934:	d134      	bne.n	80099a0 <_dtoa_r+0x660>
 8009936:	4b19      	ldr	r3, [pc, #100]	; (800999c <_dtoa_r+0x65c>)
 8009938:	ec51 0b18 	vmov	r0, r1, d8
 800993c:	f7f6 fca6 	bl	800028c <__adddf3>
 8009940:	4602      	mov	r2, r0
 8009942:	460b      	mov	r3, r1
 8009944:	4630      	mov	r0, r6
 8009946:	4639      	mov	r1, r7
 8009948:	f7f7 f8e6 	bl	8000b18 <__aeabi_dcmpgt>
 800994c:	2800      	cmp	r0, #0
 800994e:	d175      	bne.n	8009a3c <_dtoa_r+0x6fc>
 8009950:	ec53 2b18 	vmov	r2, r3, d8
 8009954:	4911      	ldr	r1, [pc, #68]	; (800999c <_dtoa_r+0x65c>)
 8009956:	2000      	movs	r0, #0
 8009958:	f7f6 fc96 	bl	8000288 <__aeabi_dsub>
 800995c:	4602      	mov	r2, r0
 800995e:	460b      	mov	r3, r1
 8009960:	4630      	mov	r0, r6
 8009962:	4639      	mov	r1, r7
 8009964:	f7f7 f8ba 	bl	8000adc <__aeabi_dcmplt>
 8009968:	2800      	cmp	r0, #0
 800996a:	f43f af27 	beq.w	80097bc <_dtoa_r+0x47c>
 800996e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009970:	1e6b      	subs	r3, r5, #1
 8009972:	930c      	str	r3, [sp, #48]	; 0x30
 8009974:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009978:	2b30      	cmp	r3, #48	; 0x30
 800997a:	d0f8      	beq.n	800996e <_dtoa_r+0x62e>
 800997c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009980:	e04a      	b.n	8009a18 <_dtoa_r+0x6d8>
 8009982:	bf00      	nop
 8009984:	0800c290 	.word	0x0800c290
 8009988:	0800c268 	.word	0x0800c268
 800998c:	3ff00000 	.word	0x3ff00000
 8009990:	40240000 	.word	0x40240000
 8009994:	401c0000 	.word	0x401c0000
 8009998:	40140000 	.word	0x40140000
 800999c:	3fe00000 	.word	0x3fe00000
 80099a0:	4baf      	ldr	r3, [pc, #700]	; (8009c60 <_dtoa_r+0x920>)
 80099a2:	f7f6 fe29 	bl	80005f8 <__aeabi_dmul>
 80099a6:	4606      	mov	r6, r0
 80099a8:	460f      	mov	r7, r1
 80099aa:	e7ac      	b.n	8009906 <_dtoa_r+0x5c6>
 80099ac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80099b0:	9d00      	ldr	r5, [sp, #0]
 80099b2:	4642      	mov	r2, r8
 80099b4:	464b      	mov	r3, r9
 80099b6:	4630      	mov	r0, r6
 80099b8:	4639      	mov	r1, r7
 80099ba:	f7f6 ff47 	bl	800084c <__aeabi_ddiv>
 80099be:	f7f7 f8cb 	bl	8000b58 <__aeabi_d2iz>
 80099c2:	9002      	str	r0, [sp, #8]
 80099c4:	f7f6 fdae 	bl	8000524 <__aeabi_i2d>
 80099c8:	4642      	mov	r2, r8
 80099ca:	464b      	mov	r3, r9
 80099cc:	f7f6 fe14 	bl	80005f8 <__aeabi_dmul>
 80099d0:	4602      	mov	r2, r0
 80099d2:	460b      	mov	r3, r1
 80099d4:	4630      	mov	r0, r6
 80099d6:	4639      	mov	r1, r7
 80099d8:	f7f6 fc56 	bl	8000288 <__aeabi_dsub>
 80099dc:	9e02      	ldr	r6, [sp, #8]
 80099de:	9f01      	ldr	r7, [sp, #4]
 80099e0:	3630      	adds	r6, #48	; 0x30
 80099e2:	f805 6b01 	strb.w	r6, [r5], #1
 80099e6:	9e00      	ldr	r6, [sp, #0]
 80099e8:	1bae      	subs	r6, r5, r6
 80099ea:	42b7      	cmp	r7, r6
 80099ec:	4602      	mov	r2, r0
 80099ee:	460b      	mov	r3, r1
 80099f0:	d137      	bne.n	8009a62 <_dtoa_r+0x722>
 80099f2:	f7f6 fc4b 	bl	800028c <__adddf3>
 80099f6:	4642      	mov	r2, r8
 80099f8:	464b      	mov	r3, r9
 80099fa:	4606      	mov	r6, r0
 80099fc:	460f      	mov	r7, r1
 80099fe:	f7f7 f88b 	bl	8000b18 <__aeabi_dcmpgt>
 8009a02:	b9c8      	cbnz	r0, 8009a38 <_dtoa_r+0x6f8>
 8009a04:	4642      	mov	r2, r8
 8009a06:	464b      	mov	r3, r9
 8009a08:	4630      	mov	r0, r6
 8009a0a:	4639      	mov	r1, r7
 8009a0c:	f7f7 f85c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a10:	b110      	cbz	r0, 8009a18 <_dtoa_r+0x6d8>
 8009a12:	9b02      	ldr	r3, [sp, #8]
 8009a14:	07d9      	lsls	r1, r3, #31
 8009a16:	d40f      	bmi.n	8009a38 <_dtoa_r+0x6f8>
 8009a18:	4620      	mov	r0, r4
 8009a1a:	4659      	mov	r1, fp
 8009a1c:	f001 f868 	bl	800aaf0 <_Bfree>
 8009a20:	2300      	movs	r3, #0
 8009a22:	702b      	strb	r3, [r5, #0]
 8009a24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a26:	f10a 0001 	add.w	r0, sl, #1
 8009a2a:	6018      	str	r0, [r3, #0]
 8009a2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f43f acd8 	beq.w	80093e4 <_dtoa_r+0xa4>
 8009a34:	601d      	str	r5, [r3, #0]
 8009a36:	e4d5      	b.n	80093e4 <_dtoa_r+0xa4>
 8009a38:	f8cd a01c 	str.w	sl, [sp, #28]
 8009a3c:	462b      	mov	r3, r5
 8009a3e:	461d      	mov	r5, r3
 8009a40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a44:	2a39      	cmp	r2, #57	; 0x39
 8009a46:	d108      	bne.n	8009a5a <_dtoa_r+0x71a>
 8009a48:	9a00      	ldr	r2, [sp, #0]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d1f7      	bne.n	8009a3e <_dtoa_r+0x6fe>
 8009a4e:	9a07      	ldr	r2, [sp, #28]
 8009a50:	9900      	ldr	r1, [sp, #0]
 8009a52:	3201      	adds	r2, #1
 8009a54:	9207      	str	r2, [sp, #28]
 8009a56:	2230      	movs	r2, #48	; 0x30
 8009a58:	700a      	strb	r2, [r1, #0]
 8009a5a:	781a      	ldrb	r2, [r3, #0]
 8009a5c:	3201      	adds	r2, #1
 8009a5e:	701a      	strb	r2, [r3, #0]
 8009a60:	e78c      	b.n	800997c <_dtoa_r+0x63c>
 8009a62:	4b7f      	ldr	r3, [pc, #508]	; (8009c60 <_dtoa_r+0x920>)
 8009a64:	2200      	movs	r2, #0
 8009a66:	f7f6 fdc7 	bl	80005f8 <__aeabi_dmul>
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	4606      	mov	r6, r0
 8009a70:	460f      	mov	r7, r1
 8009a72:	f7f7 f829 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d09b      	beq.n	80099b2 <_dtoa_r+0x672>
 8009a7a:	e7cd      	b.n	8009a18 <_dtoa_r+0x6d8>
 8009a7c:	9a08      	ldr	r2, [sp, #32]
 8009a7e:	2a00      	cmp	r2, #0
 8009a80:	f000 80c4 	beq.w	8009c0c <_dtoa_r+0x8cc>
 8009a84:	9a05      	ldr	r2, [sp, #20]
 8009a86:	2a01      	cmp	r2, #1
 8009a88:	f300 80a8 	bgt.w	8009bdc <_dtoa_r+0x89c>
 8009a8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009a8e:	2a00      	cmp	r2, #0
 8009a90:	f000 80a0 	beq.w	8009bd4 <_dtoa_r+0x894>
 8009a94:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009a98:	9e06      	ldr	r6, [sp, #24]
 8009a9a:	4645      	mov	r5, r8
 8009a9c:	9a04      	ldr	r2, [sp, #16]
 8009a9e:	2101      	movs	r1, #1
 8009aa0:	441a      	add	r2, r3
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	4498      	add	r8, r3
 8009aa6:	9204      	str	r2, [sp, #16]
 8009aa8:	f001 f928 	bl	800acfc <__i2b>
 8009aac:	4607      	mov	r7, r0
 8009aae:	2d00      	cmp	r5, #0
 8009ab0:	dd0b      	ble.n	8009aca <_dtoa_r+0x78a>
 8009ab2:	9b04      	ldr	r3, [sp, #16]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	dd08      	ble.n	8009aca <_dtoa_r+0x78a>
 8009ab8:	42ab      	cmp	r3, r5
 8009aba:	9a04      	ldr	r2, [sp, #16]
 8009abc:	bfa8      	it	ge
 8009abe:	462b      	movge	r3, r5
 8009ac0:	eba8 0803 	sub.w	r8, r8, r3
 8009ac4:	1aed      	subs	r5, r5, r3
 8009ac6:	1ad3      	subs	r3, r2, r3
 8009ac8:	9304      	str	r3, [sp, #16]
 8009aca:	9b06      	ldr	r3, [sp, #24]
 8009acc:	b1fb      	cbz	r3, 8009b0e <_dtoa_r+0x7ce>
 8009ace:	9b08      	ldr	r3, [sp, #32]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	f000 809f 	beq.w	8009c14 <_dtoa_r+0x8d4>
 8009ad6:	2e00      	cmp	r6, #0
 8009ad8:	dd11      	ble.n	8009afe <_dtoa_r+0x7be>
 8009ada:	4639      	mov	r1, r7
 8009adc:	4632      	mov	r2, r6
 8009ade:	4620      	mov	r0, r4
 8009ae0:	f001 f9c8 	bl	800ae74 <__pow5mult>
 8009ae4:	465a      	mov	r2, fp
 8009ae6:	4601      	mov	r1, r0
 8009ae8:	4607      	mov	r7, r0
 8009aea:	4620      	mov	r0, r4
 8009aec:	f001 f91c 	bl	800ad28 <__multiply>
 8009af0:	4659      	mov	r1, fp
 8009af2:	9007      	str	r0, [sp, #28]
 8009af4:	4620      	mov	r0, r4
 8009af6:	f000 fffb 	bl	800aaf0 <_Bfree>
 8009afa:	9b07      	ldr	r3, [sp, #28]
 8009afc:	469b      	mov	fp, r3
 8009afe:	9b06      	ldr	r3, [sp, #24]
 8009b00:	1b9a      	subs	r2, r3, r6
 8009b02:	d004      	beq.n	8009b0e <_dtoa_r+0x7ce>
 8009b04:	4659      	mov	r1, fp
 8009b06:	4620      	mov	r0, r4
 8009b08:	f001 f9b4 	bl	800ae74 <__pow5mult>
 8009b0c:	4683      	mov	fp, r0
 8009b0e:	2101      	movs	r1, #1
 8009b10:	4620      	mov	r0, r4
 8009b12:	f001 f8f3 	bl	800acfc <__i2b>
 8009b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	4606      	mov	r6, r0
 8009b1c:	dd7c      	ble.n	8009c18 <_dtoa_r+0x8d8>
 8009b1e:	461a      	mov	r2, r3
 8009b20:	4601      	mov	r1, r0
 8009b22:	4620      	mov	r0, r4
 8009b24:	f001 f9a6 	bl	800ae74 <__pow5mult>
 8009b28:	9b05      	ldr	r3, [sp, #20]
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	4606      	mov	r6, r0
 8009b2e:	dd76      	ble.n	8009c1e <_dtoa_r+0x8de>
 8009b30:	2300      	movs	r3, #0
 8009b32:	9306      	str	r3, [sp, #24]
 8009b34:	6933      	ldr	r3, [r6, #16]
 8009b36:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009b3a:	6918      	ldr	r0, [r3, #16]
 8009b3c:	f001 f88e 	bl	800ac5c <__hi0bits>
 8009b40:	f1c0 0020 	rsb	r0, r0, #32
 8009b44:	9b04      	ldr	r3, [sp, #16]
 8009b46:	4418      	add	r0, r3
 8009b48:	f010 001f 	ands.w	r0, r0, #31
 8009b4c:	f000 8086 	beq.w	8009c5c <_dtoa_r+0x91c>
 8009b50:	f1c0 0320 	rsb	r3, r0, #32
 8009b54:	2b04      	cmp	r3, #4
 8009b56:	dd7f      	ble.n	8009c58 <_dtoa_r+0x918>
 8009b58:	f1c0 001c 	rsb	r0, r0, #28
 8009b5c:	9b04      	ldr	r3, [sp, #16]
 8009b5e:	4403      	add	r3, r0
 8009b60:	4480      	add	r8, r0
 8009b62:	4405      	add	r5, r0
 8009b64:	9304      	str	r3, [sp, #16]
 8009b66:	f1b8 0f00 	cmp.w	r8, #0
 8009b6a:	dd05      	ble.n	8009b78 <_dtoa_r+0x838>
 8009b6c:	4659      	mov	r1, fp
 8009b6e:	4642      	mov	r2, r8
 8009b70:	4620      	mov	r0, r4
 8009b72:	f001 f9d9 	bl	800af28 <__lshift>
 8009b76:	4683      	mov	fp, r0
 8009b78:	9b04      	ldr	r3, [sp, #16]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	dd05      	ble.n	8009b8a <_dtoa_r+0x84a>
 8009b7e:	4631      	mov	r1, r6
 8009b80:	461a      	mov	r2, r3
 8009b82:	4620      	mov	r0, r4
 8009b84:	f001 f9d0 	bl	800af28 <__lshift>
 8009b88:	4606      	mov	r6, r0
 8009b8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d069      	beq.n	8009c64 <_dtoa_r+0x924>
 8009b90:	4631      	mov	r1, r6
 8009b92:	4658      	mov	r0, fp
 8009b94:	f001 fa34 	bl	800b000 <__mcmp>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	da63      	bge.n	8009c64 <_dtoa_r+0x924>
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	4659      	mov	r1, fp
 8009ba0:	220a      	movs	r2, #10
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f000 ffc6 	bl	800ab34 <__multadd>
 8009ba8:	9b08      	ldr	r3, [sp, #32]
 8009baa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009bae:	4683      	mov	fp, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f000 818f 	beq.w	8009ed4 <_dtoa_r+0xb94>
 8009bb6:	4639      	mov	r1, r7
 8009bb8:	2300      	movs	r3, #0
 8009bba:	220a      	movs	r2, #10
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	f000 ffb9 	bl	800ab34 <__multadd>
 8009bc2:	f1b9 0f00 	cmp.w	r9, #0
 8009bc6:	4607      	mov	r7, r0
 8009bc8:	f300 808e 	bgt.w	8009ce8 <_dtoa_r+0x9a8>
 8009bcc:	9b05      	ldr	r3, [sp, #20]
 8009bce:	2b02      	cmp	r3, #2
 8009bd0:	dc50      	bgt.n	8009c74 <_dtoa_r+0x934>
 8009bd2:	e089      	b.n	8009ce8 <_dtoa_r+0x9a8>
 8009bd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009bd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009bda:	e75d      	b.n	8009a98 <_dtoa_r+0x758>
 8009bdc:	9b01      	ldr	r3, [sp, #4]
 8009bde:	1e5e      	subs	r6, r3, #1
 8009be0:	9b06      	ldr	r3, [sp, #24]
 8009be2:	42b3      	cmp	r3, r6
 8009be4:	bfbf      	itttt	lt
 8009be6:	9b06      	ldrlt	r3, [sp, #24]
 8009be8:	9606      	strlt	r6, [sp, #24]
 8009bea:	1af2      	sublt	r2, r6, r3
 8009bec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009bee:	bfb6      	itet	lt
 8009bf0:	189b      	addlt	r3, r3, r2
 8009bf2:	1b9e      	subge	r6, r3, r6
 8009bf4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009bf6:	9b01      	ldr	r3, [sp, #4]
 8009bf8:	bfb8      	it	lt
 8009bfa:	2600      	movlt	r6, #0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	bfb5      	itete	lt
 8009c00:	eba8 0503 	sublt.w	r5, r8, r3
 8009c04:	9b01      	ldrge	r3, [sp, #4]
 8009c06:	2300      	movlt	r3, #0
 8009c08:	4645      	movge	r5, r8
 8009c0a:	e747      	b.n	8009a9c <_dtoa_r+0x75c>
 8009c0c:	9e06      	ldr	r6, [sp, #24]
 8009c0e:	9f08      	ldr	r7, [sp, #32]
 8009c10:	4645      	mov	r5, r8
 8009c12:	e74c      	b.n	8009aae <_dtoa_r+0x76e>
 8009c14:	9a06      	ldr	r2, [sp, #24]
 8009c16:	e775      	b.n	8009b04 <_dtoa_r+0x7c4>
 8009c18:	9b05      	ldr	r3, [sp, #20]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	dc18      	bgt.n	8009c50 <_dtoa_r+0x910>
 8009c1e:	9b02      	ldr	r3, [sp, #8]
 8009c20:	b9b3      	cbnz	r3, 8009c50 <_dtoa_r+0x910>
 8009c22:	9b03      	ldr	r3, [sp, #12]
 8009c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c28:	b9a3      	cbnz	r3, 8009c54 <_dtoa_r+0x914>
 8009c2a:	9b03      	ldr	r3, [sp, #12]
 8009c2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009c30:	0d1b      	lsrs	r3, r3, #20
 8009c32:	051b      	lsls	r3, r3, #20
 8009c34:	b12b      	cbz	r3, 8009c42 <_dtoa_r+0x902>
 8009c36:	9b04      	ldr	r3, [sp, #16]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	9304      	str	r3, [sp, #16]
 8009c3c:	f108 0801 	add.w	r8, r8, #1
 8009c40:	2301      	movs	r3, #1
 8009c42:	9306      	str	r3, [sp, #24]
 8009c44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f47f af74 	bne.w	8009b34 <_dtoa_r+0x7f4>
 8009c4c:	2001      	movs	r0, #1
 8009c4e:	e779      	b.n	8009b44 <_dtoa_r+0x804>
 8009c50:	2300      	movs	r3, #0
 8009c52:	e7f6      	b.n	8009c42 <_dtoa_r+0x902>
 8009c54:	9b02      	ldr	r3, [sp, #8]
 8009c56:	e7f4      	b.n	8009c42 <_dtoa_r+0x902>
 8009c58:	d085      	beq.n	8009b66 <_dtoa_r+0x826>
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	301c      	adds	r0, #28
 8009c5e:	e77d      	b.n	8009b5c <_dtoa_r+0x81c>
 8009c60:	40240000 	.word	0x40240000
 8009c64:	9b01      	ldr	r3, [sp, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	dc38      	bgt.n	8009cdc <_dtoa_r+0x99c>
 8009c6a:	9b05      	ldr	r3, [sp, #20]
 8009c6c:	2b02      	cmp	r3, #2
 8009c6e:	dd35      	ble.n	8009cdc <_dtoa_r+0x99c>
 8009c70:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009c74:	f1b9 0f00 	cmp.w	r9, #0
 8009c78:	d10d      	bne.n	8009c96 <_dtoa_r+0x956>
 8009c7a:	4631      	mov	r1, r6
 8009c7c:	464b      	mov	r3, r9
 8009c7e:	2205      	movs	r2, #5
 8009c80:	4620      	mov	r0, r4
 8009c82:	f000 ff57 	bl	800ab34 <__multadd>
 8009c86:	4601      	mov	r1, r0
 8009c88:	4606      	mov	r6, r0
 8009c8a:	4658      	mov	r0, fp
 8009c8c:	f001 f9b8 	bl	800b000 <__mcmp>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	f73f adbd 	bgt.w	8009810 <_dtoa_r+0x4d0>
 8009c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c98:	9d00      	ldr	r5, [sp, #0]
 8009c9a:	ea6f 0a03 	mvn.w	sl, r3
 8009c9e:	f04f 0800 	mov.w	r8, #0
 8009ca2:	4631      	mov	r1, r6
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	f000 ff23 	bl	800aaf0 <_Bfree>
 8009caa:	2f00      	cmp	r7, #0
 8009cac:	f43f aeb4 	beq.w	8009a18 <_dtoa_r+0x6d8>
 8009cb0:	f1b8 0f00 	cmp.w	r8, #0
 8009cb4:	d005      	beq.n	8009cc2 <_dtoa_r+0x982>
 8009cb6:	45b8      	cmp	r8, r7
 8009cb8:	d003      	beq.n	8009cc2 <_dtoa_r+0x982>
 8009cba:	4641      	mov	r1, r8
 8009cbc:	4620      	mov	r0, r4
 8009cbe:	f000 ff17 	bl	800aaf0 <_Bfree>
 8009cc2:	4639      	mov	r1, r7
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	f000 ff13 	bl	800aaf0 <_Bfree>
 8009cca:	e6a5      	b.n	8009a18 <_dtoa_r+0x6d8>
 8009ccc:	2600      	movs	r6, #0
 8009cce:	4637      	mov	r7, r6
 8009cd0:	e7e1      	b.n	8009c96 <_dtoa_r+0x956>
 8009cd2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009cd4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009cd8:	4637      	mov	r7, r6
 8009cda:	e599      	b.n	8009810 <_dtoa_r+0x4d0>
 8009cdc:	9b08      	ldr	r3, [sp, #32]
 8009cde:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	f000 80fd 	beq.w	8009ee2 <_dtoa_r+0xba2>
 8009ce8:	2d00      	cmp	r5, #0
 8009cea:	dd05      	ble.n	8009cf8 <_dtoa_r+0x9b8>
 8009cec:	4639      	mov	r1, r7
 8009cee:	462a      	mov	r2, r5
 8009cf0:	4620      	mov	r0, r4
 8009cf2:	f001 f919 	bl	800af28 <__lshift>
 8009cf6:	4607      	mov	r7, r0
 8009cf8:	9b06      	ldr	r3, [sp, #24]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d05c      	beq.n	8009db8 <_dtoa_r+0xa78>
 8009cfe:	6879      	ldr	r1, [r7, #4]
 8009d00:	4620      	mov	r0, r4
 8009d02:	f000 feb5 	bl	800aa70 <_Balloc>
 8009d06:	4605      	mov	r5, r0
 8009d08:	b928      	cbnz	r0, 8009d16 <_dtoa_r+0x9d6>
 8009d0a:	4b80      	ldr	r3, [pc, #512]	; (8009f0c <_dtoa_r+0xbcc>)
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009d12:	f7ff bb2e 	b.w	8009372 <_dtoa_r+0x32>
 8009d16:	693a      	ldr	r2, [r7, #16]
 8009d18:	3202      	adds	r2, #2
 8009d1a:	0092      	lsls	r2, r2, #2
 8009d1c:	f107 010c 	add.w	r1, r7, #12
 8009d20:	300c      	adds	r0, #12
 8009d22:	f7fd fbdf 	bl	80074e4 <memcpy>
 8009d26:	2201      	movs	r2, #1
 8009d28:	4629      	mov	r1, r5
 8009d2a:	4620      	mov	r0, r4
 8009d2c:	f001 f8fc 	bl	800af28 <__lshift>
 8009d30:	9b00      	ldr	r3, [sp, #0]
 8009d32:	3301      	adds	r3, #1
 8009d34:	9301      	str	r3, [sp, #4]
 8009d36:	9b00      	ldr	r3, [sp, #0]
 8009d38:	444b      	add	r3, r9
 8009d3a:	9307      	str	r3, [sp, #28]
 8009d3c:	9b02      	ldr	r3, [sp, #8]
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	46b8      	mov	r8, r7
 8009d44:	9306      	str	r3, [sp, #24]
 8009d46:	4607      	mov	r7, r0
 8009d48:	9b01      	ldr	r3, [sp, #4]
 8009d4a:	4631      	mov	r1, r6
 8009d4c:	3b01      	subs	r3, #1
 8009d4e:	4658      	mov	r0, fp
 8009d50:	9302      	str	r3, [sp, #8]
 8009d52:	f7ff fa67 	bl	8009224 <quorem>
 8009d56:	4603      	mov	r3, r0
 8009d58:	3330      	adds	r3, #48	; 0x30
 8009d5a:	9004      	str	r0, [sp, #16]
 8009d5c:	4641      	mov	r1, r8
 8009d5e:	4658      	mov	r0, fp
 8009d60:	9308      	str	r3, [sp, #32]
 8009d62:	f001 f94d 	bl	800b000 <__mcmp>
 8009d66:	463a      	mov	r2, r7
 8009d68:	4681      	mov	r9, r0
 8009d6a:	4631      	mov	r1, r6
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f001 f963 	bl	800b038 <__mdiff>
 8009d72:	68c2      	ldr	r2, [r0, #12]
 8009d74:	9b08      	ldr	r3, [sp, #32]
 8009d76:	4605      	mov	r5, r0
 8009d78:	bb02      	cbnz	r2, 8009dbc <_dtoa_r+0xa7c>
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	4658      	mov	r0, fp
 8009d7e:	f001 f93f 	bl	800b000 <__mcmp>
 8009d82:	9b08      	ldr	r3, [sp, #32]
 8009d84:	4602      	mov	r2, r0
 8009d86:	4629      	mov	r1, r5
 8009d88:	4620      	mov	r0, r4
 8009d8a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009d8e:	f000 feaf 	bl	800aaf0 <_Bfree>
 8009d92:	9b05      	ldr	r3, [sp, #20]
 8009d94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d96:	9d01      	ldr	r5, [sp, #4]
 8009d98:	ea43 0102 	orr.w	r1, r3, r2
 8009d9c:	9b06      	ldr	r3, [sp, #24]
 8009d9e:	430b      	orrs	r3, r1
 8009da0:	9b08      	ldr	r3, [sp, #32]
 8009da2:	d10d      	bne.n	8009dc0 <_dtoa_r+0xa80>
 8009da4:	2b39      	cmp	r3, #57	; 0x39
 8009da6:	d029      	beq.n	8009dfc <_dtoa_r+0xabc>
 8009da8:	f1b9 0f00 	cmp.w	r9, #0
 8009dac:	dd01      	ble.n	8009db2 <_dtoa_r+0xa72>
 8009dae:	9b04      	ldr	r3, [sp, #16]
 8009db0:	3331      	adds	r3, #49	; 0x31
 8009db2:	9a02      	ldr	r2, [sp, #8]
 8009db4:	7013      	strb	r3, [r2, #0]
 8009db6:	e774      	b.n	8009ca2 <_dtoa_r+0x962>
 8009db8:	4638      	mov	r0, r7
 8009dba:	e7b9      	b.n	8009d30 <_dtoa_r+0x9f0>
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	e7e2      	b.n	8009d86 <_dtoa_r+0xa46>
 8009dc0:	f1b9 0f00 	cmp.w	r9, #0
 8009dc4:	db06      	blt.n	8009dd4 <_dtoa_r+0xa94>
 8009dc6:	9905      	ldr	r1, [sp, #20]
 8009dc8:	ea41 0909 	orr.w	r9, r1, r9
 8009dcc:	9906      	ldr	r1, [sp, #24]
 8009dce:	ea59 0101 	orrs.w	r1, r9, r1
 8009dd2:	d120      	bne.n	8009e16 <_dtoa_r+0xad6>
 8009dd4:	2a00      	cmp	r2, #0
 8009dd6:	ddec      	ble.n	8009db2 <_dtoa_r+0xa72>
 8009dd8:	4659      	mov	r1, fp
 8009dda:	2201      	movs	r2, #1
 8009ddc:	4620      	mov	r0, r4
 8009dde:	9301      	str	r3, [sp, #4]
 8009de0:	f001 f8a2 	bl	800af28 <__lshift>
 8009de4:	4631      	mov	r1, r6
 8009de6:	4683      	mov	fp, r0
 8009de8:	f001 f90a 	bl	800b000 <__mcmp>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	9b01      	ldr	r3, [sp, #4]
 8009df0:	dc02      	bgt.n	8009df8 <_dtoa_r+0xab8>
 8009df2:	d1de      	bne.n	8009db2 <_dtoa_r+0xa72>
 8009df4:	07da      	lsls	r2, r3, #31
 8009df6:	d5dc      	bpl.n	8009db2 <_dtoa_r+0xa72>
 8009df8:	2b39      	cmp	r3, #57	; 0x39
 8009dfa:	d1d8      	bne.n	8009dae <_dtoa_r+0xa6e>
 8009dfc:	9a02      	ldr	r2, [sp, #8]
 8009dfe:	2339      	movs	r3, #57	; 0x39
 8009e00:	7013      	strb	r3, [r2, #0]
 8009e02:	462b      	mov	r3, r5
 8009e04:	461d      	mov	r5, r3
 8009e06:	3b01      	subs	r3, #1
 8009e08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009e0c:	2a39      	cmp	r2, #57	; 0x39
 8009e0e:	d050      	beq.n	8009eb2 <_dtoa_r+0xb72>
 8009e10:	3201      	adds	r2, #1
 8009e12:	701a      	strb	r2, [r3, #0]
 8009e14:	e745      	b.n	8009ca2 <_dtoa_r+0x962>
 8009e16:	2a00      	cmp	r2, #0
 8009e18:	dd03      	ble.n	8009e22 <_dtoa_r+0xae2>
 8009e1a:	2b39      	cmp	r3, #57	; 0x39
 8009e1c:	d0ee      	beq.n	8009dfc <_dtoa_r+0xabc>
 8009e1e:	3301      	adds	r3, #1
 8009e20:	e7c7      	b.n	8009db2 <_dtoa_r+0xa72>
 8009e22:	9a01      	ldr	r2, [sp, #4]
 8009e24:	9907      	ldr	r1, [sp, #28]
 8009e26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009e2a:	428a      	cmp	r2, r1
 8009e2c:	d02a      	beq.n	8009e84 <_dtoa_r+0xb44>
 8009e2e:	4659      	mov	r1, fp
 8009e30:	2300      	movs	r3, #0
 8009e32:	220a      	movs	r2, #10
 8009e34:	4620      	mov	r0, r4
 8009e36:	f000 fe7d 	bl	800ab34 <__multadd>
 8009e3a:	45b8      	cmp	r8, r7
 8009e3c:	4683      	mov	fp, r0
 8009e3e:	f04f 0300 	mov.w	r3, #0
 8009e42:	f04f 020a 	mov.w	r2, #10
 8009e46:	4641      	mov	r1, r8
 8009e48:	4620      	mov	r0, r4
 8009e4a:	d107      	bne.n	8009e5c <_dtoa_r+0xb1c>
 8009e4c:	f000 fe72 	bl	800ab34 <__multadd>
 8009e50:	4680      	mov	r8, r0
 8009e52:	4607      	mov	r7, r0
 8009e54:	9b01      	ldr	r3, [sp, #4]
 8009e56:	3301      	adds	r3, #1
 8009e58:	9301      	str	r3, [sp, #4]
 8009e5a:	e775      	b.n	8009d48 <_dtoa_r+0xa08>
 8009e5c:	f000 fe6a 	bl	800ab34 <__multadd>
 8009e60:	4639      	mov	r1, r7
 8009e62:	4680      	mov	r8, r0
 8009e64:	2300      	movs	r3, #0
 8009e66:	220a      	movs	r2, #10
 8009e68:	4620      	mov	r0, r4
 8009e6a:	f000 fe63 	bl	800ab34 <__multadd>
 8009e6e:	4607      	mov	r7, r0
 8009e70:	e7f0      	b.n	8009e54 <_dtoa_r+0xb14>
 8009e72:	f1b9 0f00 	cmp.w	r9, #0
 8009e76:	9a00      	ldr	r2, [sp, #0]
 8009e78:	bfcc      	ite	gt
 8009e7a:	464d      	movgt	r5, r9
 8009e7c:	2501      	movle	r5, #1
 8009e7e:	4415      	add	r5, r2
 8009e80:	f04f 0800 	mov.w	r8, #0
 8009e84:	4659      	mov	r1, fp
 8009e86:	2201      	movs	r2, #1
 8009e88:	4620      	mov	r0, r4
 8009e8a:	9301      	str	r3, [sp, #4]
 8009e8c:	f001 f84c 	bl	800af28 <__lshift>
 8009e90:	4631      	mov	r1, r6
 8009e92:	4683      	mov	fp, r0
 8009e94:	f001 f8b4 	bl	800b000 <__mcmp>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	dcb2      	bgt.n	8009e02 <_dtoa_r+0xac2>
 8009e9c:	d102      	bne.n	8009ea4 <_dtoa_r+0xb64>
 8009e9e:	9b01      	ldr	r3, [sp, #4]
 8009ea0:	07db      	lsls	r3, r3, #31
 8009ea2:	d4ae      	bmi.n	8009e02 <_dtoa_r+0xac2>
 8009ea4:	462b      	mov	r3, r5
 8009ea6:	461d      	mov	r5, r3
 8009ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009eac:	2a30      	cmp	r2, #48	; 0x30
 8009eae:	d0fa      	beq.n	8009ea6 <_dtoa_r+0xb66>
 8009eb0:	e6f7      	b.n	8009ca2 <_dtoa_r+0x962>
 8009eb2:	9a00      	ldr	r2, [sp, #0]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d1a5      	bne.n	8009e04 <_dtoa_r+0xac4>
 8009eb8:	f10a 0a01 	add.w	sl, sl, #1
 8009ebc:	2331      	movs	r3, #49	; 0x31
 8009ebe:	e779      	b.n	8009db4 <_dtoa_r+0xa74>
 8009ec0:	4b13      	ldr	r3, [pc, #76]	; (8009f10 <_dtoa_r+0xbd0>)
 8009ec2:	f7ff baaf 	b.w	8009424 <_dtoa_r+0xe4>
 8009ec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	f47f aa86 	bne.w	80093da <_dtoa_r+0x9a>
 8009ece:	4b11      	ldr	r3, [pc, #68]	; (8009f14 <_dtoa_r+0xbd4>)
 8009ed0:	f7ff baa8 	b.w	8009424 <_dtoa_r+0xe4>
 8009ed4:	f1b9 0f00 	cmp.w	r9, #0
 8009ed8:	dc03      	bgt.n	8009ee2 <_dtoa_r+0xba2>
 8009eda:	9b05      	ldr	r3, [sp, #20]
 8009edc:	2b02      	cmp	r3, #2
 8009ede:	f73f aec9 	bgt.w	8009c74 <_dtoa_r+0x934>
 8009ee2:	9d00      	ldr	r5, [sp, #0]
 8009ee4:	4631      	mov	r1, r6
 8009ee6:	4658      	mov	r0, fp
 8009ee8:	f7ff f99c 	bl	8009224 <quorem>
 8009eec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009ef0:	f805 3b01 	strb.w	r3, [r5], #1
 8009ef4:	9a00      	ldr	r2, [sp, #0]
 8009ef6:	1aaa      	subs	r2, r5, r2
 8009ef8:	4591      	cmp	r9, r2
 8009efa:	ddba      	ble.n	8009e72 <_dtoa_r+0xb32>
 8009efc:	4659      	mov	r1, fp
 8009efe:	2300      	movs	r3, #0
 8009f00:	220a      	movs	r2, #10
 8009f02:	4620      	mov	r0, r4
 8009f04:	f000 fe16 	bl	800ab34 <__multadd>
 8009f08:	4683      	mov	fp, r0
 8009f0a:	e7eb      	b.n	8009ee4 <_dtoa_r+0xba4>
 8009f0c:	0800c114 	.word	0x0800c114
 8009f10:	0800bf14 	.word	0x0800bf14
 8009f14:	0800c091 	.word	0x0800c091

08009f18 <__sflush_r>:
 8009f18:	898a      	ldrh	r2, [r1, #12]
 8009f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f1e:	4605      	mov	r5, r0
 8009f20:	0710      	lsls	r0, r2, #28
 8009f22:	460c      	mov	r4, r1
 8009f24:	d458      	bmi.n	8009fd8 <__sflush_r+0xc0>
 8009f26:	684b      	ldr	r3, [r1, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	dc05      	bgt.n	8009f38 <__sflush_r+0x20>
 8009f2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	dc02      	bgt.n	8009f38 <__sflush_r+0x20>
 8009f32:	2000      	movs	r0, #0
 8009f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f3a:	2e00      	cmp	r6, #0
 8009f3c:	d0f9      	beq.n	8009f32 <__sflush_r+0x1a>
 8009f3e:	2300      	movs	r3, #0
 8009f40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f44:	682f      	ldr	r7, [r5, #0]
 8009f46:	602b      	str	r3, [r5, #0]
 8009f48:	d032      	beq.n	8009fb0 <__sflush_r+0x98>
 8009f4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f4c:	89a3      	ldrh	r3, [r4, #12]
 8009f4e:	075a      	lsls	r2, r3, #29
 8009f50:	d505      	bpl.n	8009f5e <__sflush_r+0x46>
 8009f52:	6863      	ldr	r3, [r4, #4]
 8009f54:	1ac0      	subs	r0, r0, r3
 8009f56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f58:	b10b      	cbz	r3, 8009f5e <__sflush_r+0x46>
 8009f5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f5c:	1ac0      	subs	r0, r0, r3
 8009f5e:	2300      	movs	r3, #0
 8009f60:	4602      	mov	r2, r0
 8009f62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f64:	6a21      	ldr	r1, [r4, #32]
 8009f66:	4628      	mov	r0, r5
 8009f68:	47b0      	blx	r6
 8009f6a:	1c43      	adds	r3, r0, #1
 8009f6c:	89a3      	ldrh	r3, [r4, #12]
 8009f6e:	d106      	bne.n	8009f7e <__sflush_r+0x66>
 8009f70:	6829      	ldr	r1, [r5, #0]
 8009f72:	291d      	cmp	r1, #29
 8009f74:	d82c      	bhi.n	8009fd0 <__sflush_r+0xb8>
 8009f76:	4a2a      	ldr	r2, [pc, #168]	; (800a020 <__sflush_r+0x108>)
 8009f78:	40ca      	lsrs	r2, r1
 8009f7a:	07d6      	lsls	r6, r2, #31
 8009f7c:	d528      	bpl.n	8009fd0 <__sflush_r+0xb8>
 8009f7e:	2200      	movs	r2, #0
 8009f80:	6062      	str	r2, [r4, #4]
 8009f82:	04d9      	lsls	r1, r3, #19
 8009f84:	6922      	ldr	r2, [r4, #16]
 8009f86:	6022      	str	r2, [r4, #0]
 8009f88:	d504      	bpl.n	8009f94 <__sflush_r+0x7c>
 8009f8a:	1c42      	adds	r2, r0, #1
 8009f8c:	d101      	bne.n	8009f92 <__sflush_r+0x7a>
 8009f8e:	682b      	ldr	r3, [r5, #0]
 8009f90:	b903      	cbnz	r3, 8009f94 <__sflush_r+0x7c>
 8009f92:	6560      	str	r0, [r4, #84]	; 0x54
 8009f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f96:	602f      	str	r7, [r5, #0]
 8009f98:	2900      	cmp	r1, #0
 8009f9a:	d0ca      	beq.n	8009f32 <__sflush_r+0x1a>
 8009f9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fa0:	4299      	cmp	r1, r3
 8009fa2:	d002      	beq.n	8009faa <__sflush_r+0x92>
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	f001 fa2d 	bl	800b404 <_free_r>
 8009faa:	2000      	movs	r0, #0
 8009fac:	6360      	str	r0, [r4, #52]	; 0x34
 8009fae:	e7c1      	b.n	8009f34 <__sflush_r+0x1c>
 8009fb0:	6a21      	ldr	r1, [r4, #32]
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	47b0      	blx	r6
 8009fb8:	1c41      	adds	r1, r0, #1
 8009fba:	d1c7      	bne.n	8009f4c <__sflush_r+0x34>
 8009fbc:	682b      	ldr	r3, [r5, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d0c4      	beq.n	8009f4c <__sflush_r+0x34>
 8009fc2:	2b1d      	cmp	r3, #29
 8009fc4:	d001      	beq.n	8009fca <__sflush_r+0xb2>
 8009fc6:	2b16      	cmp	r3, #22
 8009fc8:	d101      	bne.n	8009fce <__sflush_r+0xb6>
 8009fca:	602f      	str	r7, [r5, #0]
 8009fcc:	e7b1      	b.n	8009f32 <__sflush_r+0x1a>
 8009fce:	89a3      	ldrh	r3, [r4, #12]
 8009fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fd4:	81a3      	strh	r3, [r4, #12]
 8009fd6:	e7ad      	b.n	8009f34 <__sflush_r+0x1c>
 8009fd8:	690f      	ldr	r7, [r1, #16]
 8009fda:	2f00      	cmp	r7, #0
 8009fdc:	d0a9      	beq.n	8009f32 <__sflush_r+0x1a>
 8009fde:	0793      	lsls	r3, r2, #30
 8009fe0:	680e      	ldr	r6, [r1, #0]
 8009fe2:	bf08      	it	eq
 8009fe4:	694b      	ldreq	r3, [r1, #20]
 8009fe6:	600f      	str	r7, [r1, #0]
 8009fe8:	bf18      	it	ne
 8009fea:	2300      	movne	r3, #0
 8009fec:	eba6 0807 	sub.w	r8, r6, r7
 8009ff0:	608b      	str	r3, [r1, #8]
 8009ff2:	f1b8 0f00 	cmp.w	r8, #0
 8009ff6:	dd9c      	ble.n	8009f32 <__sflush_r+0x1a>
 8009ff8:	6a21      	ldr	r1, [r4, #32]
 8009ffa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ffc:	4643      	mov	r3, r8
 8009ffe:	463a      	mov	r2, r7
 800a000:	4628      	mov	r0, r5
 800a002:	47b0      	blx	r6
 800a004:	2800      	cmp	r0, #0
 800a006:	dc06      	bgt.n	800a016 <__sflush_r+0xfe>
 800a008:	89a3      	ldrh	r3, [r4, #12]
 800a00a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a00e:	81a3      	strh	r3, [r4, #12]
 800a010:	f04f 30ff 	mov.w	r0, #4294967295
 800a014:	e78e      	b.n	8009f34 <__sflush_r+0x1c>
 800a016:	4407      	add	r7, r0
 800a018:	eba8 0800 	sub.w	r8, r8, r0
 800a01c:	e7e9      	b.n	8009ff2 <__sflush_r+0xda>
 800a01e:	bf00      	nop
 800a020:	20400001 	.word	0x20400001

0800a024 <_fflush_r>:
 800a024:	b538      	push	{r3, r4, r5, lr}
 800a026:	690b      	ldr	r3, [r1, #16]
 800a028:	4605      	mov	r5, r0
 800a02a:	460c      	mov	r4, r1
 800a02c:	b913      	cbnz	r3, 800a034 <_fflush_r+0x10>
 800a02e:	2500      	movs	r5, #0
 800a030:	4628      	mov	r0, r5
 800a032:	bd38      	pop	{r3, r4, r5, pc}
 800a034:	b118      	cbz	r0, 800a03e <_fflush_r+0x1a>
 800a036:	6983      	ldr	r3, [r0, #24]
 800a038:	b90b      	cbnz	r3, 800a03e <_fflush_r+0x1a>
 800a03a:	f000 f887 	bl	800a14c <__sinit>
 800a03e:	4b14      	ldr	r3, [pc, #80]	; (800a090 <_fflush_r+0x6c>)
 800a040:	429c      	cmp	r4, r3
 800a042:	d11b      	bne.n	800a07c <_fflush_r+0x58>
 800a044:	686c      	ldr	r4, [r5, #4]
 800a046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d0ef      	beq.n	800a02e <_fflush_r+0xa>
 800a04e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a050:	07d0      	lsls	r0, r2, #31
 800a052:	d404      	bmi.n	800a05e <_fflush_r+0x3a>
 800a054:	0599      	lsls	r1, r3, #22
 800a056:	d402      	bmi.n	800a05e <_fflush_r+0x3a>
 800a058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a05a:	f000 fc88 	bl	800a96e <__retarget_lock_acquire_recursive>
 800a05e:	4628      	mov	r0, r5
 800a060:	4621      	mov	r1, r4
 800a062:	f7ff ff59 	bl	8009f18 <__sflush_r>
 800a066:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a068:	07da      	lsls	r2, r3, #31
 800a06a:	4605      	mov	r5, r0
 800a06c:	d4e0      	bmi.n	800a030 <_fflush_r+0xc>
 800a06e:	89a3      	ldrh	r3, [r4, #12]
 800a070:	059b      	lsls	r3, r3, #22
 800a072:	d4dd      	bmi.n	800a030 <_fflush_r+0xc>
 800a074:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a076:	f000 fc7b 	bl	800a970 <__retarget_lock_release_recursive>
 800a07a:	e7d9      	b.n	800a030 <_fflush_r+0xc>
 800a07c:	4b05      	ldr	r3, [pc, #20]	; (800a094 <_fflush_r+0x70>)
 800a07e:	429c      	cmp	r4, r3
 800a080:	d101      	bne.n	800a086 <_fflush_r+0x62>
 800a082:	68ac      	ldr	r4, [r5, #8]
 800a084:	e7df      	b.n	800a046 <_fflush_r+0x22>
 800a086:	4b04      	ldr	r3, [pc, #16]	; (800a098 <_fflush_r+0x74>)
 800a088:	429c      	cmp	r4, r3
 800a08a:	bf08      	it	eq
 800a08c:	68ec      	ldreq	r4, [r5, #12]
 800a08e:	e7da      	b.n	800a046 <_fflush_r+0x22>
 800a090:	0800c148 	.word	0x0800c148
 800a094:	0800c168 	.word	0x0800c168
 800a098:	0800c128 	.word	0x0800c128

0800a09c <std>:
 800a09c:	2300      	movs	r3, #0
 800a09e:	b510      	push	{r4, lr}
 800a0a0:	4604      	mov	r4, r0
 800a0a2:	e9c0 3300 	strd	r3, r3, [r0]
 800a0a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0aa:	6083      	str	r3, [r0, #8]
 800a0ac:	8181      	strh	r1, [r0, #12]
 800a0ae:	6643      	str	r3, [r0, #100]	; 0x64
 800a0b0:	81c2      	strh	r2, [r0, #14]
 800a0b2:	6183      	str	r3, [r0, #24]
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	2208      	movs	r2, #8
 800a0b8:	305c      	adds	r0, #92	; 0x5c
 800a0ba:	f7fd fa21 	bl	8007500 <memset>
 800a0be:	4b05      	ldr	r3, [pc, #20]	; (800a0d4 <std+0x38>)
 800a0c0:	6263      	str	r3, [r4, #36]	; 0x24
 800a0c2:	4b05      	ldr	r3, [pc, #20]	; (800a0d8 <std+0x3c>)
 800a0c4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a0c6:	4b05      	ldr	r3, [pc, #20]	; (800a0dc <std+0x40>)
 800a0c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a0ca:	4b05      	ldr	r3, [pc, #20]	; (800a0e0 <std+0x44>)
 800a0cc:	6224      	str	r4, [r4, #32]
 800a0ce:	6323      	str	r3, [r4, #48]	; 0x30
 800a0d0:	bd10      	pop	{r4, pc}
 800a0d2:	bf00      	nop
 800a0d4:	0800baf9 	.word	0x0800baf9
 800a0d8:	0800bb1b 	.word	0x0800bb1b
 800a0dc:	0800bb53 	.word	0x0800bb53
 800a0e0:	0800bb77 	.word	0x0800bb77

0800a0e4 <_cleanup_r>:
 800a0e4:	4901      	ldr	r1, [pc, #4]	; (800a0ec <_cleanup_r+0x8>)
 800a0e6:	f000 b8af 	b.w	800a248 <_fwalk_reent>
 800a0ea:	bf00      	nop
 800a0ec:	0800a025 	.word	0x0800a025

0800a0f0 <__sfmoreglue>:
 800a0f0:	b570      	push	{r4, r5, r6, lr}
 800a0f2:	1e4a      	subs	r2, r1, #1
 800a0f4:	2568      	movs	r5, #104	; 0x68
 800a0f6:	4355      	muls	r5, r2
 800a0f8:	460e      	mov	r6, r1
 800a0fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a0fe:	f001 f9d1 	bl	800b4a4 <_malloc_r>
 800a102:	4604      	mov	r4, r0
 800a104:	b140      	cbz	r0, 800a118 <__sfmoreglue+0x28>
 800a106:	2100      	movs	r1, #0
 800a108:	e9c0 1600 	strd	r1, r6, [r0]
 800a10c:	300c      	adds	r0, #12
 800a10e:	60a0      	str	r0, [r4, #8]
 800a110:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a114:	f7fd f9f4 	bl	8007500 <memset>
 800a118:	4620      	mov	r0, r4
 800a11a:	bd70      	pop	{r4, r5, r6, pc}

0800a11c <__sfp_lock_acquire>:
 800a11c:	4801      	ldr	r0, [pc, #4]	; (800a124 <__sfp_lock_acquire+0x8>)
 800a11e:	f000 bc26 	b.w	800a96e <__retarget_lock_acquire_recursive>
 800a122:	bf00      	nop
 800a124:	20000398 	.word	0x20000398

0800a128 <__sfp_lock_release>:
 800a128:	4801      	ldr	r0, [pc, #4]	; (800a130 <__sfp_lock_release+0x8>)
 800a12a:	f000 bc21 	b.w	800a970 <__retarget_lock_release_recursive>
 800a12e:	bf00      	nop
 800a130:	20000398 	.word	0x20000398

0800a134 <__sinit_lock_acquire>:
 800a134:	4801      	ldr	r0, [pc, #4]	; (800a13c <__sinit_lock_acquire+0x8>)
 800a136:	f000 bc1a 	b.w	800a96e <__retarget_lock_acquire_recursive>
 800a13a:	bf00      	nop
 800a13c:	20000393 	.word	0x20000393

0800a140 <__sinit_lock_release>:
 800a140:	4801      	ldr	r0, [pc, #4]	; (800a148 <__sinit_lock_release+0x8>)
 800a142:	f000 bc15 	b.w	800a970 <__retarget_lock_release_recursive>
 800a146:	bf00      	nop
 800a148:	20000393 	.word	0x20000393

0800a14c <__sinit>:
 800a14c:	b510      	push	{r4, lr}
 800a14e:	4604      	mov	r4, r0
 800a150:	f7ff fff0 	bl	800a134 <__sinit_lock_acquire>
 800a154:	69a3      	ldr	r3, [r4, #24]
 800a156:	b11b      	cbz	r3, 800a160 <__sinit+0x14>
 800a158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a15c:	f7ff bff0 	b.w	800a140 <__sinit_lock_release>
 800a160:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a164:	6523      	str	r3, [r4, #80]	; 0x50
 800a166:	4b13      	ldr	r3, [pc, #76]	; (800a1b4 <__sinit+0x68>)
 800a168:	4a13      	ldr	r2, [pc, #76]	; (800a1b8 <__sinit+0x6c>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a16e:	42a3      	cmp	r3, r4
 800a170:	bf04      	itt	eq
 800a172:	2301      	moveq	r3, #1
 800a174:	61a3      	streq	r3, [r4, #24]
 800a176:	4620      	mov	r0, r4
 800a178:	f000 f820 	bl	800a1bc <__sfp>
 800a17c:	6060      	str	r0, [r4, #4]
 800a17e:	4620      	mov	r0, r4
 800a180:	f000 f81c 	bl	800a1bc <__sfp>
 800a184:	60a0      	str	r0, [r4, #8]
 800a186:	4620      	mov	r0, r4
 800a188:	f000 f818 	bl	800a1bc <__sfp>
 800a18c:	2200      	movs	r2, #0
 800a18e:	60e0      	str	r0, [r4, #12]
 800a190:	2104      	movs	r1, #4
 800a192:	6860      	ldr	r0, [r4, #4]
 800a194:	f7ff ff82 	bl	800a09c <std>
 800a198:	68a0      	ldr	r0, [r4, #8]
 800a19a:	2201      	movs	r2, #1
 800a19c:	2109      	movs	r1, #9
 800a19e:	f7ff ff7d 	bl	800a09c <std>
 800a1a2:	68e0      	ldr	r0, [r4, #12]
 800a1a4:	2202      	movs	r2, #2
 800a1a6:	2112      	movs	r1, #18
 800a1a8:	f7ff ff78 	bl	800a09c <std>
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	61a3      	str	r3, [r4, #24]
 800a1b0:	e7d2      	b.n	800a158 <__sinit+0xc>
 800a1b2:	bf00      	nop
 800a1b4:	0800bf00 	.word	0x0800bf00
 800a1b8:	0800a0e5 	.word	0x0800a0e5

0800a1bc <__sfp>:
 800a1bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1be:	4607      	mov	r7, r0
 800a1c0:	f7ff ffac 	bl	800a11c <__sfp_lock_acquire>
 800a1c4:	4b1e      	ldr	r3, [pc, #120]	; (800a240 <__sfp+0x84>)
 800a1c6:	681e      	ldr	r6, [r3, #0]
 800a1c8:	69b3      	ldr	r3, [r6, #24]
 800a1ca:	b913      	cbnz	r3, 800a1d2 <__sfp+0x16>
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	f7ff ffbd 	bl	800a14c <__sinit>
 800a1d2:	3648      	adds	r6, #72	; 0x48
 800a1d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	d503      	bpl.n	800a1e4 <__sfp+0x28>
 800a1dc:	6833      	ldr	r3, [r6, #0]
 800a1de:	b30b      	cbz	r3, 800a224 <__sfp+0x68>
 800a1e0:	6836      	ldr	r6, [r6, #0]
 800a1e2:	e7f7      	b.n	800a1d4 <__sfp+0x18>
 800a1e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a1e8:	b9d5      	cbnz	r5, 800a220 <__sfp+0x64>
 800a1ea:	4b16      	ldr	r3, [pc, #88]	; (800a244 <__sfp+0x88>)
 800a1ec:	60e3      	str	r3, [r4, #12]
 800a1ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a1f2:	6665      	str	r5, [r4, #100]	; 0x64
 800a1f4:	f000 fbba 	bl	800a96c <__retarget_lock_init_recursive>
 800a1f8:	f7ff ff96 	bl	800a128 <__sfp_lock_release>
 800a1fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a200:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a204:	6025      	str	r5, [r4, #0]
 800a206:	61a5      	str	r5, [r4, #24]
 800a208:	2208      	movs	r2, #8
 800a20a:	4629      	mov	r1, r5
 800a20c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a210:	f7fd f976 	bl	8007500 <memset>
 800a214:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a218:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a21c:	4620      	mov	r0, r4
 800a21e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a220:	3468      	adds	r4, #104	; 0x68
 800a222:	e7d9      	b.n	800a1d8 <__sfp+0x1c>
 800a224:	2104      	movs	r1, #4
 800a226:	4638      	mov	r0, r7
 800a228:	f7ff ff62 	bl	800a0f0 <__sfmoreglue>
 800a22c:	4604      	mov	r4, r0
 800a22e:	6030      	str	r0, [r6, #0]
 800a230:	2800      	cmp	r0, #0
 800a232:	d1d5      	bne.n	800a1e0 <__sfp+0x24>
 800a234:	f7ff ff78 	bl	800a128 <__sfp_lock_release>
 800a238:	230c      	movs	r3, #12
 800a23a:	603b      	str	r3, [r7, #0]
 800a23c:	e7ee      	b.n	800a21c <__sfp+0x60>
 800a23e:	bf00      	nop
 800a240:	0800bf00 	.word	0x0800bf00
 800a244:	ffff0001 	.word	0xffff0001

0800a248 <_fwalk_reent>:
 800a248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a24c:	4606      	mov	r6, r0
 800a24e:	4688      	mov	r8, r1
 800a250:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a254:	2700      	movs	r7, #0
 800a256:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a25a:	f1b9 0901 	subs.w	r9, r9, #1
 800a25e:	d505      	bpl.n	800a26c <_fwalk_reent+0x24>
 800a260:	6824      	ldr	r4, [r4, #0]
 800a262:	2c00      	cmp	r4, #0
 800a264:	d1f7      	bne.n	800a256 <_fwalk_reent+0xe>
 800a266:	4638      	mov	r0, r7
 800a268:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a26c:	89ab      	ldrh	r3, [r5, #12]
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d907      	bls.n	800a282 <_fwalk_reent+0x3a>
 800a272:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a276:	3301      	adds	r3, #1
 800a278:	d003      	beq.n	800a282 <_fwalk_reent+0x3a>
 800a27a:	4629      	mov	r1, r5
 800a27c:	4630      	mov	r0, r6
 800a27e:	47c0      	blx	r8
 800a280:	4307      	orrs	r7, r0
 800a282:	3568      	adds	r5, #104	; 0x68
 800a284:	e7e9      	b.n	800a25a <_fwalk_reent+0x12>

0800a286 <rshift>:
 800a286:	6903      	ldr	r3, [r0, #16]
 800a288:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a28c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a290:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a294:	f100 0414 	add.w	r4, r0, #20
 800a298:	dd45      	ble.n	800a326 <rshift+0xa0>
 800a29a:	f011 011f 	ands.w	r1, r1, #31
 800a29e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a2a2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a2a6:	d10c      	bne.n	800a2c2 <rshift+0x3c>
 800a2a8:	f100 0710 	add.w	r7, r0, #16
 800a2ac:	4629      	mov	r1, r5
 800a2ae:	42b1      	cmp	r1, r6
 800a2b0:	d334      	bcc.n	800a31c <rshift+0x96>
 800a2b2:	1a9b      	subs	r3, r3, r2
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	1eea      	subs	r2, r5, #3
 800a2b8:	4296      	cmp	r6, r2
 800a2ba:	bf38      	it	cc
 800a2bc:	2300      	movcc	r3, #0
 800a2be:	4423      	add	r3, r4
 800a2c0:	e015      	b.n	800a2ee <rshift+0x68>
 800a2c2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a2c6:	f1c1 0820 	rsb	r8, r1, #32
 800a2ca:	40cf      	lsrs	r7, r1
 800a2cc:	f105 0e04 	add.w	lr, r5, #4
 800a2d0:	46a1      	mov	r9, r4
 800a2d2:	4576      	cmp	r6, lr
 800a2d4:	46f4      	mov	ip, lr
 800a2d6:	d815      	bhi.n	800a304 <rshift+0x7e>
 800a2d8:	1a9b      	subs	r3, r3, r2
 800a2da:	009a      	lsls	r2, r3, #2
 800a2dc:	3a04      	subs	r2, #4
 800a2de:	3501      	adds	r5, #1
 800a2e0:	42ae      	cmp	r6, r5
 800a2e2:	bf38      	it	cc
 800a2e4:	2200      	movcc	r2, #0
 800a2e6:	18a3      	adds	r3, r4, r2
 800a2e8:	50a7      	str	r7, [r4, r2]
 800a2ea:	b107      	cbz	r7, 800a2ee <rshift+0x68>
 800a2ec:	3304      	adds	r3, #4
 800a2ee:	1b1a      	subs	r2, r3, r4
 800a2f0:	42a3      	cmp	r3, r4
 800a2f2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a2f6:	bf08      	it	eq
 800a2f8:	2300      	moveq	r3, #0
 800a2fa:	6102      	str	r2, [r0, #16]
 800a2fc:	bf08      	it	eq
 800a2fe:	6143      	streq	r3, [r0, #20]
 800a300:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a304:	f8dc c000 	ldr.w	ip, [ip]
 800a308:	fa0c fc08 	lsl.w	ip, ip, r8
 800a30c:	ea4c 0707 	orr.w	r7, ip, r7
 800a310:	f849 7b04 	str.w	r7, [r9], #4
 800a314:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a318:	40cf      	lsrs	r7, r1
 800a31a:	e7da      	b.n	800a2d2 <rshift+0x4c>
 800a31c:	f851 cb04 	ldr.w	ip, [r1], #4
 800a320:	f847 cf04 	str.w	ip, [r7, #4]!
 800a324:	e7c3      	b.n	800a2ae <rshift+0x28>
 800a326:	4623      	mov	r3, r4
 800a328:	e7e1      	b.n	800a2ee <rshift+0x68>

0800a32a <__hexdig_fun>:
 800a32a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a32e:	2b09      	cmp	r3, #9
 800a330:	d802      	bhi.n	800a338 <__hexdig_fun+0xe>
 800a332:	3820      	subs	r0, #32
 800a334:	b2c0      	uxtb	r0, r0
 800a336:	4770      	bx	lr
 800a338:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a33c:	2b05      	cmp	r3, #5
 800a33e:	d801      	bhi.n	800a344 <__hexdig_fun+0x1a>
 800a340:	3847      	subs	r0, #71	; 0x47
 800a342:	e7f7      	b.n	800a334 <__hexdig_fun+0xa>
 800a344:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a348:	2b05      	cmp	r3, #5
 800a34a:	d801      	bhi.n	800a350 <__hexdig_fun+0x26>
 800a34c:	3827      	subs	r0, #39	; 0x27
 800a34e:	e7f1      	b.n	800a334 <__hexdig_fun+0xa>
 800a350:	2000      	movs	r0, #0
 800a352:	4770      	bx	lr

0800a354 <__gethex>:
 800a354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a358:	ed2d 8b02 	vpush	{d8}
 800a35c:	b089      	sub	sp, #36	; 0x24
 800a35e:	ee08 0a10 	vmov	s16, r0
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	4bbc      	ldr	r3, [pc, #752]	; (800a658 <__gethex+0x304>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	9301      	str	r3, [sp, #4]
 800a36a:	4618      	mov	r0, r3
 800a36c:	468b      	mov	fp, r1
 800a36e:	4690      	mov	r8, r2
 800a370:	f7f5 ff2e 	bl	80001d0 <strlen>
 800a374:	9b01      	ldr	r3, [sp, #4]
 800a376:	f8db 2000 	ldr.w	r2, [fp]
 800a37a:	4403      	add	r3, r0
 800a37c:	4682      	mov	sl, r0
 800a37e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a382:	9305      	str	r3, [sp, #20]
 800a384:	1c93      	adds	r3, r2, #2
 800a386:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a38a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a38e:	32fe      	adds	r2, #254	; 0xfe
 800a390:	18d1      	adds	r1, r2, r3
 800a392:	461f      	mov	r7, r3
 800a394:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a398:	9100      	str	r1, [sp, #0]
 800a39a:	2830      	cmp	r0, #48	; 0x30
 800a39c:	d0f8      	beq.n	800a390 <__gethex+0x3c>
 800a39e:	f7ff ffc4 	bl	800a32a <__hexdig_fun>
 800a3a2:	4604      	mov	r4, r0
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d13a      	bne.n	800a41e <__gethex+0xca>
 800a3a8:	9901      	ldr	r1, [sp, #4]
 800a3aa:	4652      	mov	r2, sl
 800a3ac:	4638      	mov	r0, r7
 800a3ae:	f001 fbe6 	bl	800bb7e <strncmp>
 800a3b2:	4605      	mov	r5, r0
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	d168      	bne.n	800a48a <__gethex+0x136>
 800a3b8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a3bc:	eb07 060a 	add.w	r6, r7, sl
 800a3c0:	f7ff ffb3 	bl	800a32a <__hexdig_fun>
 800a3c4:	2800      	cmp	r0, #0
 800a3c6:	d062      	beq.n	800a48e <__gethex+0x13a>
 800a3c8:	4633      	mov	r3, r6
 800a3ca:	7818      	ldrb	r0, [r3, #0]
 800a3cc:	2830      	cmp	r0, #48	; 0x30
 800a3ce:	461f      	mov	r7, r3
 800a3d0:	f103 0301 	add.w	r3, r3, #1
 800a3d4:	d0f9      	beq.n	800a3ca <__gethex+0x76>
 800a3d6:	f7ff ffa8 	bl	800a32a <__hexdig_fun>
 800a3da:	2301      	movs	r3, #1
 800a3dc:	fab0 f480 	clz	r4, r0
 800a3e0:	0964      	lsrs	r4, r4, #5
 800a3e2:	4635      	mov	r5, r6
 800a3e4:	9300      	str	r3, [sp, #0]
 800a3e6:	463a      	mov	r2, r7
 800a3e8:	4616      	mov	r6, r2
 800a3ea:	3201      	adds	r2, #1
 800a3ec:	7830      	ldrb	r0, [r6, #0]
 800a3ee:	f7ff ff9c 	bl	800a32a <__hexdig_fun>
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	d1f8      	bne.n	800a3e8 <__gethex+0x94>
 800a3f6:	9901      	ldr	r1, [sp, #4]
 800a3f8:	4652      	mov	r2, sl
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	f001 fbbf 	bl	800bb7e <strncmp>
 800a400:	b980      	cbnz	r0, 800a424 <__gethex+0xd0>
 800a402:	b94d      	cbnz	r5, 800a418 <__gethex+0xc4>
 800a404:	eb06 050a 	add.w	r5, r6, sl
 800a408:	462a      	mov	r2, r5
 800a40a:	4616      	mov	r6, r2
 800a40c:	3201      	adds	r2, #1
 800a40e:	7830      	ldrb	r0, [r6, #0]
 800a410:	f7ff ff8b 	bl	800a32a <__hexdig_fun>
 800a414:	2800      	cmp	r0, #0
 800a416:	d1f8      	bne.n	800a40a <__gethex+0xb6>
 800a418:	1bad      	subs	r5, r5, r6
 800a41a:	00ad      	lsls	r5, r5, #2
 800a41c:	e004      	b.n	800a428 <__gethex+0xd4>
 800a41e:	2400      	movs	r4, #0
 800a420:	4625      	mov	r5, r4
 800a422:	e7e0      	b.n	800a3e6 <__gethex+0x92>
 800a424:	2d00      	cmp	r5, #0
 800a426:	d1f7      	bne.n	800a418 <__gethex+0xc4>
 800a428:	7833      	ldrb	r3, [r6, #0]
 800a42a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a42e:	2b50      	cmp	r3, #80	; 0x50
 800a430:	d13b      	bne.n	800a4aa <__gethex+0x156>
 800a432:	7873      	ldrb	r3, [r6, #1]
 800a434:	2b2b      	cmp	r3, #43	; 0x2b
 800a436:	d02c      	beq.n	800a492 <__gethex+0x13e>
 800a438:	2b2d      	cmp	r3, #45	; 0x2d
 800a43a:	d02e      	beq.n	800a49a <__gethex+0x146>
 800a43c:	1c71      	adds	r1, r6, #1
 800a43e:	f04f 0900 	mov.w	r9, #0
 800a442:	7808      	ldrb	r0, [r1, #0]
 800a444:	f7ff ff71 	bl	800a32a <__hexdig_fun>
 800a448:	1e43      	subs	r3, r0, #1
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	2b18      	cmp	r3, #24
 800a44e:	d82c      	bhi.n	800a4aa <__gethex+0x156>
 800a450:	f1a0 0210 	sub.w	r2, r0, #16
 800a454:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a458:	f7ff ff67 	bl	800a32a <__hexdig_fun>
 800a45c:	1e43      	subs	r3, r0, #1
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	2b18      	cmp	r3, #24
 800a462:	d91d      	bls.n	800a4a0 <__gethex+0x14c>
 800a464:	f1b9 0f00 	cmp.w	r9, #0
 800a468:	d000      	beq.n	800a46c <__gethex+0x118>
 800a46a:	4252      	negs	r2, r2
 800a46c:	4415      	add	r5, r2
 800a46e:	f8cb 1000 	str.w	r1, [fp]
 800a472:	b1e4      	cbz	r4, 800a4ae <__gethex+0x15a>
 800a474:	9b00      	ldr	r3, [sp, #0]
 800a476:	2b00      	cmp	r3, #0
 800a478:	bf14      	ite	ne
 800a47a:	2700      	movne	r7, #0
 800a47c:	2706      	moveq	r7, #6
 800a47e:	4638      	mov	r0, r7
 800a480:	b009      	add	sp, #36	; 0x24
 800a482:	ecbd 8b02 	vpop	{d8}
 800a486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a48a:	463e      	mov	r6, r7
 800a48c:	4625      	mov	r5, r4
 800a48e:	2401      	movs	r4, #1
 800a490:	e7ca      	b.n	800a428 <__gethex+0xd4>
 800a492:	f04f 0900 	mov.w	r9, #0
 800a496:	1cb1      	adds	r1, r6, #2
 800a498:	e7d3      	b.n	800a442 <__gethex+0xee>
 800a49a:	f04f 0901 	mov.w	r9, #1
 800a49e:	e7fa      	b.n	800a496 <__gethex+0x142>
 800a4a0:	230a      	movs	r3, #10
 800a4a2:	fb03 0202 	mla	r2, r3, r2, r0
 800a4a6:	3a10      	subs	r2, #16
 800a4a8:	e7d4      	b.n	800a454 <__gethex+0x100>
 800a4aa:	4631      	mov	r1, r6
 800a4ac:	e7df      	b.n	800a46e <__gethex+0x11a>
 800a4ae:	1bf3      	subs	r3, r6, r7
 800a4b0:	3b01      	subs	r3, #1
 800a4b2:	4621      	mov	r1, r4
 800a4b4:	2b07      	cmp	r3, #7
 800a4b6:	dc0b      	bgt.n	800a4d0 <__gethex+0x17c>
 800a4b8:	ee18 0a10 	vmov	r0, s16
 800a4bc:	f000 fad8 	bl	800aa70 <_Balloc>
 800a4c0:	4604      	mov	r4, r0
 800a4c2:	b940      	cbnz	r0, 800a4d6 <__gethex+0x182>
 800a4c4:	4b65      	ldr	r3, [pc, #404]	; (800a65c <__gethex+0x308>)
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	21de      	movs	r1, #222	; 0xde
 800a4ca:	4865      	ldr	r0, [pc, #404]	; (800a660 <__gethex+0x30c>)
 800a4cc:	f001 fb88 	bl	800bbe0 <__assert_func>
 800a4d0:	3101      	adds	r1, #1
 800a4d2:	105b      	asrs	r3, r3, #1
 800a4d4:	e7ee      	b.n	800a4b4 <__gethex+0x160>
 800a4d6:	f100 0914 	add.w	r9, r0, #20
 800a4da:	f04f 0b00 	mov.w	fp, #0
 800a4de:	f1ca 0301 	rsb	r3, sl, #1
 800a4e2:	f8cd 9008 	str.w	r9, [sp, #8]
 800a4e6:	f8cd b000 	str.w	fp, [sp]
 800a4ea:	9306      	str	r3, [sp, #24]
 800a4ec:	42b7      	cmp	r7, r6
 800a4ee:	d340      	bcc.n	800a572 <__gethex+0x21e>
 800a4f0:	9802      	ldr	r0, [sp, #8]
 800a4f2:	9b00      	ldr	r3, [sp, #0]
 800a4f4:	f840 3b04 	str.w	r3, [r0], #4
 800a4f8:	eba0 0009 	sub.w	r0, r0, r9
 800a4fc:	1080      	asrs	r0, r0, #2
 800a4fe:	0146      	lsls	r6, r0, #5
 800a500:	6120      	str	r0, [r4, #16]
 800a502:	4618      	mov	r0, r3
 800a504:	f000 fbaa 	bl	800ac5c <__hi0bits>
 800a508:	1a30      	subs	r0, r6, r0
 800a50a:	f8d8 6000 	ldr.w	r6, [r8]
 800a50e:	42b0      	cmp	r0, r6
 800a510:	dd63      	ble.n	800a5da <__gethex+0x286>
 800a512:	1b87      	subs	r7, r0, r6
 800a514:	4639      	mov	r1, r7
 800a516:	4620      	mov	r0, r4
 800a518:	f000 ff44 	bl	800b3a4 <__any_on>
 800a51c:	4682      	mov	sl, r0
 800a51e:	b1a8      	cbz	r0, 800a54c <__gethex+0x1f8>
 800a520:	1e7b      	subs	r3, r7, #1
 800a522:	1159      	asrs	r1, r3, #5
 800a524:	f003 021f 	and.w	r2, r3, #31
 800a528:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a52c:	f04f 0a01 	mov.w	sl, #1
 800a530:	fa0a f202 	lsl.w	r2, sl, r2
 800a534:	420a      	tst	r2, r1
 800a536:	d009      	beq.n	800a54c <__gethex+0x1f8>
 800a538:	4553      	cmp	r3, sl
 800a53a:	dd05      	ble.n	800a548 <__gethex+0x1f4>
 800a53c:	1eb9      	subs	r1, r7, #2
 800a53e:	4620      	mov	r0, r4
 800a540:	f000 ff30 	bl	800b3a4 <__any_on>
 800a544:	2800      	cmp	r0, #0
 800a546:	d145      	bne.n	800a5d4 <__gethex+0x280>
 800a548:	f04f 0a02 	mov.w	sl, #2
 800a54c:	4639      	mov	r1, r7
 800a54e:	4620      	mov	r0, r4
 800a550:	f7ff fe99 	bl	800a286 <rshift>
 800a554:	443d      	add	r5, r7
 800a556:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a55a:	42ab      	cmp	r3, r5
 800a55c:	da4c      	bge.n	800a5f8 <__gethex+0x2a4>
 800a55e:	ee18 0a10 	vmov	r0, s16
 800a562:	4621      	mov	r1, r4
 800a564:	f000 fac4 	bl	800aaf0 <_Bfree>
 800a568:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a56a:	2300      	movs	r3, #0
 800a56c:	6013      	str	r3, [r2, #0]
 800a56e:	27a3      	movs	r7, #163	; 0xa3
 800a570:	e785      	b.n	800a47e <__gethex+0x12a>
 800a572:	1e73      	subs	r3, r6, #1
 800a574:	9a05      	ldr	r2, [sp, #20]
 800a576:	9303      	str	r3, [sp, #12]
 800a578:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d019      	beq.n	800a5b4 <__gethex+0x260>
 800a580:	f1bb 0f20 	cmp.w	fp, #32
 800a584:	d107      	bne.n	800a596 <__gethex+0x242>
 800a586:	9b02      	ldr	r3, [sp, #8]
 800a588:	9a00      	ldr	r2, [sp, #0]
 800a58a:	f843 2b04 	str.w	r2, [r3], #4
 800a58e:	9302      	str	r3, [sp, #8]
 800a590:	2300      	movs	r3, #0
 800a592:	9300      	str	r3, [sp, #0]
 800a594:	469b      	mov	fp, r3
 800a596:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a59a:	f7ff fec6 	bl	800a32a <__hexdig_fun>
 800a59e:	9b00      	ldr	r3, [sp, #0]
 800a5a0:	f000 000f 	and.w	r0, r0, #15
 800a5a4:	fa00 f00b 	lsl.w	r0, r0, fp
 800a5a8:	4303      	orrs	r3, r0
 800a5aa:	9300      	str	r3, [sp, #0]
 800a5ac:	f10b 0b04 	add.w	fp, fp, #4
 800a5b0:	9b03      	ldr	r3, [sp, #12]
 800a5b2:	e00d      	b.n	800a5d0 <__gethex+0x27c>
 800a5b4:	9b03      	ldr	r3, [sp, #12]
 800a5b6:	9a06      	ldr	r2, [sp, #24]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	42bb      	cmp	r3, r7
 800a5bc:	d3e0      	bcc.n	800a580 <__gethex+0x22c>
 800a5be:	4618      	mov	r0, r3
 800a5c0:	9901      	ldr	r1, [sp, #4]
 800a5c2:	9307      	str	r3, [sp, #28]
 800a5c4:	4652      	mov	r2, sl
 800a5c6:	f001 fada 	bl	800bb7e <strncmp>
 800a5ca:	9b07      	ldr	r3, [sp, #28]
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	d1d7      	bne.n	800a580 <__gethex+0x22c>
 800a5d0:	461e      	mov	r6, r3
 800a5d2:	e78b      	b.n	800a4ec <__gethex+0x198>
 800a5d4:	f04f 0a03 	mov.w	sl, #3
 800a5d8:	e7b8      	b.n	800a54c <__gethex+0x1f8>
 800a5da:	da0a      	bge.n	800a5f2 <__gethex+0x29e>
 800a5dc:	1a37      	subs	r7, r6, r0
 800a5de:	4621      	mov	r1, r4
 800a5e0:	ee18 0a10 	vmov	r0, s16
 800a5e4:	463a      	mov	r2, r7
 800a5e6:	f000 fc9f 	bl	800af28 <__lshift>
 800a5ea:	1bed      	subs	r5, r5, r7
 800a5ec:	4604      	mov	r4, r0
 800a5ee:	f100 0914 	add.w	r9, r0, #20
 800a5f2:	f04f 0a00 	mov.w	sl, #0
 800a5f6:	e7ae      	b.n	800a556 <__gethex+0x202>
 800a5f8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a5fc:	42a8      	cmp	r0, r5
 800a5fe:	dd72      	ble.n	800a6e6 <__gethex+0x392>
 800a600:	1b45      	subs	r5, r0, r5
 800a602:	42ae      	cmp	r6, r5
 800a604:	dc36      	bgt.n	800a674 <__gethex+0x320>
 800a606:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a60a:	2b02      	cmp	r3, #2
 800a60c:	d02a      	beq.n	800a664 <__gethex+0x310>
 800a60e:	2b03      	cmp	r3, #3
 800a610:	d02c      	beq.n	800a66c <__gethex+0x318>
 800a612:	2b01      	cmp	r3, #1
 800a614:	d115      	bne.n	800a642 <__gethex+0x2ee>
 800a616:	42ae      	cmp	r6, r5
 800a618:	d113      	bne.n	800a642 <__gethex+0x2ee>
 800a61a:	2e01      	cmp	r6, #1
 800a61c:	d10b      	bne.n	800a636 <__gethex+0x2e2>
 800a61e:	9a04      	ldr	r2, [sp, #16]
 800a620:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a624:	6013      	str	r3, [r2, #0]
 800a626:	2301      	movs	r3, #1
 800a628:	6123      	str	r3, [r4, #16]
 800a62a:	f8c9 3000 	str.w	r3, [r9]
 800a62e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a630:	2762      	movs	r7, #98	; 0x62
 800a632:	601c      	str	r4, [r3, #0]
 800a634:	e723      	b.n	800a47e <__gethex+0x12a>
 800a636:	1e71      	subs	r1, r6, #1
 800a638:	4620      	mov	r0, r4
 800a63a:	f000 feb3 	bl	800b3a4 <__any_on>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d1ed      	bne.n	800a61e <__gethex+0x2ca>
 800a642:	ee18 0a10 	vmov	r0, s16
 800a646:	4621      	mov	r1, r4
 800a648:	f000 fa52 	bl	800aaf0 <_Bfree>
 800a64c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a64e:	2300      	movs	r3, #0
 800a650:	6013      	str	r3, [r2, #0]
 800a652:	2750      	movs	r7, #80	; 0x50
 800a654:	e713      	b.n	800a47e <__gethex+0x12a>
 800a656:	bf00      	nop
 800a658:	0800c1f4 	.word	0x0800c1f4
 800a65c:	0800c114 	.word	0x0800c114
 800a660:	0800c188 	.word	0x0800c188
 800a664:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a666:	2b00      	cmp	r3, #0
 800a668:	d1eb      	bne.n	800a642 <__gethex+0x2ee>
 800a66a:	e7d8      	b.n	800a61e <__gethex+0x2ca>
 800a66c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d1d5      	bne.n	800a61e <__gethex+0x2ca>
 800a672:	e7e6      	b.n	800a642 <__gethex+0x2ee>
 800a674:	1e6f      	subs	r7, r5, #1
 800a676:	f1ba 0f00 	cmp.w	sl, #0
 800a67a:	d131      	bne.n	800a6e0 <__gethex+0x38c>
 800a67c:	b127      	cbz	r7, 800a688 <__gethex+0x334>
 800a67e:	4639      	mov	r1, r7
 800a680:	4620      	mov	r0, r4
 800a682:	f000 fe8f 	bl	800b3a4 <__any_on>
 800a686:	4682      	mov	sl, r0
 800a688:	117b      	asrs	r3, r7, #5
 800a68a:	2101      	movs	r1, #1
 800a68c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a690:	f007 071f 	and.w	r7, r7, #31
 800a694:	fa01 f707 	lsl.w	r7, r1, r7
 800a698:	421f      	tst	r7, r3
 800a69a:	4629      	mov	r1, r5
 800a69c:	4620      	mov	r0, r4
 800a69e:	bf18      	it	ne
 800a6a0:	f04a 0a02 	orrne.w	sl, sl, #2
 800a6a4:	1b76      	subs	r6, r6, r5
 800a6a6:	f7ff fdee 	bl	800a286 <rshift>
 800a6aa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a6ae:	2702      	movs	r7, #2
 800a6b0:	f1ba 0f00 	cmp.w	sl, #0
 800a6b4:	d048      	beq.n	800a748 <__gethex+0x3f4>
 800a6b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a6ba:	2b02      	cmp	r3, #2
 800a6bc:	d015      	beq.n	800a6ea <__gethex+0x396>
 800a6be:	2b03      	cmp	r3, #3
 800a6c0:	d017      	beq.n	800a6f2 <__gethex+0x39e>
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	d109      	bne.n	800a6da <__gethex+0x386>
 800a6c6:	f01a 0f02 	tst.w	sl, #2
 800a6ca:	d006      	beq.n	800a6da <__gethex+0x386>
 800a6cc:	f8d9 0000 	ldr.w	r0, [r9]
 800a6d0:	ea4a 0a00 	orr.w	sl, sl, r0
 800a6d4:	f01a 0f01 	tst.w	sl, #1
 800a6d8:	d10e      	bne.n	800a6f8 <__gethex+0x3a4>
 800a6da:	f047 0710 	orr.w	r7, r7, #16
 800a6de:	e033      	b.n	800a748 <__gethex+0x3f4>
 800a6e0:	f04f 0a01 	mov.w	sl, #1
 800a6e4:	e7d0      	b.n	800a688 <__gethex+0x334>
 800a6e6:	2701      	movs	r7, #1
 800a6e8:	e7e2      	b.n	800a6b0 <__gethex+0x35c>
 800a6ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6ec:	f1c3 0301 	rsb	r3, r3, #1
 800a6f0:	9315      	str	r3, [sp, #84]	; 0x54
 800a6f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d0f0      	beq.n	800a6da <__gethex+0x386>
 800a6f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a6fc:	f104 0314 	add.w	r3, r4, #20
 800a700:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a704:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a708:	f04f 0c00 	mov.w	ip, #0
 800a70c:	4618      	mov	r0, r3
 800a70e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a712:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a716:	d01c      	beq.n	800a752 <__gethex+0x3fe>
 800a718:	3201      	adds	r2, #1
 800a71a:	6002      	str	r2, [r0, #0]
 800a71c:	2f02      	cmp	r7, #2
 800a71e:	f104 0314 	add.w	r3, r4, #20
 800a722:	d13f      	bne.n	800a7a4 <__gethex+0x450>
 800a724:	f8d8 2000 	ldr.w	r2, [r8]
 800a728:	3a01      	subs	r2, #1
 800a72a:	42b2      	cmp	r2, r6
 800a72c:	d10a      	bne.n	800a744 <__gethex+0x3f0>
 800a72e:	1171      	asrs	r1, r6, #5
 800a730:	2201      	movs	r2, #1
 800a732:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a736:	f006 061f 	and.w	r6, r6, #31
 800a73a:	fa02 f606 	lsl.w	r6, r2, r6
 800a73e:	421e      	tst	r6, r3
 800a740:	bf18      	it	ne
 800a742:	4617      	movne	r7, r2
 800a744:	f047 0720 	orr.w	r7, r7, #32
 800a748:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a74a:	601c      	str	r4, [r3, #0]
 800a74c:	9b04      	ldr	r3, [sp, #16]
 800a74e:	601d      	str	r5, [r3, #0]
 800a750:	e695      	b.n	800a47e <__gethex+0x12a>
 800a752:	4299      	cmp	r1, r3
 800a754:	f843 cc04 	str.w	ip, [r3, #-4]
 800a758:	d8d8      	bhi.n	800a70c <__gethex+0x3b8>
 800a75a:	68a3      	ldr	r3, [r4, #8]
 800a75c:	459b      	cmp	fp, r3
 800a75e:	db19      	blt.n	800a794 <__gethex+0x440>
 800a760:	6861      	ldr	r1, [r4, #4]
 800a762:	ee18 0a10 	vmov	r0, s16
 800a766:	3101      	adds	r1, #1
 800a768:	f000 f982 	bl	800aa70 <_Balloc>
 800a76c:	4681      	mov	r9, r0
 800a76e:	b918      	cbnz	r0, 800a778 <__gethex+0x424>
 800a770:	4b1a      	ldr	r3, [pc, #104]	; (800a7dc <__gethex+0x488>)
 800a772:	4602      	mov	r2, r0
 800a774:	2184      	movs	r1, #132	; 0x84
 800a776:	e6a8      	b.n	800a4ca <__gethex+0x176>
 800a778:	6922      	ldr	r2, [r4, #16]
 800a77a:	3202      	adds	r2, #2
 800a77c:	f104 010c 	add.w	r1, r4, #12
 800a780:	0092      	lsls	r2, r2, #2
 800a782:	300c      	adds	r0, #12
 800a784:	f7fc feae 	bl	80074e4 <memcpy>
 800a788:	4621      	mov	r1, r4
 800a78a:	ee18 0a10 	vmov	r0, s16
 800a78e:	f000 f9af 	bl	800aaf0 <_Bfree>
 800a792:	464c      	mov	r4, r9
 800a794:	6923      	ldr	r3, [r4, #16]
 800a796:	1c5a      	adds	r2, r3, #1
 800a798:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a79c:	6122      	str	r2, [r4, #16]
 800a79e:	2201      	movs	r2, #1
 800a7a0:	615a      	str	r2, [r3, #20]
 800a7a2:	e7bb      	b.n	800a71c <__gethex+0x3c8>
 800a7a4:	6922      	ldr	r2, [r4, #16]
 800a7a6:	455a      	cmp	r2, fp
 800a7a8:	dd0b      	ble.n	800a7c2 <__gethex+0x46e>
 800a7aa:	2101      	movs	r1, #1
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	f7ff fd6a 	bl	800a286 <rshift>
 800a7b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a7b6:	3501      	adds	r5, #1
 800a7b8:	42ab      	cmp	r3, r5
 800a7ba:	f6ff aed0 	blt.w	800a55e <__gethex+0x20a>
 800a7be:	2701      	movs	r7, #1
 800a7c0:	e7c0      	b.n	800a744 <__gethex+0x3f0>
 800a7c2:	f016 061f 	ands.w	r6, r6, #31
 800a7c6:	d0fa      	beq.n	800a7be <__gethex+0x46a>
 800a7c8:	449a      	add	sl, r3
 800a7ca:	f1c6 0620 	rsb	r6, r6, #32
 800a7ce:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a7d2:	f000 fa43 	bl	800ac5c <__hi0bits>
 800a7d6:	42b0      	cmp	r0, r6
 800a7d8:	dbe7      	blt.n	800a7aa <__gethex+0x456>
 800a7da:	e7f0      	b.n	800a7be <__gethex+0x46a>
 800a7dc:	0800c114 	.word	0x0800c114

0800a7e0 <L_shift>:
 800a7e0:	f1c2 0208 	rsb	r2, r2, #8
 800a7e4:	0092      	lsls	r2, r2, #2
 800a7e6:	b570      	push	{r4, r5, r6, lr}
 800a7e8:	f1c2 0620 	rsb	r6, r2, #32
 800a7ec:	6843      	ldr	r3, [r0, #4]
 800a7ee:	6804      	ldr	r4, [r0, #0]
 800a7f0:	fa03 f506 	lsl.w	r5, r3, r6
 800a7f4:	432c      	orrs	r4, r5
 800a7f6:	40d3      	lsrs	r3, r2
 800a7f8:	6004      	str	r4, [r0, #0]
 800a7fa:	f840 3f04 	str.w	r3, [r0, #4]!
 800a7fe:	4288      	cmp	r0, r1
 800a800:	d3f4      	bcc.n	800a7ec <L_shift+0xc>
 800a802:	bd70      	pop	{r4, r5, r6, pc}

0800a804 <__match>:
 800a804:	b530      	push	{r4, r5, lr}
 800a806:	6803      	ldr	r3, [r0, #0]
 800a808:	3301      	adds	r3, #1
 800a80a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a80e:	b914      	cbnz	r4, 800a816 <__match+0x12>
 800a810:	6003      	str	r3, [r0, #0]
 800a812:	2001      	movs	r0, #1
 800a814:	bd30      	pop	{r4, r5, pc}
 800a816:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a81a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a81e:	2d19      	cmp	r5, #25
 800a820:	bf98      	it	ls
 800a822:	3220      	addls	r2, #32
 800a824:	42a2      	cmp	r2, r4
 800a826:	d0f0      	beq.n	800a80a <__match+0x6>
 800a828:	2000      	movs	r0, #0
 800a82a:	e7f3      	b.n	800a814 <__match+0x10>

0800a82c <__hexnan>:
 800a82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a830:	680b      	ldr	r3, [r1, #0]
 800a832:	6801      	ldr	r1, [r0, #0]
 800a834:	115e      	asrs	r6, r3, #5
 800a836:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a83a:	f013 031f 	ands.w	r3, r3, #31
 800a83e:	b087      	sub	sp, #28
 800a840:	bf18      	it	ne
 800a842:	3604      	addne	r6, #4
 800a844:	2500      	movs	r5, #0
 800a846:	1f37      	subs	r7, r6, #4
 800a848:	4682      	mov	sl, r0
 800a84a:	4690      	mov	r8, r2
 800a84c:	9301      	str	r3, [sp, #4]
 800a84e:	f846 5c04 	str.w	r5, [r6, #-4]
 800a852:	46b9      	mov	r9, r7
 800a854:	463c      	mov	r4, r7
 800a856:	9502      	str	r5, [sp, #8]
 800a858:	46ab      	mov	fp, r5
 800a85a:	784a      	ldrb	r2, [r1, #1]
 800a85c:	1c4b      	adds	r3, r1, #1
 800a85e:	9303      	str	r3, [sp, #12]
 800a860:	b342      	cbz	r2, 800a8b4 <__hexnan+0x88>
 800a862:	4610      	mov	r0, r2
 800a864:	9105      	str	r1, [sp, #20]
 800a866:	9204      	str	r2, [sp, #16]
 800a868:	f7ff fd5f 	bl	800a32a <__hexdig_fun>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d14f      	bne.n	800a910 <__hexnan+0xe4>
 800a870:	9a04      	ldr	r2, [sp, #16]
 800a872:	9905      	ldr	r1, [sp, #20]
 800a874:	2a20      	cmp	r2, #32
 800a876:	d818      	bhi.n	800a8aa <__hexnan+0x7e>
 800a878:	9b02      	ldr	r3, [sp, #8]
 800a87a:	459b      	cmp	fp, r3
 800a87c:	dd13      	ble.n	800a8a6 <__hexnan+0x7a>
 800a87e:	454c      	cmp	r4, r9
 800a880:	d206      	bcs.n	800a890 <__hexnan+0x64>
 800a882:	2d07      	cmp	r5, #7
 800a884:	dc04      	bgt.n	800a890 <__hexnan+0x64>
 800a886:	462a      	mov	r2, r5
 800a888:	4649      	mov	r1, r9
 800a88a:	4620      	mov	r0, r4
 800a88c:	f7ff ffa8 	bl	800a7e0 <L_shift>
 800a890:	4544      	cmp	r4, r8
 800a892:	d950      	bls.n	800a936 <__hexnan+0x10a>
 800a894:	2300      	movs	r3, #0
 800a896:	f1a4 0904 	sub.w	r9, r4, #4
 800a89a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a89e:	f8cd b008 	str.w	fp, [sp, #8]
 800a8a2:	464c      	mov	r4, r9
 800a8a4:	461d      	mov	r5, r3
 800a8a6:	9903      	ldr	r1, [sp, #12]
 800a8a8:	e7d7      	b.n	800a85a <__hexnan+0x2e>
 800a8aa:	2a29      	cmp	r2, #41	; 0x29
 800a8ac:	d156      	bne.n	800a95c <__hexnan+0x130>
 800a8ae:	3102      	adds	r1, #2
 800a8b0:	f8ca 1000 	str.w	r1, [sl]
 800a8b4:	f1bb 0f00 	cmp.w	fp, #0
 800a8b8:	d050      	beq.n	800a95c <__hexnan+0x130>
 800a8ba:	454c      	cmp	r4, r9
 800a8bc:	d206      	bcs.n	800a8cc <__hexnan+0xa0>
 800a8be:	2d07      	cmp	r5, #7
 800a8c0:	dc04      	bgt.n	800a8cc <__hexnan+0xa0>
 800a8c2:	462a      	mov	r2, r5
 800a8c4:	4649      	mov	r1, r9
 800a8c6:	4620      	mov	r0, r4
 800a8c8:	f7ff ff8a 	bl	800a7e0 <L_shift>
 800a8cc:	4544      	cmp	r4, r8
 800a8ce:	d934      	bls.n	800a93a <__hexnan+0x10e>
 800a8d0:	f1a8 0204 	sub.w	r2, r8, #4
 800a8d4:	4623      	mov	r3, r4
 800a8d6:	f853 1b04 	ldr.w	r1, [r3], #4
 800a8da:	f842 1f04 	str.w	r1, [r2, #4]!
 800a8de:	429f      	cmp	r7, r3
 800a8e0:	d2f9      	bcs.n	800a8d6 <__hexnan+0xaa>
 800a8e2:	1b3b      	subs	r3, r7, r4
 800a8e4:	f023 0303 	bic.w	r3, r3, #3
 800a8e8:	3304      	adds	r3, #4
 800a8ea:	3401      	adds	r4, #1
 800a8ec:	3e03      	subs	r6, #3
 800a8ee:	42b4      	cmp	r4, r6
 800a8f0:	bf88      	it	hi
 800a8f2:	2304      	movhi	r3, #4
 800a8f4:	4443      	add	r3, r8
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	f843 2b04 	str.w	r2, [r3], #4
 800a8fc:	429f      	cmp	r7, r3
 800a8fe:	d2fb      	bcs.n	800a8f8 <__hexnan+0xcc>
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	b91b      	cbnz	r3, 800a90c <__hexnan+0xe0>
 800a904:	4547      	cmp	r7, r8
 800a906:	d127      	bne.n	800a958 <__hexnan+0x12c>
 800a908:	2301      	movs	r3, #1
 800a90a:	603b      	str	r3, [r7, #0]
 800a90c:	2005      	movs	r0, #5
 800a90e:	e026      	b.n	800a95e <__hexnan+0x132>
 800a910:	3501      	adds	r5, #1
 800a912:	2d08      	cmp	r5, #8
 800a914:	f10b 0b01 	add.w	fp, fp, #1
 800a918:	dd06      	ble.n	800a928 <__hexnan+0xfc>
 800a91a:	4544      	cmp	r4, r8
 800a91c:	d9c3      	bls.n	800a8a6 <__hexnan+0x7a>
 800a91e:	2300      	movs	r3, #0
 800a920:	f844 3c04 	str.w	r3, [r4, #-4]
 800a924:	2501      	movs	r5, #1
 800a926:	3c04      	subs	r4, #4
 800a928:	6822      	ldr	r2, [r4, #0]
 800a92a:	f000 000f 	and.w	r0, r0, #15
 800a92e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a932:	6022      	str	r2, [r4, #0]
 800a934:	e7b7      	b.n	800a8a6 <__hexnan+0x7a>
 800a936:	2508      	movs	r5, #8
 800a938:	e7b5      	b.n	800a8a6 <__hexnan+0x7a>
 800a93a:	9b01      	ldr	r3, [sp, #4]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d0df      	beq.n	800a900 <__hexnan+0xd4>
 800a940:	f04f 32ff 	mov.w	r2, #4294967295
 800a944:	f1c3 0320 	rsb	r3, r3, #32
 800a948:	fa22 f303 	lsr.w	r3, r2, r3
 800a94c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a950:	401a      	ands	r2, r3
 800a952:	f846 2c04 	str.w	r2, [r6, #-4]
 800a956:	e7d3      	b.n	800a900 <__hexnan+0xd4>
 800a958:	3f04      	subs	r7, #4
 800a95a:	e7d1      	b.n	800a900 <__hexnan+0xd4>
 800a95c:	2004      	movs	r0, #4
 800a95e:	b007      	add	sp, #28
 800a960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a964 <_localeconv_r>:
 800a964:	4800      	ldr	r0, [pc, #0]	; (800a968 <_localeconv_r+0x4>)
 800a966:	4770      	bx	lr
 800a968:	20000164 	.word	0x20000164

0800a96c <__retarget_lock_init_recursive>:
 800a96c:	4770      	bx	lr

0800a96e <__retarget_lock_acquire_recursive>:
 800a96e:	4770      	bx	lr

0800a970 <__retarget_lock_release_recursive>:
 800a970:	4770      	bx	lr

0800a972 <__swhatbuf_r>:
 800a972:	b570      	push	{r4, r5, r6, lr}
 800a974:	460e      	mov	r6, r1
 800a976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a97a:	2900      	cmp	r1, #0
 800a97c:	b096      	sub	sp, #88	; 0x58
 800a97e:	4614      	mov	r4, r2
 800a980:	461d      	mov	r5, r3
 800a982:	da07      	bge.n	800a994 <__swhatbuf_r+0x22>
 800a984:	2300      	movs	r3, #0
 800a986:	602b      	str	r3, [r5, #0]
 800a988:	89b3      	ldrh	r3, [r6, #12]
 800a98a:	061a      	lsls	r2, r3, #24
 800a98c:	d410      	bmi.n	800a9b0 <__swhatbuf_r+0x3e>
 800a98e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a992:	e00e      	b.n	800a9b2 <__swhatbuf_r+0x40>
 800a994:	466a      	mov	r2, sp
 800a996:	f001 f963 	bl	800bc60 <_fstat_r>
 800a99a:	2800      	cmp	r0, #0
 800a99c:	dbf2      	blt.n	800a984 <__swhatbuf_r+0x12>
 800a99e:	9a01      	ldr	r2, [sp, #4]
 800a9a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a9a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a9a8:	425a      	negs	r2, r3
 800a9aa:	415a      	adcs	r2, r3
 800a9ac:	602a      	str	r2, [r5, #0]
 800a9ae:	e7ee      	b.n	800a98e <__swhatbuf_r+0x1c>
 800a9b0:	2340      	movs	r3, #64	; 0x40
 800a9b2:	2000      	movs	r0, #0
 800a9b4:	6023      	str	r3, [r4, #0]
 800a9b6:	b016      	add	sp, #88	; 0x58
 800a9b8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a9bc <__smakebuf_r>:
 800a9bc:	898b      	ldrh	r3, [r1, #12]
 800a9be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a9c0:	079d      	lsls	r5, r3, #30
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	460c      	mov	r4, r1
 800a9c6:	d507      	bpl.n	800a9d8 <__smakebuf_r+0x1c>
 800a9c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a9cc:	6023      	str	r3, [r4, #0]
 800a9ce:	6123      	str	r3, [r4, #16]
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	6163      	str	r3, [r4, #20]
 800a9d4:	b002      	add	sp, #8
 800a9d6:	bd70      	pop	{r4, r5, r6, pc}
 800a9d8:	ab01      	add	r3, sp, #4
 800a9da:	466a      	mov	r2, sp
 800a9dc:	f7ff ffc9 	bl	800a972 <__swhatbuf_r>
 800a9e0:	9900      	ldr	r1, [sp, #0]
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	4630      	mov	r0, r6
 800a9e6:	f000 fd5d 	bl	800b4a4 <_malloc_r>
 800a9ea:	b948      	cbnz	r0, 800aa00 <__smakebuf_r+0x44>
 800a9ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9f0:	059a      	lsls	r2, r3, #22
 800a9f2:	d4ef      	bmi.n	800a9d4 <__smakebuf_r+0x18>
 800a9f4:	f023 0303 	bic.w	r3, r3, #3
 800a9f8:	f043 0302 	orr.w	r3, r3, #2
 800a9fc:	81a3      	strh	r3, [r4, #12]
 800a9fe:	e7e3      	b.n	800a9c8 <__smakebuf_r+0xc>
 800aa00:	4b0d      	ldr	r3, [pc, #52]	; (800aa38 <__smakebuf_r+0x7c>)
 800aa02:	62b3      	str	r3, [r6, #40]	; 0x28
 800aa04:	89a3      	ldrh	r3, [r4, #12]
 800aa06:	6020      	str	r0, [r4, #0]
 800aa08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa0c:	81a3      	strh	r3, [r4, #12]
 800aa0e:	9b00      	ldr	r3, [sp, #0]
 800aa10:	6163      	str	r3, [r4, #20]
 800aa12:	9b01      	ldr	r3, [sp, #4]
 800aa14:	6120      	str	r0, [r4, #16]
 800aa16:	b15b      	cbz	r3, 800aa30 <__smakebuf_r+0x74>
 800aa18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	f001 f931 	bl	800bc84 <_isatty_r>
 800aa22:	b128      	cbz	r0, 800aa30 <__smakebuf_r+0x74>
 800aa24:	89a3      	ldrh	r3, [r4, #12]
 800aa26:	f023 0303 	bic.w	r3, r3, #3
 800aa2a:	f043 0301 	orr.w	r3, r3, #1
 800aa2e:	81a3      	strh	r3, [r4, #12]
 800aa30:	89a0      	ldrh	r0, [r4, #12]
 800aa32:	4305      	orrs	r5, r0
 800aa34:	81a5      	strh	r5, [r4, #12]
 800aa36:	e7cd      	b.n	800a9d4 <__smakebuf_r+0x18>
 800aa38:	0800a0e5 	.word	0x0800a0e5

0800aa3c <malloc>:
 800aa3c:	4b02      	ldr	r3, [pc, #8]	; (800aa48 <malloc+0xc>)
 800aa3e:	4601      	mov	r1, r0
 800aa40:	6818      	ldr	r0, [r3, #0]
 800aa42:	f000 bd2f 	b.w	800b4a4 <_malloc_r>
 800aa46:	bf00      	nop
 800aa48:	2000000c 	.word	0x2000000c

0800aa4c <__ascii_mbtowc>:
 800aa4c:	b082      	sub	sp, #8
 800aa4e:	b901      	cbnz	r1, 800aa52 <__ascii_mbtowc+0x6>
 800aa50:	a901      	add	r1, sp, #4
 800aa52:	b142      	cbz	r2, 800aa66 <__ascii_mbtowc+0x1a>
 800aa54:	b14b      	cbz	r3, 800aa6a <__ascii_mbtowc+0x1e>
 800aa56:	7813      	ldrb	r3, [r2, #0]
 800aa58:	600b      	str	r3, [r1, #0]
 800aa5a:	7812      	ldrb	r2, [r2, #0]
 800aa5c:	1e10      	subs	r0, r2, #0
 800aa5e:	bf18      	it	ne
 800aa60:	2001      	movne	r0, #1
 800aa62:	b002      	add	sp, #8
 800aa64:	4770      	bx	lr
 800aa66:	4610      	mov	r0, r2
 800aa68:	e7fb      	b.n	800aa62 <__ascii_mbtowc+0x16>
 800aa6a:	f06f 0001 	mvn.w	r0, #1
 800aa6e:	e7f8      	b.n	800aa62 <__ascii_mbtowc+0x16>

0800aa70 <_Balloc>:
 800aa70:	b570      	push	{r4, r5, r6, lr}
 800aa72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aa74:	4604      	mov	r4, r0
 800aa76:	460d      	mov	r5, r1
 800aa78:	b976      	cbnz	r6, 800aa98 <_Balloc+0x28>
 800aa7a:	2010      	movs	r0, #16
 800aa7c:	f7ff ffde 	bl	800aa3c <malloc>
 800aa80:	4602      	mov	r2, r0
 800aa82:	6260      	str	r0, [r4, #36]	; 0x24
 800aa84:	b920      	cbnz	r0, 800aa90 <_Balloc+0x20>
 800aa86:	4b18      	ldr	r3, [pc, #96]	; (800aae8 <_Balloc+0x78>)
 800aa88:	4818      	ldr	r0, [pc, #96]	; (800aaec <_Balloc+0x7c>)
 800aa8a:	2166      	movs	r1, #102	; 0x66
 800aa8c:	f001 f8a8 	bl	800bbe0 <__assert_func>
 800aa90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa94:	6006      	str	r6, [r0, #0]
 800aa96:	60c6      	str	r6, [r0, #12]
 800aa98:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aa9a:	68f3      	ldr	r3, [r6, #12]
 800aa9c:	b183      	cbz	r3, 800aac0 <_Balloc+0x50>
 800aa9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aaa0:	68db      	ldr	r3, [r3, #12]
 800aaa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aaa6:	b9b8      	cbnz	r0, 800aad8 <_Balloc+0x68>
 800aaa8:	2101      	movs	r1, #1
 800aaaa:	fa01 f605 	lsl.w	r6, r1, r5
 800aaae:	1d72      	adds	r2, r6, #5
 800aab0:	0092      	lsls	r2, r2, #2
 800aab2:	4620      	mov	r0, r4
 800aab4:	f000 fc97 	bl	800b3e6 <_calloc_r>
 800aab8:	b160      	cbz	r0, 800aad4 <_Balloc+0x64>
 800aaba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aabe:	e00e      	b.n	800aade <_Balloc+0x6e>
 800aac0:	2221      	movs	r2, #33	; 0x21
 800aac2:	2104      	movs	r1, #4
 800aac4:	4620      	mov	r0, r4
 800aac6:	f000 fc8e 	bl	800b3e6 <_calloc_r>
 800aaca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aacc:	60f0      	str	r0, [r6, #12]
 800aace:	68db      	ldr	r3, [r3, #12]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d1e4      	bne.n	800aa9e <_Balloc+0x2e>
 800aad4:	2000      	movs	r0, #0
 800aad6:	bd70      	pop	{r4, r5, r6, pc}
 800aad8:	6802      	ldr	r2, [r0, #0]
 800aada:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aade:	2300      	movs	r3, #0
 800aae0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aae4:	e7f7      	b.n	800aad6 <_Balloc+0x66>
 800aae6:	bf00      	nop
 800aae8:	0800c09e 	.word	0x0800c09e
 800aaec:	0800c208 	.word	0x0800c208

0800aaf0 <_Bfree>:
 800aaf0:	b570      	push	{r4, r5, r6, lr}
 800aaf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aaf4:	4605      	mov	r5, r0
 800aaf6:	460c      	mov	r4, r1
 800aaf8:	b976      	cbnz	r6, 800ab18 <_Bfree+0x28>
 800aafa:	2010      	movs	r0, #16
 800aafc:	f7ff ff9e 	bl	800aa3c <malloc>
 800ab00:	4602      	mov	r2, r0
 800ab02:	6268      	str	r0, [r5, #36]	; 0x24
 800ab04:	b920      	cbnz	r0, 800ab10 <_Bfree+0x20>
 800ab06:	4b09      	ldr	r3, [pc, #36]	; (800ab2c <_Bfree+0x3c>)
 800ab08:	4809      	ldr	r0, [pc, #36]	; (800ab30 <_Bfree+0x40>)
 800ab0a:	218a      	movs	r1, #138	; 0x8a
 800ab0c:	f001 f868 	bl	800bbe0 <__assert_func>
 800ab10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab14:	6006      	str	r6, [r0, #0]
 800ab16:	60c6      	str	r6, [r0, #12]
 800ab18:	b13c      	cbz	r4, 800ab2a <_Bfree+0x3a>
 800ab1a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ab1c:	6862      	ldr	r2, [r4, #4]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab24:	6021      	str	r1, [r4, #0]
 800ab26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab2a:	bd70      	pop	{r4, r5, r6, pc}
 800ab2c:	0800c09e 	.word	0x0800c09e
 800ab30:	0800c208 	.word	0x0800c208

0800ab34 <__multadd>:
 800ab34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab38:	690e      	ldr	r6, [r1, #16]
 800ab3a:	4607      	mov	r7, r0
 800ab3c:	4698      	mov	r8, r3
 800ab3e:	460c      	mov	r4, r1
 800ab40:	f101 0014 	add.w	r0, r1, #20
 800ab44:	2300      	movs	r3, #0
 800ab46:	6805      	ldr	r5, [r0, #0]
 800ab48:	b2a9      	uxth	r1, r5
 800ab4a:	fb02 8101 	mla	r1, r2, r1, r8
 800ab4e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ab52:	0c2d      	lsrs	r5, r5, #16
 800ab54:	fb02 c505 	mla	r5, r2, r5, ip
 800ab58:	b289      	uxth	r1, r1
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ab60:	429e      	cmp	r6, r3
 800ab62:	f840 1b04 	str.w	r1, [r0], #4
 800ab66:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ab6a:	dcec      	bgt.n	800ab46 <__multadd+0x12>
 800ab6c:	f1b8 0f00 	cmp.w	r8, #0
 800ab70:	d022      	beq.n	800abb8 <__multadd+0x84>
 800ab72:	68a3      	ldr	r3, [r4, #8]
 800ab74:	42b3      	cmp	r3, r6
 800ab76:	dc19      	bgt.n	800abac <__multadd+0x78>
 800ab78:	6861      	ldr	r1, [r4, #4]
 800ab7a:	4638      	mov	r0, r7
 800ab7c:	3101      	adds	r1, #1
 800ab7e:	f7ff ff77 	bl	800aa70 <_Balloc>
 800ab82:	4605      	mov	r5, r0
 800ab84:	b928      	cbnz	r0, 800ab92 <__multadd+0x5e>
 800ab86:	4602      	mov	r2, r0
 800ab88:	4b0d      	ldr	r3, [pc, #52]	; (800abc0 <__multadd+0x8c>)
 800ab8a:	480e      	ldr	r0, [pc, #56]	; (800abc4 <__multadd+0x90>)
 800ab8c:	21b5      	movs	r1, #181	; 0xb5
 800ab8e:	f001 f827 	bl	800bbe0 <__assert_func>
 800ab92:	6922      	ldr	r2, [r4, #16]
 800ab94:	3202      	adds	r2, #2
 800ab96:	f104 010c 	add.w	r1, r4, #12
 800ab9a:	0092      	lsls	r2, r2, #2
 800ab9c:	300c      	adds	r0, #12
 800ab9e:	f7fc fca1 	bl	80074e4 <memcpy>
 800aba2:	4621      	mov	r1, r4
 800aba4:	4638      	mov	r0, r7
 800aba6:	f7ff ffa3 	bl	800aaf0 <_Bfree>
 800abaa:	462c      	mov	r4, r5
 800abac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800abb0:	3601      	adds	r6, #1
 800abb2:	f8c3 8014 	str.w	r8, [r3, #20]
 800abb6:	6126      	str	r6, [r4, #16]
 800abb8:	4620      	mov	r0, r4
 800abba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abbe:	bf00      	nop
 800abc0:	0800c114 	.word	0x0800c114
 800abc4:	0800c208 	.word	0x0800c208

0800abc8 <__s2b>:
 800abc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abcc:	460c      	mov	r4, r1
 800abce:	4615      	mov	r5, r2
 800abd0:	461f      	mov	r7, r3
 800abd2:	2209      	movs	r2, #9
 800abd4:	3308      	adds	r3, #8
 800abd6:	4606      	mov	r6, r0
 800abd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800abdc:	2100      	movs	r1, #0
 800abde:	2201      	movs	r2, #1
 800abe0:	429a      	cmp	r2, r3
 800abe2:	db09      	blt.n	800abf8 <__s2b+0x30>
 800abe4:	4630      	mov	r0, r6
 800abe6:	f7ff ff43 	bl	800aa70 <_Balloc>
 800abea:	b940      	cbnz	r0, 800abfe <__s2b+0x36>
 800abec:	4602      	mov	r2, r0
 800abee:	4b19      	ldr	r3, [pc, #100]	; (800ac54 <__s2b+0x8c>)
 800abf0:	4819      	ldr	r0, [pc, #100]	; (800ac58 <__s2b+0x90>)
 800abf2:	21ce      	movs	r1, #206	; 0xce
 800abf4:	f000 fff4 	bl	800bbe0 <__assert_func>
 800abf8:	0052      	lsls	r2, r2, #1
 800abfa:	3101      	adds	r1, #1
 800abfc:	e7f0      	b.n	800abe0 <__s2b+0x18>
 800abfe:	9b08      	ldr	r3, [sp, #32]
 800ac00:	6143      	str	r3, [r0, #20]
 800ac02:	2d09      	cmp	r5, #9
 800ac04:	f04f 0301 	mov.w	r3, #1
 800ac08:	6103      	str	r3, [r0, #16]
 800ac0a:	dd16      	ble.n	800ac3a <__s2b+0x72>
 800ac0c:	f104 0909 	add.w	r9, r4, #9
 800ac10:	46c8      	mov	r8, r9
 800ac12:	442c      	add	r4, r5
 800ac14:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ac18:	4601      	mov	r1, r0
 800ac1a:	3b30      	subs	r3, #48	; 0x30
 800ac1c:	220a      	movs	r2, #10
 800ac1e:	4630      	mov	r0, r6
 800ac20:	f7ff ff88 	bl	800ab34 <__multadd>
 800ac24:	45a0      	cmp	r8, r4
 800ac26:	d1f5      	bne.n	800ac14 <__s2b+0x4c>
 800ac28:	f1a5 0408 	sub.w	r4, r5, #8
 800ac2c:	444c      	add	r4, r9
 800ac2e:	1b2d      	subs	r5, r5, r4
 800ac30:	1963      	adds	r3, r4, r5
 800ac32:	42bb      	cmp	r3, r7
 800ac34:	db04      	blt.n	800ac40 <__s2b+0x78>
 800ac36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac3a:	340a      	adds	r4, #10
 800ac3c:	2509      	movs	r5, #9
 800ac3e:	e7f6      	b.n	800ac2e <__s2b+0x66>
 800ac40:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac44:	4601      	mov	r1, r0
 800ac46:	3b30      	subs	r3, #48	; 0x30
 800ac48:	220a      	movs	r2, #10
 800ac4a:	4630      	mov	r0, r6
 800ac4c:	f7ff ff72 	bl	800ab34 <__multadd>
 800ac50:	e7ee      	b.n	800ac30 <__s2b+0x68>
 800ac52:	bf00      	nop
 800ac54:	0800c114 	.word	0x0800c114
 800ac58:	0800c208 	.word	0x0800c208

0800ac5c <__hi0bits>:
 800ac5c:	0c03      	lsrs	r3, r0, #16
 800ac5e:	041b      	lsls	r3, r3, #16
 800ac60:	b9d3      	cbnz	r3, 800ac98 <__hi0bits+0x3c>
 800ac62:	0400      	lsls	r0, r0, #16
 800ac64:	2310      	movs	r3, #16
 800ac66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac6a:	bf04      	itt	eq
 800ac6c:	0200      	lsleq	r0, r0, #8
 800ac6e:	3308      	addeq	r3, #8
 800ac70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac74:	bf04      	itt	eq
 800ac76:	0100      	lsleq	r0, r0, #4
 800ac78:	3304      	addeq	r3, #4
 800ac7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac7e:	bf04      	itt	eq
 800ac80:	0080      	lsleq	r0, r0, #2
 800ac82:	3302      	addeq	r3, #2
 800ac84:	2800      	cmp	r0, #0
 800ac86:	db05      	blt.n	800ac94 <__hi0bits+0x38>
 800ac88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac8c:	f103 0301 	add.w	r3, r3, #1
 800ac90:	bf08      	it	eq
 800ac92:	2320      	moveq	r3, #32
 800ac94:	4618      	mov	r0, r3
 800ac96:	4770      	bx	lr
 800ac98:	2300      	movs	r3, #0
 800ac9a:	e7e4      	b.n	800ac66 <__hi0bits+0xa>

0800ac9c <__lo0bits>:
 800ac9c:	6803      	ldr	r3, [r0, #0]
 800ac9e:	f013 0207 	ands.w	r2, r3, #7
 800aca2:	4601      	mov	r1, r0
 800aca4:	d00b      	beq.n	800acbe <__lo0bits+0x22>
 800aca6:	07da      	lsls	r2, r3, #31
 800aca8:	d424      	bmi.n	800acf4 <__lo0bits+0x58>
 800acaa:	0798      	lsls	r0, r3, #30
 800acac:	bf49      	itett	mi
 800acae:	085b      	lsrmi	r3, r3, #1
 800acb0:	089b      	lsrpl	r3, r3, #2
 800acb2:	2001      	movmi	r0, #1
 800acb4:	600b      	strmi	r3, [r1, #0]
 800acb6:	bf5c      	itt	pl
 800acb8:	600b      	strpl	r3, [r1, #0]
 800acba:	2002      	movpl	r0, #2
 800acbc:	4770      	bx	lr
 800acbe:	b298      	uxth	r0, r3
 800acc0:	b9b0      	cbnz	r0, 800acf0 <__lo0bits+0x54>
 800acc2:	0c1b      	lsrs	r3, r3, #16
 800acc4:	2010      	movs	r0, #16
 800acc6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800acca:	bf04      	itt	eq
 800accc:	0a1b      	lsreq	r3, r3, #8
 800acce:	3008      	addeq	r0, #8
 800acd0:	071a      	lsls	r2, r3, #28
 800acd2:	bf04      	itt	eq
 800acd4:	091b      	lsreq	r3, r3, #4
 800acd6:	3004      	addeq	r0, #4
 800acd8:	079a      	lsls	r2, r3, #30
 800acda:	bf04      	itt	eq
 800acdc:	089b      	lsreq	r3, r3, #2
 800acde:	3002      	addeq	r0, #2
 800ace0:	07da      	lsls	r2, r3, #31
 800ace2:	d403      	bmi.n	800acec <__lo0bits+0x50>
 800ace4:	085b      	lsrs	r3, r3, #1
 800ace6:	f100 0001 	add.w	r0, r0, #1
 800acea:	d005      	beq.n	800acf8 <__lo0bits+0x5c>
 800acec:	600b      	str	r3, [r1, #0]
 800acee:	4770      	bx	lr
 800acf0:	4610      	mov	r0, r2
 800acf2:	e7e8      	b.n	800acc6 <__lo0bits+0x2a>
 800acf4:	2000      	movs	r0, #0
 800acf6:	4770      	bx	lr
 800acf8:	2020      	movs	r0, #32
 800acfa:	4770      	bx	lr

0800acfc <__i2b>:
 800acfc:	b510      	push	{r4, lr}
 800acfe:	460c      	mov	r4, r1
 800ad00:	2101      	movs	r1, #1
 800ad02:	f7ff feb5 	bl	800aa70 <_Balloc>
 800ad06:	4602      	mov	r2, r0
 800ad08:	b928      	cbnz	r0, 800ad16 <__i2b+0x1a>
 800ad0a:	4b05      	ldr	r3, [pc, #20]	; (800ad20 <__i2b+0x24>)
 800ad0c:	4805      	ldr	r0, [pc, #20]	; (800ad24 <__i2b+0x28>)
 800ad0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ad12:	f000 ff65 	bl	800bbe0 <__assert_func>
 800ad16:	2301      	movs	r3, #1
 800ad18:	6144      	str	r4, [r0, #20]
 800ad1a:	6103      	str	r3, [r0, #16]
 800ad1c:	bd10      	pop	{r4, pc}
 800ad1e:	bf00      	nop
 800ad20:	0800c114 	.word	0x0800c114
 800ad24:	0800c208 	.word	0x0800c208

0800ad28 <__multiply>:
 800ad28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2c:	4614      	mov	r4, r2
 800ad2e:	690a      	ldr	r2, [r1, #16]
 800ad30:	6923      	ldr	r3, [r4, #16]
 800ad32:	429a      	cmp	r2, r3
 800ad34:	bfb8      	it	lt
 800ad36:	460b      	movlt	r3, r1
 800ad38:	460d      	mov	r5, r1
 800ad3a:	bfbc      	itt	lt
 800ad3c:	4625      	movlt	r5, r4
 800ad3e:	461c      	movlt	r4, r3
 800ad40:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ad44:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ad48:	68ab      	ldr	r3, [r5, #8]
 800ad4a:	6869      	ldr	r1, [r5, #4]
 800ad4c:	eb0a 0709 	add.w	r7, sl, r9
 800ad50:	42bb      	cmp	r3, r7
 800ad52:	b085      	sub	sp, #20
 800ad54:	bfb8      	it	lt
 800ad56:	3101      	addlt	r1, #1
 800ad58:	f7ff fe8a 	bl	800aa70 <_Balloc>
 800ad5c:	b930      	cbnz	r0, 800ad6c <__multiply+0x44>
 800ad5e:	4602      	mov	r2, r0
 800ad60:	4b42      	ldr	r3, [pc, #264]	; (800ae6c <__multiply+0x144>)
 800ad62:	4843      	ldr	r0, [pc, #268]	; (800ae70 <__multiply+0x148>)
 800ad64:	f240 115d 	movw	r1, #349	; 0x15d
 800ad68:	f000 ff3a 	bl	800bbe0 <__assert_func>
 800ad6c:	f100 0614 	add.w	r6, r0, #20
 800ad70:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ad74:	4633      	mov	r3, r6
 800ad76:	2200      	movs	r2, #0
 800ad78:	4543      	cmp	r3, r8
 800ad7a:	d31e      	bcc.n	800adba <__multiply+0x92>
 800ad7c:	f105 0c14 	add.w	ip, r5, #20
 800ad80:	f104 0314 	add.w	r3, r4, #20
 800ad84:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ad88:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ad8c:	9202      	str	r2, [sp, #8]
 800ad8e:	ebac 0205 	sub.w	r2, ip, r5
 800ad92:	3a15      	subs	r2, #21
 800ad94:	f022 0203 	bic.w	r2, r2, #3
 800ad98:	3204      	adds	r2, #4
 800ad9a:	f105 0115 	add.w	r1, r5, #21
 800ad9e:	458c      	cmp	ip, r1
 800ada0:	bf38      	it	cc
 800ada2:	2204      	movcc	r2, #4
 800ada4:	9201      	str	r2, [sp, #4]
 800ada6:	9a02      	ldr	r2, [sp, #8]
 800ada8:	9303      	str	r3, [sp, #12]
 800adaa:	429a      	cmp	r2, r3
 800adac:	d808      	bhi.n	800adc0 <__multiply+0x98>
 800adae:	2f00      	cmp	r7, #0
 800adb0:	dc55      	bgt.n	800ae5e <__multiply+0x136>
 800adb2:	6107      	str	r7, [r0, #16]
 800adb4:	b005      	add	sp, #20
 800adb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adba:	f843 2b04 	str.w	r2, [r3], #4
 800adbe:	e7db      	b.n	800ad78 <__multiply+0x50>
 800adc0:	f8b3 a000 	ldrh.w	sl, [r3]
 800adc4:	f1ba 0f00 	cmp.w	sl, #0
 800adc8:	d020      	beq.n	800ae0c <__multiply+0xe4>
 800adca:	f105 0e14 	add.w	lr, r5, #20
 800adce:	46b1      	mov	r9, r6
 800add0:	2200      	movs	r2, #0
 800add2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800add6:	f8d9 b000 	ldr.w	fp, [r9]
 800adda:	b2a1      	uxth	r1, r4
 800addc:	fa1f fb8b 	uxth.w	fp, fp
 800ade0:	fb0a b101 	mla	r1, sl, r1, fp
 800ade4:	4411      	add	r1, r2
 800ade6:	f8d9 2000 	ldr.w	r2, [r9]
 800adea:	0c24      	lsrs	r4, r4, #16
 800adec:	0c12      	lsrs	r2, r2, #16
 800adee:	fb0a 2404 	mla	r4, sl, r4, r2
 800adf2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800adf6:	b289      	uxth	r1, r1
 800adf8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800adfc:	45f4      	cmp	ip, lr
 800adfe:	f849 1b04 	str.w	r1, [r9], #4
 800ae02:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ae06:	d8e4      	bhi.n	800add2 <__multiply+0xaa>
 800ae08:	9901      	ldr	r1, [sp, #4]
 800ae0a:	5072      	str	r2, [r6, r1]
 800ae0c:	9a03      	ldr	r2, [sp, #12]
 800ae0e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ae12:	3304      	adds	r3, #4
 800ae14:	f1b9 0f00 	cmp.w	r9, #0
 800ae18:	d01f      	beq.n	800ae5a <__multiply+0x132>
 800ae1a:	6834      	ldr	r4, [r6, #0]
 800ae1c:	f105 0114 	add.w	r1, r5, #20
 800ae20:	46b6      	mov	lr, r6
 800ae22:	f04f 0a00 	mov.w	sl, #0
 800ae26:	880a      	ldrh	r2, [r1, #0]
 800ae28:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ae2c:	fb09 b202 	mla	r2, r9, r2, fp
 800ae30:	4492      	add	sl, r2
 800ae32:	b2a4      	uxth	r4, r4
 800ae34:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ae38:	f84e 4b04 	str.w	r4, [lr], #4
 800ae3c:	f851 4b04 	ldr.w	r4, [r1], #4
 800ae40:	f8be 2000 	ldrh.w	r2, [lr]
 800ae44:	0c24      	lsrs	r4, r4, #16
 800ae46:	fb09 2404 	mla	r4, r9, r4, r2
 800ae4a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ae4e:	458c      	cmp	ip, r1
 800ae50:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ae54:	d8e7      	bhi.n	800ae26 <__multiply+0xfe>
 800ae56:	9a01      	ldr	r2, [sp, #4]
 800ae58:	50b4      	str	r4, [r6, r2]
 800ae5a:	3604      	adds	r6, #4
 800ae5c:	e7a3      	b.n	800ada6 <__multiply+0x7e>
 800ae5e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d1a5      	bne.n	800adb2 <__multiply+0x8a>
 800ae66:	3f01      	subs	r7, #1
 800ae68:	e7a1      	b.n	800adae <__multiply+0x86>
 800ae6a:	bf00      	nop
 800ae6c:	0800c114 	.word	0x0800c114
 800ae70:	0800c208 	.word	0x0800c208

0800ae74 <__pow5mult>:
 800ae74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae78:	4615      	mov	r5, r2
 800ae7a:	f012 0203 	ands.w	r2, r2, #3
 800ae7e:	4606      	mov	r6, r0
 800ae80:	460f      	mov	r7, r1
 800ae82:	d007      	beq.n	800ae94 <__pow5mult+0x20>
 800ae84:	4c25      	ldr	r4, [pc, #148]	; (800af1c <__pow5mult+0xa8>)
 800ae86:	3a01      	subs	r2, #1
 800ae88:	2300      	movs	r3, #0
 800ae8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae8e:	f7ff fe51 	bl	800ab34 <__multadd>
 800ae92:	4607      	mov	r7, r0
 800ae94:	10ad      	asrs	r5, r5, #2
 800ae96:	d03d      	beq.n	800af14 <__pow5mult+0xa0>
 800ae98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae9a:	b97c      	cbnz	r4, 800aebc <__pow5mult+0x48>
 800ae9c:	2010      	movs	r0, #16
 800ae9e:	f7ff fdcd 	bl	800aa3c <malloc>
 800aea2:	4602      	mov	r2, r0
 800aea4:	6270      	str	r0, [r6, #36]	; 0x24
 800aea6:	b928      	cbnz	r0, 800aeb4 <__pow5mult+0x40>
 800aea8:	4b1d      	ldr	r3, [pc, #116]	; (800af20 <__pow5mult+0xac>)
 800aeaa:	481e      	ldr	r0, [pc, #120]	; (800af24 <__pow5mult+0xb0>)
 800aeac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aeb0:	f000 fe96 	bl	800bbe0 <__assert_func>
 800aeb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aeb8:	6004      	str	r4, [r0, #0]
 800aeba:	60c4      	str	r4, [r0, #12]
 800aebc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aec0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aec4:	b94c      	cbnz	r4, 800aeda <__pow5mult+0x66>
 800aec6:	f240 2171 	movw	r1, #625	; 0x271
 800aeca:	4630      	mov	r0, r6
 800aecc:	f7ff ff16 	bl	800acfc <__i2b>
 800aed0:	2300      	movs	r3, #0
 800aed2:	f8c8 0008 	str.w	r0, [r8, #8]
 800aed6:	4604      	mov	r4, r0
 800aed8:	6003      	str	r3, [r0, #0]
 800aeda:	f04f 0900 	mov.w	r9, #0
 800aede:	07eb      	lsls	r3, r5, #31
 800aee0:	d50a      	bpl.n	800aef8 <__pow5mult+0x84>
 800aee2:	4639      	mov	r1, r7
 800aee4:	4622      	mov	r2, r4
 800aee6:	4630      	mov	r0, r6
 800aee8:	f7ff ff1e 	bl	800ad28 <__multiply>
 800aeec:	4639      	mov	r1, r7
 800aeee:	4680      	mov	r8, r0
 800aef0:	4630      	mov	r0, r6
 800aef2:	f7ff fdfd 	bl	800aaf0 <_Bfree>
 800aef6:	4647      	mov	r7, r8
 800aef8:	106d      	asrs	r5, r5, #1
 800aefa:	d00b      	beq.n	800af14 <__pow5mult+0xa0>
 800aefc:	6820      	ldr	r0, [r4, #0]
 800aefe:	b938      	cbnz	r0, 800af10 <__pow5mult+0x9c>
 800af00:	4622      	mov	r2, r4
 800af02:	4621      	mov	r1, r4
 800af04:	4630      	mov	r0, r6
 800af06:	f7ff ff0f 	bl	800ad28 <__multiply>
 800af0a:	6020      	str	r0, [r4, #0]
 800af0c:	f8c0 9000 	str.w	r9, [r0]
 800af10:	4604      	mov	r4, r0
 800af12:	e7e4      	b.n	800aede <__pow5mult+0x6a>
 800af14:	4638      	mov	r0, r7
 800af16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af1a:	bf00      	nop
 800af1c:	0800c358 	.word	0x0800c358
 800af20:	0800c09e 	.word	0x0800c09e
 800af24:	0800c208 	.word	0x0800c208

0800af28 <__lshift>:
 800af28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af2c:	460c      	mov	r4, r1
 800af2e:	6849      	ldr	r1, [r1, #4]
 800af30:	6923      	ldr	r3, [r4, #16]
 800af32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af36:	68a3      	ldr	r3, [r4, #8]
 800af38:	4607      	mov	r7, r0
 800af3a:	4691      	mov	r9, r2
 800af3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af40:	f108 0601 	add.w	r6, r8, #1
 800af44:	42b3      	cmp	r3, r6
 800af46:	db0b      	blt.n	800af60 <__lshift+0x38>
 800af48:	4638      	mov	r0, r7
 800af4a:	f7ff fd91 	bl	800aa70 <_Balloc>
 800af4e:	4605      	mov	r5, r0
 800af50:	b948      	cbnz	r0, 800af66 <__lshift+0x3e>
 800af52:	4602      	mov	r2, r0
 800af54:	4b28      	ldr	r3, [pc, #160]	; (800aff8 <__lshift+0xd0>)
 800af56:	4829      	ldr	r0, [pc, #164]	; (800affc <__lshift+0xd4>)
 800af58:	f240 11d9 	movw	r1, #473	; 0x1d9
 800af5c:	f000 fe40 	bl	800bbe0 <__assert_func>
 800af60:	3101      	adds	r1, #1
 800af62:	005b      	lsls	r3, r3, #1
 800af64:	e7ee      	b.n	800af44 <__lshift+0x1c>
 800af66:	2300      	movs	r3, #0
 800af68:	f100 0114 	add.w	r1, r0, #20
 800af6c:	f100 0210 	add.w	r2, r0, #16
 800af70:	4618      	mov	r0, r3
 800af72:	4553      	cmp	r3, sl
 800af74:	db33      	blt.n	800afde <__lshift+0xb6>
 800af76:	6920      	ldr	r0, [r4, #16]
 800af78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af7c:	f104 0314 	add.w	r3, r4, #20
 800af80:	f019 091f 	ands.w	r9, r9, #31
 800af84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af8c:	d02b      	beq.n	800afe6 <__lshift+0xbe>
 800af8e:	f1c9 0e20 	rsb	lr, r9, #32
 800af92:	468a      	mov	sl, r1
 800af94:	2200      	movs	r2, #0
 800af96:	6818      	ldr	r0, [r3, #0]
 800af98:	fa00 f009 	lsl.w	r0, r0, r9
 800af9c:	4302      	orrs	r2, r0
 800af9e:	f84a 2b04 	str.w	r2, [sl], #4
 800afa2:	f853 2b04 	ldr.w	r2, [r3], #4
 800afa6:	459c      	cmp	ip, r3
 800afa8:	fa22 f20e 	lsr.w	r2, r2, lr
 800afac:	d8f3      	bhi.n	800af96 <__lshift+0x6e>
 800afae:	ebac 0304 	sub.w	r3, ip, r4
 800afb2:	3b15      	subs	r3, #21
 800afb4:	f023 0303 	bic.w	r3, r3, #3
 800afb8:	3304      	adds	r3, #4
 800afba:	f104 0015 	add.w	r0, r4, #21
 800afbe:	4584      	cmp	ip, r0
 800afc0:	bf38      	it	cc
 800afc2:	2304      	movcc	r3, #4
 800afc4:	50ca      	str	r2, [r1, r3]
 800afc6:	b10a      	cbz	r2, 800afcc <__lshift+0xa4>
 800afc8:	f108 0602 	add.w	r6, r8, #2
 800afcc:	3e01      	subs	r6, #1
 800afce:	4638      	mov	r0, r7
 800afd0:	612e      	str	r6, [r5, #16]
 800afd2:	4621      	mov	r1, r4
 800afd4:	f7ff fd8c 	bl	800aaf0 <_Bfree>
 800afd8:	4628      	mov	r0, r5
 800afda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afde:	f842 0f04 	str.w	r0, [r2, #4]!
 800afe2:	3301      	adds	r3, #1
 800afe4:	e7c5      	b.n	800af72 <__lshift+0x4a>
 800afe6:	3904      	subs	r1, #4
 800afe8:	f853 2b04 	ldr.w	r2, [r3], #4
 800afec:	f841 2f04 	str.w	r2, [r1, #4]!
 800aff0:	459c      	cmp	ip, r3
 800aff2:	d8f9      	bhi.n	800afe8 <__lshift+0xc0>
 800aff4:	e7ea      	b.n	800afcc <__lshift+0xa4>
 800aff6:	bf00      	nop
 800aff8:	0800c114 	.word	0x0800c114
 800affc:	0800c208 	.word	0x0800c208

0800b000 <__mcmp>:
 800b000:	b530      	push	{r4, r5, lr}
 800b002:	6902      	ldr	r2, [r0, #16]
 800b004:	690c      	ldr	r4, [r1, #16]
 800b006:	1b12      	subs	r2, r2, r4
 800b008:	d10e      	bne.n	800b028 <__mcmp+0x28>
 800b00a:	f100 0314 	add.w	r3, r0, #20
 800b00e:	3114      	adds	r1, #20
 800b010:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b014:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b018:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b01c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b020:	42a5      	cmp	r5, r4
 800b022:	d003      	beq.n	800b02c <__mcmp+0x2c>
 800b024:	d305      	bcc.n	800b032 <__mcmp+0x32>
 800b026:	2201      	movs	r2, #1
 800b028:	4610      	mov	r0, r2
 800b02a:	bd30      	pop	{r4, r5, pc}
 800b02c:	4283      	cmp	r3, r0
 800b02e:	d3f3      	bcc.n	800b018 <__mcmp+0x18>
 800b030:	e7fa      	b.n	800b028 <__mcmp+0x28>
 800b032:	f04f 32ff 	mov.w	r2, #4294967295
 800b036:	e7f7      	b.n	800b028 <__mcmp+0x28>

0800b038 <__mdiff>:
 800b038:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03c:	460c      	mov	r4, r1
 800b03e:	4606      	mov	r6, r0
 800b040:	4611      	mov	r1, r2
 800b042:	4620      	mov	r0, r4
 800b044:	4617      	mov	r7, r2
 800b046:	f7ff ffdb 	bl	800b000 <__mcmp>
 800b04a:	1e05      	subs	r5, r0, #0
 800b04c:	d110      	bne.n	800b070 <__mdiff+0x38>
 800b04e:	4629      	mov	r1, r5
 800b050:	4630      	mov	r0, r6
 800b052:	f7ff fd0d 	bl	800aa70 <_Balloc>
 800b056:	b930      	cbnz	r0, 800b066 <__mdiff+0x2e>
 800b058:	4b39      	ldr	r3, [pc, #228]	; (800b140 <__mdiff+0x108>)
 800b05a:	4602      	mov	r2, r0
 800b05c:	f240 2132 	movw	r1, #562	; 0x232
 800b060:	4838      	ldr	r0, [pc, #224]	; (800b144 <__mdiff+0x10c>)
 800b062:	f000 fdbd 	bl	800bbe0 <__assert_func>
 800b066:	2301      	movs	r3, #1
 800b068:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b06c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b070:	bfa4      	itt	ge
 800b072:	463b      	movge	r3, r7
 800b074:	4627      	movge	r7, r4
 800b076:	4630      	mov	r0, r6
 800b078:	6879      	ldr	r1, [r7, #4]
 800b07a:	bfa6      	itte	ge
 800b07c:	461c      	movge	r4, r3
 800b07e:	2500      	movge	r5, #0
 800b080:	2501      	movlt	r5, #1
 800b082:	f7ff fcf5 	bl	800aa70 <_Balloc>
 800b086:	b920      	cbnz	r0, 800b092 <__mdiff+0x5a>
 800b088:	4b2d      	ldr	r3, [pc, #180]	; (800b140 <__mdiff+0x108>)
 800b08a:	4602      	mov	r2, r0
 800b08c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b090:	e7e6      	b.n	800b060 <__mdiff+0x28>
 800b092:	693e      	ldr	r6, [r7, #16]
 800b094:	60c5      	str	r5, [r0, #12]
 800b096:	6925      	ldr	r5, [r4, #16]
 800b098:	f107 0114 	add.w	r1, r7, #20
 800b09c:	f104 0914 	add.w	r9, r4, #20
 800b0a0:	f100 0e14 	add.w	lr, r0, #20
 800b0a4:	f107 0210 	add.w	r2, r7, #16
 800b0a8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b0ac:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b0b0:	46f2      	mov	sl, lr
 800b0b2:	2700      	movs	r7, #0
 800b0b4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b0b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b0bc:	fa1f f883 	uxth.w	r8, r3
 800b0c0:	fa17 f78b 	uxtah	r7, r7, fp
 800b0c4:	0c1b      	lsrs	r3, r3, #16
 800b0c6:	eba7 0808 	sub.w	r8, r7, r8
 800b0ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b0ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b0d2:	fa1f f888 	uxth.w	r8, r8
 800b0d6:	141f      	asrs	r7, r3, #16
 800b0d8:	454d      	cmp	r5, r9
 800b0da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b0de:	f84a 3b04 	str.w	r3, [sl], #4
 800b0e2:	d8e7      	bhi.n	800b0b4 <__mdiff+0x7c>
 800b0e4:	1b2b      	subs	r3, r5, r4
 800b0e6:	3b15      	subs	r3, #21
 800b0e8:	f023 0303 	bic.w	r3, r3, #3
 800b0ec:	3304      	adds	r3, #4
 800b0ee:	3415      	adds	r4, #21
 800b0f0:	42a5      	cmp	r5, r4
 800b0f2:	bf38      	it	cc
 800b0f4:	2304      	movcc	r3, #4
 800b0f6:	4419      	add	r1, r3
 800b0f8:	4473      	add	r3, lr
 800b0fa:	469e      	mov	lr, r3
 800b0fc:	460d      	mov	r5, r1
 800b0fe:	4565      	cmp	r5, ip
 800b100:	d30e      	bcc.n	800b120 <__mdiff+0xe8>
 800b102:	f10c 0203 	add.w	r2, ip, #3
 800b106:	1a52      	subs	r2, r2, r1
 800b108:	f022 0203 	bic.w	r2, r2, #3
 800b10c:	3903      	subs	r1, #3
 800b10e:	458c      	cmp	ip, r1
 800b110:	bf38      	it	cc
 800b112:	2200      	movcc	r2, #0
 800b114:	441a      	add	r2, r3
 800b116:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b11a:	b17b      	cbz	r3, 800b13c <__mdiff+0x104>
 800b11c:	6106      	str	r6, [r0, #16]
 800b11e:	e7a5      	b.n	800b06c <__mdiff+0x34>
 800b120:	f855 8b04 	ldr.w	r8, [r5], #4
 800b124:	fa17 f488 	uxtah	r4, r7, r8
 800b128:	1422      	asrs	r2, r4, #16
 800b12a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b12e:	b2a4      	uxth	r4, r4
 800b130:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b134:	f84e 4b04 	str.w	r4, [lr], #4
 800b138:	1417      	asrs	r7, r2, #16
 800b13a:	e7e0      	b.n	800b0fe <__mdiff+0xc6>
 800b13c:	3e01      	subs	r6, #1
 800b13e:	e7ea      	b.n	800b116 <__mdiff+0xde>
 800b140:	0800c114 	.word	0x0800c114
 800b144:	0800c208 	.word	0x0800c208

0800b148 <__ulp>:
 800b148:	b082      	sub	sp, #8
 800b14a:	ed8d 0b00 	vstr	d0, [sp]
 800b14e:	9b01      	ldr	r3, [sp, #4]
 800b150:	4912      	ldr	r1, [pc, #72]	; (800b19c <__ulp+0x54>)
 800b152:	4019      	ands	r1, r3
 800b154:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b158:	2900      	cmp	r1, #0
 800b15a:	dd05      	ble.n	800b168 <__ulp+0x20>
 800b15c:	2200      	movs	r2, #0
 800b15e:	460b      	mov	r3, r1
 800b160:	ec43 2b10 	vmov	d0, r2, r3
 800b164:	b002      	add	sp, #8
 800b166:	4770      	bx	lr
 800b168:	4249      	negs	r1, r1
 800b16a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b16e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b172:	f04f 0200 	mov.w	r2, #0
 800b176:	f04f 0300 	mov.w	r3, #0
 800b17a:	da04      	bge.n	800b186 <__ulp+0x3e>
 800b17c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b180:	fa41 f300 	asr.w	r3, r1, r0
 800b184:	e7ec      	b.n	800b160 <__ulp+0x18>
 800b186:	f1a0 0114 	sub.w	r1, r0, #20
 800b18a:	291e      	cmp	r1, #30
 800b18c:	bfda      	itte	le
 800b18e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b192:	fa20 f101 	lsrle.w	r1, r0, r1
 800b196:	2101      	movgt	r1, #1
 800b198:	460a      	mov	r2, r1
 800b19a:	e7e1      	b.n	800b160 <__ulp+0x18>
 800b19c:	7ff00000 	.word	0x7ff00000

0800b1a0 <__b2d>:
 800b1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a2:	6905      	ldr	r5, [r0, #16]
 800b1a4:	f100 0714 	add.w	r7, r0, #20
 800b1a8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b1ac:	1f2e      	subs	r6, r5, #4
 800b1ae:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	f7ff fd52 	bl	800ac5c <__hi0bits>
 800b1b8:	f1c0 0320 	rsb	r3, r0, #32
 800b1bc:	280a      	cmp	r0, #10
 800b1be:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b23c <__b2d+0x9c>
 800b1c2:	600b      	str	r3, [r1, #0]
 800b1c4:	dc14      	bgt.n	800b1f0 <__b2d+0x50>
 800b1c6:	f1c0 0e0b 	rsb	lr, r0, #11
 800b1ca:	fa24 f10e 	lsr.w	r1, r4, lr
 800b1ce:	42b7      	cmp	r7, r6
 800b1d0:	ea41 030c 	orr.w	r3, r1, ip
 800b1d4:	bf34      	ite	cc
 800b1d6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b1da:	2100      	movcs	r1, #0
 800b1dc:	3015      	adds	r0, #21
 800b1de:	fa04 f000 	lsl.w	r0, r4, r0
 800b1e2:	fa21 f10e 	lsr.w	r1, r1, lr
 800b1e6:	ea40 0201 	orr.w	r2, r0, r1
 800b1ea:	ec43 2b10 	vmov	d0, r2, r3
 800b1ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1f0:	42b7      	cmp	r7, r6
 800b1f2:	bf3a      	itte	cc
 800b1f4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b1f8:	f1a5 0608 	subcc.w	r6, r5, #8
 800b1fc:	2100      	movcs	r1, #0
 800b1fe:	380b      	subs	r0, #11
 800b200:	d017      	beq.n	800b232 <__b2d+0x92>
 800b202:	f1c0 0c20 	rsb	ip, r0, #32
 800b206:	fa04 f500 	lsl.w	r5, r4, r0
 800b20a:	42be      	cmp	r6, r7
 800b20c:	fa21 f40c 	lsr.w	r4, r1, ip
 800b210:	ea45 0504 	orr.w	r5, r5, r4
 800b214:	bf8c      	ite	hi
 800b216:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b21a:	2400      	movls	r4, #0
 800b21c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b220:	fa01 f000 	lsl.w	r0, r1, r0
 800b224:	fa24 f40c 	lsr.w	r4, r4, ip
 800b228:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b22c:	ea40 0204 	orr.w	r2, r0, r4
 800b230:	e7db      	b.n	800b1ea <__b2d+0x4a>
 800b232:	ea44 030c 	orr.w	r3, r4, ip
 800b236:	460a      	mov	r2, r1
 800b238:	e7d7      	b.n	800b1ea <__b2d+0x4a>
 800b23a:	bf00      	nop
 800b23c:	3ff00000 	.word	0x3ff00000

0800b240 <__d2b>:
 800b240:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b244:	4689      	mov	r9, r1
 800b246:	2101      	movs	r1, #1
 800b248:	ec57 6b10 	vmov	r6, r7, d0
 800b24c:	4690      	mov	r8, r2
 800b24e:	f7ff fc0f 	bl	800aa70 <_Balloc>
 800b252:	4604      	mov	r4, r0
 800b254:	b930      	cbnz	r0, 800b264 <__d2b+0x24>
 800b256:	4602      	mov	r2, r0
 800b258:	4b25      	ldr	r3, [pc, #148]	; (800b2f0 <__d2b+0xb0>)
 800b25a:	4826      	ldr	r0, [pc, #152]	; (800b2f4 <__d2b+0xb4>)
 800b25c:	f240 310a 	movw	r1, #778	; 0x30a
 800b260:	f000 fcbe 	bl	800bbe0 <__assert_func>
 800b264:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b268:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b26c:	bb35      	cbnz	r5, 800b2bc <__d2b+0x7c>
 800b26e:	2e00      	cmp	r6, #0
 800b270:	9301      	str	r3, [sp, #4]
 800b272:	d028      	beq.n	800b2c6 <__d2b+0x86>
 800b274:	4668      	mov	r0, sp
 800b276:	9600      	str	r6, [sp, #0]
 800b278:	f7ff fd10 	bl	800ac9c <__lo0bits>
 800b27c:	9900      	ldr	r1, [sp, #0]
 800b27e:	b300      	cbz	r0, 800b2c2 <__d2b+0x82>
 800b280:	9a01      	ldr	r2, [sp, #4]
 800b282:	f1c0 0320 	rsb	r3, r0, #32
 800b286:	fa02 f303 	lsl.w	r3, r2, r3
 800b28a:	430b      	orrs	r3, r1
 800b28c:	40c2      	lsrs	r2, r0
 800b28e:	6163      	str	r3, [r4, #20]
 800b290:	9201      	str	r2, [sp, #4]
 800b292:	9b01      	ldr	r3, [sp, #4]
 800b294:	61a3      	str	r3, [r4, #24]
 800b296:	2b00      	cmp	r3, #0
 800b298:	bf14      	ite	ne
 800b29a:	2202      	movne	r2, #2
 800b29c:	2201      	moveq	r2, #1
 800b29e:	6122      	str	r2, [r4, #16]
 800b2a0:	b1d5      	cbz	r5, 800b2d8 <__d2b+0x98>
 800b2a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b2a6:	4405      	add	r5, r0
 800b2a8:	f8c9 5000 	str.w	r5, [r9]
 800b2ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b2b0:	f8c8 0000 	str.w	r0, [r8]
 800b2b4:	4620      	mov	r0, r4
 800b2b6:	b003      	add	sp, #12
 800b2b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b2c0:	e7d5      	b.n	800b26e <__d2b+0x2e>
 800b2c2:	6161      	str	r1, [r4, #20]
 800b2c4:	e7e5      	b.n	800b292 <__d2b+0x52>
 800b2c6:	a801      	add	r0, sp, #4
 800b2c8:	f7ff fce8 	bl	800ac9c <__lo0bits>
 800b2cc:	9b01      	ldr	r3, [sp, #4]
 800b2ce:	6163      	str	r3, [r4, #20]
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	6122      	str	r2, [r4, #16]
 800b2d4:	3020      	adds	r0, #32
 800b2d6:	e7e3      	b.n	800b2a0 <__d2b+0x60>
 800b2d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2e0:	f8c9 0000 	str.w	r0, [r9]
 800b2e4:	6918      	ldr	r0, [r3, #16]
 800b2e6:	f7ff fcb9 	bl	800ac5c <__hi0bits>
 800b2ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2ee:	e7df      	b.n	800b2b0 <__d2b+0x70>
 800b2f0:	0800c114 	.word	0x0800c114
 800b2f4:	0800c208 	.word	0x0800c208

0800b2f8 <__ratio>:
 800b2f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2fc:	4688      	mov	r8, r1
 800b2fe:	4669      	mov	r1, sp
 800b300:	4681      	mov	r9, r0
 800b302:	f7ff ff4d 	bl	800b1a0 <__b2d>
 800b306:	a901      	add	r1, sp, #4
 800b308:	4640      	mov	r0, r8
 800b30a:	ec55 4b10 	vmov	r4, r5, d0
 800b30e:	f7ff ff47 	bl	800b1a0 <__b2d>
 800b312:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b316:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b31a:	eba3 0c02 	sub.w	ip, r3, r2
 800b31e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b322:	1a9b      	subs	r3, r3, r2
 800b324:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b328:	ec51 0b10 	vmov	r0, r1, d0
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	bfd6      	itet	le
 800b330:	460a      	movle	r2, r1
 800b332:	462a      	movgt	r2, r5
 800b334:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b338:	468b      	mov	fp, r1
 800b33a:	462f      	mov	r7, r5
 800b33c:	bfd4      	ite	le
 800b33e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b342:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b346:	4620      	mov	r0, r4
 800b348:	ee10 2a10 	vmov	r2, s0
 800b34c:	465b      	mov	r3, fp
 800b34e:	4639      	mov	r1, r7
 800b350:	f7f5 fa7c 	bl	800084c <__aeabi_ddiv>
 800b354:	ec41 0b10 	vmov	d0, r0, r1
 800b358:	b003      	add	sp, #12
 800b35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b35e <__copybits>:
 800b35e:	3901      	subs	r1, #1
 800b360:	b570      	push	{r4, r5, r6, lr}
 800b362:	1149      	asrs	r1, r1, #5
 800b364:	6914      	ldr	r4, [r2, #16]
 800b366:	3101      	adds	r1, #1
 800b368:	f102 0314 	add.w	r3, r2, #20
 800b36c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b370:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b374:	1f05      	subs	r5, r0, #4
 800b376:	42a3      	cmp	r3, r4
 800b378:	d30c      	bcc.n	800b394 <__copybits+0x36>
 800b37a:	1aa3      	subs	r3, r4, r2
 800b37c:	3b11      	subs	r3, #17
 800b37e:	f023 0303 	bic.w	r3, r3, #3
 800b382:	3211      	adds	r2, #17
 800b384:	42a2      	cmp	r2, r4
 800b386:	bf88      	it	hi
 800b388:	2300      	movhi	r3, #0
 800b38a:	4418      	add	r0, r3
 800b38c:	2300      	movs	r3, #0
 800b38e:	4288      	cmp	r0, r1
 800b390:	d305      	bcc.n	800b39e <__copybits+0x40>
 800b392:	bd70      	pop	{r4, r5, r6, pc}
 800b394:	f853 6b04 	ldr.w	r6, [r3], #4
 800b398:	f845 6f04 	str.w	r6, [r5, #4]!
 800b39c:	e7eb      	b.n	800b376 <__copybits+0x18>
 800b39e:	f840 3b04 	str.w	r3, [r0], #4
 800b3a2:	e7f4      	b.n	800b38e <__copybits+0x30>

0800b3a4 <__any_on>:
 800b3a4:	f100 0214 	add.w	r2, r0, #20
 800b3a8:	6900      	ldr	r0, [r0, #16]
 800b3aa:	114b      	asrs	r3, r1, #5
 800b3ac:	4298      	cmp	r0, r3
 800b3ae:	b510      	push	{r4, lr}
 800b3b0:	db11      	blt.n	800b3d6 <__any_on+0x32>
 800b3b2:	dd0a      	ble.n	800b3ca <__any_on+0x26>
 800b3b4:	f011 011f 	ands.w	r1, r1, #31
 800b3b8:	d007      	beq.n	800b3ca <__any_on+0x26>
 800b3ba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b3be:	fa24 f001 	lsr.w	r0, r4, r1
 800b3c2:	fa00 f101 	lsl.w	r1, r0, r1
 800b3c6:	428c      	cmp	r4, r1
 800b3c8:	d10b      	bne.n	800b3e2 <__any_on+0x3e>
 800b3ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d803      	bhi.n	800b3da <__any_on+0x36>
 800b3d2:	2000      	movs	r0, #0
 800b3d4:	bd10      	pop	{r4, pc}
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	e7f7      	b.n	800b3ca <__any_on+0x26>
 800b3da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3de:	2900      	cmp	r1, #0
 800b3e0:	d0f5      	beq.n	800b3ce <__any_on+0x2a>
 800b3e2:	2001      	movs	r0, #1
 800b3e4:	e7f6      	b.n	800b3d4 <__any_on+0x30>

0800b3e6 <_calloc_r>:
 800b3e6:	b513      	push	{r0, r1, r4, lr}
 800b3e8:	434a      	muls	r2, r1
 800b3ea:	4611      	mov	r1, r2
 800b3ec:	9201      	str	r2, [sp, #4]
 800b3ee:	f000 f859 	bl	800b4a4 <_malloc_r>
 800b3f2:	4604      	mov	r4, r0
 800b3f4:	b118      	cbz	r0, 800b3fe <_calloc_r+0x18>
 800b3f6:	9a01      	ldr	r2, [sp, #4]
 800b3f8:	2100      	movs	r1, #0
 800b3fa:	f7fc f881 	bl	8007500 <memset>
 800b3fe:	4620      	mov	r0, r4
 800b400:	b002      	add	sp, #8
 800b402:	bd10      	pop	{r4, pc}

0800b404 <_free_r>:
 800b404:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b406:	2900      	cmp	r1, #0
 800b408:	d048      	beq.n	800b49c <_free_r+0x98>
 800b40a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b40e:	9001      	str	r0, [sp, #4]
 800b410:	2b00      	cmp	r3, #0
 800b412:	f1a1 0404 	sub.w	r4, r1, #4
 800b416:	bfb8      	it	lt
 800b418:	18e4      	addlt	r4, r4, r3
 800b41a:	f000 fc6f 	bl	800bcfc <__malloc_lock>
 800b41e:	4a20      	ldr	r2, [pc, #128]	; (800b4a0 <_free_r+0x9c>)
 800b420:	9801      	ldr	r0, [sp, #4]
 800b422:	6813      	ldr	r3, [r2, #0]
 800b424:	4615      	mov	r5, r2
 800b426:	b933      	cbnz	r3, 800b436 <_free_r+0x32>
 800b428:	6063      	str	r3, [r4, #4]
 800b42a:	6014      	str	r4, [r2, #0]
 800b42c:	b003      	add	sp, #12
 800b42e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b432:	f000 bc69 	b.w	800bd08 <__malloc_unlock>
 800b436:	42a3      	cmp	r3, r4
 800b438:	d90b      	bls.n	800b452 <_free_r+0x4e>
 800b43a:	6821      	ldr	r1, [r4, #0]
 800b43c:	1862      	adds	r2, r4, r1
 800b43e:	4293      	cmp	r3, r2
 800b440:	bf04      	itt	eq
 800b442:	681a      	ldreq	r2, [r3, #0]
 800b444:	685b      	ldreq	r3, [r3, #4]
 800b446:	6063      	str	r3, [r4, #4]
 800b448:	bf04      	itt	eq
 800b44a:	1852      	addeq	r2, r2, r1
 800b44c:	6022      	streq	r2, [r4, #0]
 800b44e:	602c      	str	r4, [r5, #0]
 800b450:	e7ec      	b.n	800b42c <_free_r+0x28>
 800b452:	461a      	mov	r2, r3
 800b454:	685b      	ldr	r3, [r3, #4]
 800b456:	b10b      	cbz	r3, 800b45c <_free_r+0x58>
 800b458:	42a3      	cmp	r3, r4
 800b45a:	d9fa      	bls.n	800b452 <_free_r+0x4e>
 800b45c:	6811      	ldr	r1, [r2, #0]
 800b45e:	1855      	adds	r5, r2, r1
 800b460:	42a5      	cmp	r5, r4
 800b462:	d10b      	bne.n	800b47c <_free_r+0x78>
 800b464:	6824      	ldr	r4, [r4, #0]
 800b466:	4421      	add	r1, r4
 800b468:	1854      	adds	r4, r2, r1
 800b46a:	42a3      	cmp	r3, r4
 800b46c:	6011      	str	r1, [r2, #0]
 800b46e:	d1dd      	bne.n	800b42c <_free_r+0x28>
 800b470:	681c      	ldr	r4, [r3, #0]
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	6053      	str	r3, [r2, #4]
 800b476:	4421      	add	r1, r4
 800b478:	6011      	str	r1, [r2, #0]
 800b47a:	e7d7      	b.n	800b42c <_free_r+0x28>
 800b47c:	d902      	bls.n	800b484 <_free_r+0x80>
 800b47e:	230c      	movs	r3, #12
 800b480:	6003      	str	r3, [r0, #0]
 800b482:	e7d3      	b.n	800b42c <_free_r+0x28>
 800b484:	6825      	ldr	r5, [r4, #0]
 800b486:	1961      	adds	r1, r4, r5
 800b488:	428b      	cmp	r3, r1
 800b48a:	bf04      	itt	eq
 800b48c:	6819      	ldreq	r1, [r3, #0]
 800b48e:	685b      	ldreq	r3, [r3, #4]
 800b490:	6063      	str	r3, [r4, #4]
 800b492:	bf04      	itt	eq
 800b494:	1949      	addeq	r1, r1, r5
 800b496:	6021      	streq	r1, [r4, #0]
 800b498:	6054      	str	r4, [r2, #4]
 800b49a:	e7c7      	b.n	800b42c <_free_r+0x28>
 800b49c:	b003      	add	sp, #12
 800b49e:	bd30      	pop	{r4, r5, pc}
 800b4a0:	20000200 	.word	0x20000200

0800b4a4 <_malloc_r>:
 800b4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4a6:	1ccd      	adds	r5, r1, #3
 800b4a8:	f025 0503 	bic.w	r5, r5, #3
 800b4ac:	3508      	adds	r5, #8
 800b4ae:	2d0c      	cmp	r5, #12
 800b4b0:	bf38      	it	cc
 800b4b2:	250c      	movcc	r5, #12
 800b4b4:	2d00      	cmp	r5, #0
 800b4b6:	4606      	mov	r6, r0
 800b4b8:	db01      	blt.n	800b4be <_malloc_r+0x1a>
 800b4ba:	42a9      	cmp	r1, r5
 800b4bc:	d903      	bls.n	800b4c6 <_malloc_r+0x22>
 800b4be:	230c      	movs	r3, #12
 800b4c0:	6033      	str	r3, [r6, #0]
 800b4c2:	2000      	movs	r0, #0
 800b4c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4c6:	f000 fc19 	bl	800bcfc <__malloc_lock>
 800b4ca:	4921      	ldr	r1, [pc, #132]	; (800b550 <_malloc_r+0xac>)
 800b4cc:	680a      	ldr	r2, [r1, #0]
 800b4ce:	4614      	mov	r4, r2
 800b4d0:	b99c      	cbnz	r4, 800b4fa <_malloc_r+0x56>
 800b4d2:	4f20      	ldr	r7, [pc, #128]	; (800b554 <_malloc_r+0xb0>)
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	b923      	cbnz	r3, 800b4e2 <_malloc_r+0x3e>
 800b4d8:	4621      	mov	r1, r4
 800b4da:	4630      	mov	r0, r6
 800b4dc:	f000 fafc 	bl	800bad8 <_sbrk_r>
 800b4e0:	6038      	str	r0, [r7, #0]
 800b4e2:	4629      	mov	r1, r5
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	f000 faf7 	bl	800bad8 <_sbrk_r>
 800b4ea:	1c43      	adds	r3, r0, #1
 800b4ec:	d123      	bne.n	800b536 <_malloc_r+0x92>
 800b4ee:	230c      	movs	r3, #12
 800b4f0:	6033      	str	r3, [r6, #0]
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	f000 fc08 	bl	800bd08 <__malloc_unlock>
 800b4f8:	e7e3      	b.n	800b4c2 <_malloc_r+0x1e>
 800b4fa:	6823      	ldr	r3, [r4, #0]
 800b4fc:	1b5b      	subs	r3, r3, r5
 800b4fe:	d417      	bmi.n	800b530 <_malloc_r+0x8c>
 800b500:	2b0b      	cmp	r3, #11
 800b502:	d903      	bls.n	800b50c <_malloc_r+0x68>
 800b504:	6023      	str	r3, [r4, #0]
 800b506:	441c      	add	r4, r3
 800b508:	6025      	str	r5, [r4, #0]
 800b50a:	e004      	b.n	800b516 <_malloc_r+0x72>
 800b50c:	6863      	ldr	r3, [r4, #4]
 800b50e:	42a2      	cmp	r2, r4
 800b510:	bf0c      	ite	eq
 800b512:	600b      	streq	r3, [r1, #0]
 800b514:	6053      	strne	r3, [r2, #4]
 800b516:	4630      	mov	r0, r6
 800b518:	f000 fbf6 	bl	800bd08 <__malloc_unlock>
 800b51c:	f104 000b 	add.w	r0, r4, #11
 800b520:	1d23      	adds	r3, r4, #4
 800b522:	f020 0007 	bic.w	r0, r0, #7
 800b526:	1ac2      	subs	r2, r0, r3
 800b528:	d0cc      	beq.n	800b4c4 <_malloc_r+0x20>
 800b52a:	1a1b      	subs	r3, r3, r0
 800b52c:	50a3      	str	r3, [r4, r2]
 800b52e:	e7c9      	b.n	800b4c4 <_malloc_r+0x20>
 800b530:	4622      	mov	r2, r4
 800b532:	6864      	ldr	r4, [r4, #4]
 800b534:	e7cc      	b.n	800b4d0 <_malloc_r+0x2c>
 800b536:	1cc4      	adds	r4, r0, #3
 800b538:	f024 0403 	bic.w	r4, r4, #3
 800b53c:	42a0      	cmp	r0, r4
 800b53e:	d0e3      	beq.n	800b508 <_malloc_r+0x64>
 800b540:	1a21      	subs	r1, r4, r0
 800b542:	4630      	mov	r0, r6
 800b544:	f000 fac8 	bl	800bad8 <_sbrk_r>
 800b548:	3001      	adds	r0, #1
 800b54a:	d1dd      	bne.n	800b508 <_malloc_r+0x64>
 800b54c:	e7cf      	b.n	800b4ee <_malloc_r+0x4a>
 800b54e:	bf00      	nop
 800b550:	20000200 	.word	0x20000200
 800b554:	20000204 	.word	0x20000204

0800b558 <__ssputs_r>:
 800b558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b55c:	688e      	ldr	r6, [r1, #8]
 800b55e:	429e      	cmp	r6, r3
 800b560:	4682      	mov	sl, r0
 800b562:	460c      	mov	r4, r1
 800b564:	4690      	mov	r8, r2
 800b566:	461f      	mov	r7, r3
 800b568:	d838      	bhi.n	800b5dc <__ssputs_r+0x84>
 800b56a:	898a      	ldrh	r2, [r1, #12]
 800b56c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b570:	d032      	beq.n	800b5d8 <__ssputs_r+0x80>
 800b572:	6825      	ldr	r5, [r4, #0]
 800b574:	6909      	ldr	r1, [r1, #16]
 800b576:	eba5 0901 	sub.w	r9, r5, r1
 800b57a:	6965      	ldr	r5, [r4, #20]
 800b57c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b580:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b584:	3301      	adds	r3, #1
 800b586:	444b      	add	r3, r9
 800b588:	106d      	asrs	r5, r5, #1
 800b58a:	429d      	cmp	r5, r3
 800b58c:	bf38      	it	cc
 800b58e:	461d      	movcc	r5, r3
 800b590:	0553      	lsls	r3, r2, #21
 800b592:	d531      	bpl.n	800b5f8 <__ssputs_r+0xa0>
 800b594:	4629      	mov	r1, r5
 800b596:	f7ff ff85 	bl	800b4a4 <_malloc_r>
 800b59a:	4606      	mov	r6, r0
 800b59c:	b950      	cbnz	r0, 800b5b4 <__ssputs_r+0x5c>
 800b59e:	230c      	movs	r3, #12
 800b5a0:	f8ca 3000 	str.w	r3, [sl]
 800b5a4:	89a3      	ldrh	r3, [r4, #12]
 800b5a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5aa:	81a3      	strh	r3, [r4, #12]
 800b5ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b5b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b4:	6921      	ldr	r1, [r4, #16]
 800b5b6:	464a      	mov	r2, r9
 800b5b8:	f7fb ff94 	bl	80074e4 <memcpy>
 800b5bc:	89a3      	ldrh	r3, [r4, #12]
 800b5be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b5c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5c6:	81a3      	strh	r3, [r4, #12]
 800b5c8:	6126      	str	r6, [r4, #16]
 800b5ca:	6165      	str	r5, [r4, #20]
 800b5cc:	444e      	add	r6, r9
 800b5ce:	eba5 0509 	sub.w	r5, r5, r9
 800b5d2:	6026      	str	r6, [r4, #0]
 800b5d4:	60a5      	str	r5, [r4, #8]
 800b5d6:	463e      	mov	r6, r7
 800b5d8:	42be      	cmp	r6, r7
 800b5da:	d900      	bls.n	800b5de <__ssputs_r+0x86>
 800b5dc:	463e      	mov	r6, r7
 800b5de:	4632      	mov	r2, r6
 800b5e0:	6820      	ldr	r0, [r4, #0]
 800b5e2:	4641      	mov	r1, r8
 800b5e4:	f000 fb70 	bl	800bcc8 <memmove>
 800b5e8:	68a3      	ldr	r3, [r4, #8]
 800b5ea:	6822      	ldr	r2, [r4, #0]
 800b5ec:	1b9b      	subs	r3, r3, r6
 800b5ee:	4432      	add	r2, r6
 800b5f0:	60a3      	str	r3, [r4, #8]
 800b5f2:	6022      	str	r2, [r4, #0]
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	e7db      	b.n	800b5b0 <__ssputs_r+0x58>
 800b5f8:	462a      	mov	r2, r5
 800b5fa:	f000 fb8b 	bl	800bd14 <_realloc_r>
 800b5fe:	4606      	mov	r6, r0
 800b600:	2800      	cmp	r0, #0
 800b602:	d1e1      	bne.n	800b5c8 <__ssputs_r+0x70>
 800b604:	6921      	ldr	r1, [r4, #16]
 800b606:	4650      	mov	r0, sl
 800b608:	f7ff fefc 	bl	800b404 <_free_r>
 800b60c:	e7c7      	b.n	800b59e <__ssputs_r+0x46>
	...

0800b610 <_svfiprintf_r>:
 800b610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b614:	4698      	mov	r8, r3
 800b616:	898b      	ldrh	r3, [r1, #12]
 800b618:	061b      	lsls	r3, r3, #24
 800b61a:	b09d      	sub	sp, #116	; 0x74
 800b61c:	4607      	mov	r7, r0
 800b61e:	460d      	mov	r5, r1
 800b620:	4614      	mov	r4, r2
 800b622:	d50e      	bpl.n	800b642 <_svfiprintf_r+0x32>
 800b624:	690b      	ldr	r3, [r1, #16]
 800b626:	b963      	cbnz	r3, 800b642 <_svfiprintf_r+0x32>
 800b628:	2140      	movs	r1, #64	; 0x40
 800b62a:	f7ff ff3b 	bl	800b4a4 <_malloc_r>
 800b62e:	6028      	str	r0, [r5, #0]
 800b630:	6128      	str	r0, [r5, #16]
 800b632:	b920      	cbnz	r0, 800b63e <_svfiprintf_r+0x2e>
 800b634:	230c      	movs	r3, #12
 800b636:	603b      	str	r3, [r7, #0]
 800b638:	f04f 30ff 	mov.w	r0, #4294967295
 800b63c:	e0d1      	b.n	800b7e2 <_svfiprintf_r+0x1d2>
 800b63e:	2340      	movs	r3, #64	; 0x40
 800b640:	616b      	str	r3, [r5, #20]
 800b642:	2300      	movs	r3, #0
 800b644:	9309      	str	r3, [sp, #36]	; 0x24
 800b646:	2320      	movs	r3, #32
 800b648:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b64c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b650:	2330      	movs	r3, #48	; 0x30
 800b652:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b7fc <_svfiprintf_r+0x1ec>
 800b656:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b65a:	f04f 0901 	mov.w	r9, #1
 800b65e:	4623      	mov	r3, r4
 800b660:	469a      	mov	sl, r3
 800b662:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b666:	b10a      	cbz	r2, 800b66c <_svfiprintf_r+0x5c>
 800b668:	2a25      	cmp	r2, #37	; 0x25
 800b66a:	d1f9      	bne.n	800b660 <_svfiprintf_r+0x50>
 800b66c:	ebba 0b04 	subs.w	fp, sl, r4
 800b670:	d00b      	beq.n	800b68a <_svfiprintf_r+0x7a>
 800b672:	465b      	mov	r3, fp
 800b674:	4622      	mov	r2, r4
 800b676:	4629      	mov	r1, r5
 800b678:	4638      	mov	r0, r7
 800b67a:	f7ff ff6d 	bl	800b558 <__ssputs_r>
 800b67e:	3001      	adds	r0, #1
 800b680:	f000 80aa 	beq.w	800b7d8 <_svfiprintf_r+0x1c8>
 800b684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b686:	445a      	add	r2, fp
 800b688:	9209      	str	r2, [sp, #36]	; 0x24
 800b68a:	f89a 3000 	ldrb.w	r3, [sl]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	f000 80a2 	beq.w	800b7d8 <_svfiprintf_r+0x1c8>
 800b694:	2300      	movs	r3, #0
 800b696:	f04f 32ff 	mov.w	r2, #4294967295
 800b69a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b69e:	f10a 0a01 	add.w	sl, sl, #1
 800b6a2:	9304      	str	r3, [sp, #16]
 800b6a4:	9307      	str	r3, [sp, #28]
 800b6a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6aa:	931a      	str	r3, [sp, #104]	; 0x68
 800b6ac:	4654      	mov	r4, sl
 800b6ae:	2205      	movs	r2, #5
 800b6b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6b4:	4851      	ldr	r0, [pc, #324]	; (800b7fc <_svfiprintf_r+0x1ec>)
 800b6b6:	f7f4 fd93 	bl	80001e0 <memchr>
 800b6ba:	9a04      	ldr	r2, [sp, #16]
 800b6bc:	b9d8      	cbnz	r0, 800b6f6 <_svfiprintf_r+0xe6>
 800b6be:	06d0      	lsls	r0, r2, #27
 800b6c0:	bf44      	itt	mi
 800b6c2:	2320      	movmi	r3, #32
 800b6c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6c8:	0711      	lsls	r1, r2, #28
 800b6ca:	bf44      	itt	mi
 800b6cc:	232b      	movmi	r3, #43	; 0x2b
 800b6ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d6:	2b2a      	cmp	r3, #42	; 0x2a
 800b6d8:	d015      	beq.n	800b706 <_svfiprintf_r+0xf6>
 800b6da:	9a07      	ldr	r2, [sp, #28]
 800b6dc:	4654      	mov	r4, sl
 800b6de:	2000      	movs	r0, #0
 800b6e0:	f04f 0c0a 	mov.w	ip, #10
 800b6e4:	4621      	mov	r1, r4
 800b6e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6ea:	3b30      	subs	r3, #48	; 0x30
 800b6ec:	2b09      	cmp	r3, #9
 800b6ee:	d94e      	bls.n	800b78e <_svfiprintf_r+0x17e>
 800b6f0:	b1b0      	cbz	r0, 800b720 <_svfiprintf_r+0x110>
 800b6f2:	9207      	str	r2, [sp, #28]
 800b6f4:	e014      	b.n	800b720 <_svfiprintf_r+0x110>
 800b6f6:	eba0 0308 	sub.w	r3, r0, r8
 800b6fa:	fa09 f303 	lsl.w	r3, r9, r3
 800b6fe:	4313      	orrs	r3, r2
 800b700:	9304      	str	r3, [sp, #16]
 800b702:	46a2      	mov	sl, r4
 800b704:	e7d2      	b.n	800b6ac <_svfiprintf_r+0x9c>
 800b706:	9b03      	ldr	r3, [sp, #12]
 800b708:	1d19      	adds	r1, r3, #4
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	9103      	str	r1, [sp, #12]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	bfbb      	ittet	lt
 800b712:	425b      	neglt	r3, r3
 800b714:	f042 0202 	orrlt.w	r2, r2, #2
 800b718:	9307      	strge	r3, [sp, #28]
 800b71a:	9307      	strlt	r3, [sp, #28]
 800b71c:	bfb8      	it	lt
 800b71e:	9204      	strlt	r2, [sp, #16]
 800b720:	7823      	ldrb	r3, [r4, #0]
 800b722:	2b2e      	cmp	r3, #46	; 0x2e
 800b724:	d10c      	bne.n	800b740 <_svfiprintf_r+0x130>
 800b726:	7863      	ldrb	r3, [r4, #1]
 800b728:	2b2a      	cmp	r3, #42	; 0x2a
 800b72a:	d135      	bne.n	800b798 <_svfiprintf_r+0x188>
 800b72c:	9b03      	ldr	r3, [sp, #12]
 800b72e:	1d1a      	adds	r2, r3, #4
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	9203      	str	r2, [sp, #12]
 800b734:	2b00      	cmp	r3, #0
 800b736:	bfb8      	it	lt
 800b738:	f04f 33ff 	movlt.w	r3, #4294967295
 800b73c:	3402      	adds	r4, #2
 800b73e:	9305      	str	r3, [sp, #20]
 800b740:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b80c <_svfiprintf_r+0x1fc>
 800b744:	7821      	ldrb	r1, [r4, #0]
 800b746:	2203      	movs	r2, #3
 800b748:	4650      	mov	r0, sl
 800b74a:	f7f4 fd49 	bl	80001e0 <memchr>
 800b74e:	b140      	cbz	r0, 800b762 <_svfiprintf_r+0x152>
 800b750:	2340      	movs	r3, #64	; 0x40
 800b752:	eba0 000a 	sub.w	r0, r0, sl
 800b756:	fa03 f000 	lsl.w	r0, r3, r0
 800b75a:	9b04      	ldr	r3, [sp, #16]
 800b75c:	4303      	orrs	r3, r0
 800b75e:	3401      	adds	r4, #1
 800b760:	9304      	str	r3, [sp, #16]
 800b762:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b766:	4826      	ldr	r0, [pc, #152]	; (800b800 <_svfiprintf_r+0x1f0>)
 800b768:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b76c:	2206      	movs	r2, #6
 800b76e:	f7f4 fd37 	bl	80001e0 <memchr>
 800b772:	2800      	cmp	r0, #0
 800b774:	d038      	beq.n	800b7e8 <_svfiprintf_r+0x1d8>
 800b776:	4b23      	ldr	r3, [pc, #140]	; (800b804 <_svfiprintf_r+0x1f4>)
 800b778:	bb1b      	cbnz	r3, 800b7c2 <_svfiprintf_r+0x1b2>
 800b77a:	9b03      	ldr	r3, [sp, #12]
 800b77c:	3307      	adds	r3, #7
 800b77e:	f023 0307 	bic.w	r3, r3, #7
 800b782:	3308      	adds	r3, #8
 800b784:	9303      	str	r3, [sp, #12]
 800b786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b788:	4433      	add	r3, r6
 800b78a:	9309      	str	r3, [sp, #36]	; 0x24
 800b78c:	e767      	b.n	800b65e <_svfiprintf_r+0x4e>
 800b78e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b792:	460c      	mov	r4, r1
 800b794:	2001      	movs	r0, #1
 800b796:	e7a5      	b.n	800b6e4 <_svfiprintf_r+0xd4>
 800b798:	2300      	movs	r3, #0
 800b79a:	3401      	adds	r4, #1
 800b79c:	9305      	str	r3, [sp, #20]
 800b79e:	4619      	mov	r1, r3
 800b7a0:	f04f 0c0a 	mov.w	ip, #10
 800b7a4:	4620      	mov	r0, r4
 800b7a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7aa:	3a30      	subs	r2, #48	; 0x30
 800b7ac:	2a09      	cmp	r2, #9
 800b7ae:	d903      	bls.n	800b7b8 <_svfiprintf_r+0x1a8>
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d0c5      	beq.n	800b740 <_svfiprintf_r+0x130>
 800b7b4:	9105      	str	r1, [sp, #20]
 800b7b6:	e7c3      	b.n	800b740 <_svfiprintf_r+0x130>
 800b7b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7bc:	4604      	mov	r4, r0
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e7f0      	b.n	800b7a4 <_svfiprintf_r+0x194>
 800b7c2:	ab03      	add	r3, sp, #12
 800b7c4:	9300      	str	r3, [sp, #0]
 800b7c6:	462a      	mov	r2, r5
 800b7c8:	4b0f      	ldr	r3, [pc, #60]	; (800b808 <_svfiprintf_r+0x1f8>)
 800b7ca:	a904      	add	r1, sp, #16
 800b7cc:	4638      	mov	r0, r7
 800b7ce:	f7fb ff3f 	bl	8007650 <_printf_float>
 800b7d2:	1c42      	adds	r2, r0, #1
 800b7d4:	4606      	mov	r6, r0
 800b7d6:	d1d6      	bne.n	800b786 <_svfiprintf_r+0x176>
 800b7d8:	89ab      	ldrh	r3, [r5, #12]
 800b7da:	065b      	lsls	r3, r3, #25
 800b7dc:	f53f af2c 	bmi.w	800b638 <_svfiprintf_r+0x28>
 800b7e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7e2:	b01d      	add	sp, #116	; 0x74
 800b7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7e8:	ab03      	add	r3, sp, #12
 800b7ea:	9300      	str	r3, [sp, #0]
 800b7ec:	462a      	mov	r2, r5
 800b7ee:	4b06      	ldr	r3, [pc, #24]	; (800b808 <_svfiprintf_r+0x1f8>)
 800b7f0:	a904      	add	r1, sp, #16
 800b7f2:	4638      	mov	r0, r7
 800b7f4:	f7fc f9d0 	bl	8007b98 <_printf_i>
 800b7f8:	e7eb      	b.n	800b7d2 <_svfiprintf_r+0x1c2>
 800b7fa:	bf00      	nop
 800b7fc:	0800c364 	.word	0x0800c364
 800b800:	0800c36e 	.word	0x0800c36e
 800b804:	08007651 	.word	0x08007651
 800b808:	0800b559 	.word	0x0800b559
 800b80c:	0800c36a 	.word	0x0800c36a

0800b810 <__sfputc_r>:
 800b810:	6893      	ldr	r3, [r2, #8]
 800b812:	3b01      	subs	r3, #1
 800b814:	2b00      	cmp	r3, #0
 800b816:	b410      	push	{r4}
 800b818:	6093      	str	r3, [r2, #8]
 800b81a:	da08      	bge.n	800b82e <__sfputc_r+0x1e>
 800b81c:	6994      	ldr	r4, [r2, #24]
 800b81e:	42a3      	cmp	r3, r4
 800b820:	db01      	blt.n	800b826 <__sfputc_r+0x16>
 800b822:	290a      	cmp	r1, #10
 800b824:	d103      	bne.n	800b82e <__sfputc_r+0x1e>
 800b826:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b82a:	f7fd bc3b 	b.w	80090a4 <__swbuf_r>
 800b82e:	6813      	ldr	r3, [r2, #0]
 800b830:	1c58      	adds	r0, r3, #1
 800b832:	6010      	str	r0, [r2, #0]
 800b834:	7019      	strb	r1, [r3, #0]
 800b836:	4608      	mov	r0, r1
 800b838:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b83c:	4770      	bx	lr

0800b83e <__sfputs_r>:
 800b83e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b840:	4606      	mov	r6, r0
 800b842:	460f      	mov	r7, r1
 800b844:	4614      	mov	r4, r2
 800b846:	18d5      	adds	r5, r2, r3
 800b848:	42ac      	cmp	r4, r5
 800b84a:	d101      	bne.n	800b850 <__sfputs_r+0x12>
 800b84c:	2000      	movs	r0, #0
 800b84e:	e007      	b.n	800b860 <__sfputs_r+0x22>
 800b850:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b854:	463a      	mov	r2, r7
 800b856:	4630      	mov	r0, r6
 800b858:	f7ff ffda 	bl	800b810 <__sfputc_r>
 800b85c:	1c43      	adds	r3, r0, #1
 800b85e:	d1f3      	bne.n	800b848 <__sfputs_r+0xa>
 800b860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b864 <_vfiprintf_r>:
 800b864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b868:	460d      	mov	r5, r1
 800b86a:	b09d      	sub	sp, #116	; 0x74
 800b86c:	4614      	mov	r4, r2
 800b86e:	4698      	mov	r8, r3
 800b870:	4606      	mov	r6, r0
 800b872:	b118      	cbz	r0, 800b87c <_vfiprintf_r+0x18>
 800b874:	6983      	ldr	r3, [r0, #24]
 800b876:	b90b      	cbnz	r3, 800b87c <_vfiprintf_r+0x18>
 800b878:	f7fe fc68 	bl	800a14c <__sinit>
 800b87c:	4b89      	ldr	r3, [pc, #548]	; (800baa4 <_vfiprintf_r+0x240>)
 800b87e:	429d      	cmp	r5, r3
 800b880:	d11b      	bne.n	800b8ba <_vfiprintf_r+0x56>
 800b882:	6875      	ldr	r5, [r6, #4]
 800b884:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b886:	07d9      	lsls	r1, r3, #31
 800b888:	d405      	bmi.n	800b896 <_vfiprintf_r+0x32>
 800b88a:	89ab      	ldrh	r3, [r5, #12]
 800b88c:	059a      	lsls	r2, r3, #22
 800b88e:	d402      	bmi.n	800b896 <_vfiprintf_r+0x32>
 800b890:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b892:	f7ff f86c 	bl	800a96e <__retarget_lock_acquire_recursive>
 800b896:	89ab      	ldrh	r3, [r5, #12]
 800b898:	071b      	lsls	r3, r3, #28
 800b89a:	d501      	bpl.n	800b8a0 <_vfiprintf_r+0x3c>
 800b89c:	692b      	ldr	r3, [r5, #16]
 800b89e:	b9eb      	cbnz	r3, 800b8dc <_vfiprintf_r+0x78>
 800b8a0:	4629      	mov	r1, r5
 800b8a2:	4630      	mov	r0, r6
 800b8a4:	f7fd fc50 	bl	8009148 <__swsetup_r>
 800b8a8:	b1c0      	cbz	r0, 800b8dc <_vfiprintf_r+0x78>
 800b8aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8ac:	07dc      	lsls	r4, r3, #31
 800b8ae:	d50e      	bpl.n	800b8ce <_vfiprintf_r+0x6a>
 800b8b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b4:	b01d      	add	sp, #116	; 0x74
 800b8b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ba:	4b7b      	ldr	r3, [pc, #492]	; (800baa8 <_vfiprintf_r+0x244>)
 800b8bc:	429d      	cmp	r5, r3
 800b8be:	d101      	bne.n	800b8c4 <_vfiprintf_r+0x60>
 800b8c0:	68b5      	ldr	r5, [r6, #8]
 800b8c2:	e7df      	b.n	800b884 <_vfiprintf_r+0x20>
 800b8c4:	4b79      	ldr	r3, [pc, #484]	; (800baac <_vfiprintf_r+0x248>)
 800b8c6:	429d      	cmp	r5, r3
 800b8c8:	bf08      	it	eq
 800b8ca:	68f5      	ldreq	r5, [r6, #12]
 800b8cc:	e7da      	b.n	800b884 <_vfiprintf_r+0x20>
 800b8ce:	89ab      	ldrh	r3, [r5, #12]
 800b8d0:	0598      	lsls	r0, r3, #22
 800b8d2:	d4ed      	bmi.n	800b8b0 <_vfiprintf_r+0x4c>
 800b8d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8d6:	f7ff f84b 	bl	800a970 <__retarget_lock_release_recursive>
 800b8da:	e7e9      	b.n	800b8b0 <_vfiprintf_r+0x4c>
 800b8dc:	2300      	movs	r3, #0
 800b8de:	9309      	str	r3, [sp, #36]	; 0x24
 800b8e0:	2320      	movs	r3, #32
 800b8e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b8e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8ea:	2330      	movs	r3, #48	; 0x30
 800b8ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bab0 <_vfiprintf_r+0x24c>
 800b8f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8f4:	f04f 0901 	mov.w	r9, #1
 800b8f8:	4623      	mov	r3, r4
 800b8fa:	469a      	mov	sl, r3
 800b8fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b900:	b10a      	cbz	r2, 800b906 <_vfiprintf_r+0xa2>
 800b902:	2a25      	cmp	r2, #37	; 0x25
 800b904:	d1f9      	bne.n	800b8fa <_vfiprintf_r+0x96>
 800b906:	ebba 0b04 	subs.w	fp, sl, r4
 800b90a:	d00b      	beq.n	800b924 <_vfiprintf_r+0xc0>
 800b90c:	465b      	mov	r3, fp
 800b90e:	4622      	mov	r2, r4
 800b910:	4629      	mov	r1, r5
 800b912:	4630      	mov	r0, r6
 800b914:	f7ff ff93 	bl	800b83e <__sfputs_r>
 800b918:	3001      	adds	r0, #1
 800b91a:	f000 80aa 	beq.w	800ba72 <_vfiprintf_r+0x20e>
 800b91e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b920:	445a      	add	r2, fp
 800b922:	9209      	str	r2, [sp, #36]	; 0x24
 800b924:	f89a 3000 	ldrb.w	r3, [sl]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	f000 80a2 	beq.w	800ba72 <_vfiprintf_r+0x20e>
 800b92e:	2300      	movs	r3, #0
 800b930:	f04f 32ff 	mov.w	r2, #4294967295
 800b934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b938:	f10a 0a01 	add.w	sl, sl, #1
 800b93c:	9304      	str	r3, [sp, #16]
 800b93e:	9307      	str	r3, [sp, #28]
 800b940:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b944:	931a      	str	r3, [sp, #104]	; 0x68
 800b946:	4654      	mov	r4, sl
 800b948:	2205      	movs	r2, #5
 800b94a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b94e:	4858      	ldr	r0, [pc, #352]	; (800bab0 <_vfiprintf_r+0x24c>)
 800b950:	f7f4 fc46 	bl	80001e0 <memchr>
 800b954:	9a04      	ldr	r2, [sp, #16]
 800b956:	b9d8      	cbnz	r0, 800b990 <_vfiprintf_r+0x12c>
 800b958:	06d1      	lsls	r1, r2, #27
 800b95a:	bf44      	itt	mi
 800b95c:	2320      	movmi	r3, #32
 800b95e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b962:	0713      	lsls	r3, r2, #28
 800b964:	bf44      	itt	mi
 800b966:	232b      	movmi	r3, #43	; 0x2b
 800b968:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b96c:	f89a 3000 	ldrb.w	r3, [sl]
 800b970:	2b2a      	cmp	r3, #42	; 0x2a
 800b972:	d015      	beq.n	800b9a0 <_vfiprintf_r+0x13c>
 800b974:	9a07      	ldr	r2, [sp, #28]
 800b976:	4654      	mov	r4, sl
 800b978:	2000      	movs	r0, #0
 800b97a:	f04f 0c0a 	mov.w	ip, #10
 800b97e:	4621      	mov	r1, r4
 800b980:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b984:	3b30      	subs	r3, #48	; 0x30
 800b986:	2b09      	cmp	r3, #9
 800b988:	d94e      	bls.n	800ba28 <_vfiprintf_r+0x1c4>
 800b98a:	b1b0      	cbz	r0, 800b9ba <_vfiprintf_r+0x156>
 800b98c:	9207      	str	r2, [sp, #28]
 800b98e:	e014      	b.n	800b9ba <_vfiprintf_r+0x156>
 800b990:	eba0 0308 	sub.w	r3, r0, r8
 800b994:	fa09 f303 	lsl.w	r3, r9, r3
 800b998:	4313      	orrs	r3, r2
 800b99a:	9304      	str	r3, [sp, #16]
 800b99c:	46a2      	mov	sl, r4
 800b99e:	e7d2      	b.n	800b946 <_vfiprintf_r+0xe2>
 800b9a0:	9b03      	ldr	r3, [sp, #12]
 800b9a2:	1d19      	adds	r1, r3, #4
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	9103      	str	r1, [sp, #12]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	bfbb      	ittet	lt
 800b9ac:	425b      	neglt	r3, r3
 800b9ae:	f042 0202 	orrlt.w	r2, r2, #2
 800b9b2:	9307      	strge	r3, [sp, #28]
 800b9b4:	9307      	strlt	r3, [sp, #28]
 800b9b6:	bfb8      	it	lt
 800b9b8:	9204      	strlt	r2, [sp, #16]
 800b9ba:	7823      	ldrb	r3, [r4, #0]
 800b9bc:	2b2e      	cmp	r3, #46	; 0x2e
 800b9be:	d10c      	bne.n	800b9da <_vfiprintf_r+0x176>
 800b9c0:	7863      	ldrb	r3, [r4, #1]
 800b9c2:	2b2a      	cmp	r3, #42	; 0x2a
 800b9c4:	d135      	bne.n	800ba32 <_vfiprintf_r+0x1ce>
 800b9c6:	9b03      	ldr	r3, [sp, #12]
 800b9c8:	1d1a      	adds	r2, r3, #4
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	9203      	str	r2, [sp, #12]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	bfb8      	it	lt
 800b9d2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b9d6:	3402      	adds	r4, #2
 800b9d8:	9305      	str	r3, [sp, #20]
 800b9da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bac0 <_vfiprintf_r+0x25c>
 800b9de:	7821      	ldrb	r1, [r4, #0]
 800b9e0:	2203      	movs	r2, #3
 800b9e2:	4650      	mov	r0, sl
 800b9e4:	f7f4 fbfc 	bl	80001e0 <memchr>
 800b9e8:	b140      	cbz	r0, 800b9fc <_vfiprintf_r+0x198>
 800b9ea:	2340      	movs	r3, #64	; 0x40
 800b9ec:	eba0 000a 	sub.w	r0, r0, sl
 800b9f0:	fa03 f000 	lsl.w	r0, r3, r0
 800b9f4:	9b04      	ldr	r3, [sp, #16]
 800b9f6:	4303      	orrs	r3, r0
 800b9f8:	3401      	adds	r4, #1
 800b9fa:	9304      	str	r3, [sp, #16]
 800b9fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba00:	482c      	ldr	r0, [pc, #176]	; (800bab4 <_vfiprintf_r+0x250>)
 800ba02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba06:	2206      	movs	r2, #6
 800ba08:	f7f4 fbea 	bl	80001e0 <memchr>
 800ba0c:	2800      	cmp	r0, #0
 800ba0e:	d03f      	beq.n	800ba90 <_vfiprintf_r+0x22c>
 800ba10:	4b29      	ldr	r3, [pc, #164]	; (800bab8 <_vfiprintf_r+0x254>)
 800ba12:	bb1b      	cbnz	r3, 800ba5c <_vfiprintf_r+0x1f8>
 800ba14:	9b03      	ldr	r3, [sp, #12]
 800ba16:	3307      	adds	r3, #7
 800ba18:	f023 0307 	bic.w	r3, r3, #7
 800ba1c:	3308      	adds	r3, #8
 800ba1e:	9303      	str	r3, [sp, #12]
 800ba20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba22:	443b      	add	r3, r7
 800ba24:	9309      	str	r3, [sp, #36]	; 0x24
 800ba26:	e767      	b.n	800b8f8 <_vfiprintf_r+0x94>
 800ba28:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba2c:	460c      	mov	r4, r1
 800ba2e:	2001      	movs	r0, #1
 800ba30:	e7a5      	b.n	800b97e <_vfiprintf_r+0x11a>
 800ba32:	2300      	movs	r3, #0
 800ba34:	3401      	adds	r4, #1
 800ba36:	9305      	str	r3, [sp, #20]
 800ba38:	4619      	mov	r1, r3
 800ba3a:	f04f 0c0a 	mov.w	ip, #10
 800ba3e:	4620      	mov	r0, r4
 800ba40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba44:	3a30      	subs	r2, #48	; 0x30
 800ba46:	2a09      	cmp	r2, #9
 800ba48:	d903      	bls.n	800ba52 <_vfiprintf_r+0x1ee>
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d0c5      	beq.n	800b9da <_vfiprintf_r+0x176>
 800ba4e:	9105      	str	r1, [sp, #20]
 800ba50:	e7c3      	b.n	800b9da <_vfiprintf_r+0x176>
 800ba52:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba56:	4604      	mov	r4, r0
 800ba58:	2301      	movs	r3, #1
 800ba5a:	e7f0      	b.n	800ba3e <_vfiprintf_r+0x1da>
 800ba5c:	ab03      	add	r3, sp, #12
 800ba5e:	9300      	str	r3, [sp, #0]
 800ba60:	462a      	mov	r2, r5
 800ba62:	4b16      	ldr	r3, [pc, #88]	; (800babc <_vfiprintf_r+0x258>)
 800ba64:	a904      	add	r1, sp, #16
 800ba66:	4630      	mov	r0, r6
 800ba68:	f7fb fdf2 	bl	8007650 <_printf_float>
 800ba6c:	4607      	mov	r7, r0
 800ba6e:	1c78      	adds	r0, r7, #1
 800ba70:	d1d6      	bne.n	800ba20 <_vfiprintf_r+0x1bc>
 800ba72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba74:	07d9      	lsls	r1, r3, #31
 800ba76:	d405      	bmi.n	800ba84 <_vfiprintf_r+0x220>
 800ba78:	89ab      	ldrh	r3, [r5, #12]
 800ba7a:	059a      	lsls	r2, r3, #22
 800ba7c:	d402      	bmi.n	800ba84 <_vfiprintf_r+0x220>
 800ba7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba80:	f7fe ff76 	bl	800a970 <__retarget_lock_release_recursive>
 800ba84:	89ab      	ldrh	r3, [r5, #12]
 800ba86:	065b      	lsls	r3, r3, #25
 800ba88:	f53f af12 	bmi.w	800b8b0 <_vfiprintf_r+0x4c>
 800ba8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba8e:	e711      	b.n	800b8b4 <_vfiprintf_r+0x50>
 800ba90:	ab03      	add	r3, sp, #12
 800ba92:	9300      	str	r3, [sp, #0]
 800ba94:	462a      	mov	r2, r5
 800ba96:	4b09      	ldr	r3, [pc, #36]	; (800babc <_vfiprintf_r+0x258>)
 800ba98:	a904      	add	r1, sp, #16
 800ba9a:	4630      	mov	r0, r6
 800ba9c:	f7fc f87c 	bl	8007b98 <_printf_i>
 800baa0:	e7e4      	b.n	800ba6c <_vfiprintf_r+0x208>
 800baa2:	bf00      	nop
 800baa4:	0800c148 	.word	0x0800c148
 800baa8:	0800c168 	.word	0x0800c168
 800baac:	0800c128 	.word	0x0800c128
 800bab0:	0800c364 	.word	0x0800c364
 800bab4:	0800c36e 	.word	0x0800c36e
 800bab8:	08007651 	.word	0x08007651
 800babc:	0800b83f 	.word	0x0800b83f
 800bac0:	0800c36a 	.word	0x0800c36a
 800bac4:	00000000 	.word	0x00000000

0800bac8 <nan>:
 800bac8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bad0 <nan+0x8>
 800bacc:	4770      	bx	lr
 800bace:	bf00      	nop
 800bad0:	00000000 	.word	0x00000000
 800bad4:	7ff80000 	.word	0x7ff80000

0800bad8 <_sbrk_r>:
 800bad8:	b538      	push	{r3, r4, r5, lr}
 800bada:	4d06      	ldr	r5, [pc, #24]	; (800baf4 <_sbrk_r+0x1c>)
 800badc:	2300      	movs	r3, #0
 800bade:	4604      	mov	r4, r0
 800bae0:	4608      	mov	r0, r1
 800bae2:	602b      	str	r3, [r5, #0]
 800bae4:	f7f5 ffee 	bl	8001ac4 <_sbrk>
 800bae8:	1c43      	adds	r3, r0, #1
 800baea:	d102      	bne.n	800baf2 <_sbrk_r+0x1a>
 800baec:	682b      	ldr	r3, [r5, #0]
 800baee:	b103      	cbz	r3, 800baf2 <_sbrk_r+0x1a>
 800baf0:	6023      	str	r3, [r4, #0]
 800baf2:	bd38      	pop	{r3, r4, r5, pc}
 800baf4:	2000039c 	.word	0x2000039c

0800baf8 <__sread>:
 800baf8:	b510      	push	{r4, lr}
 800bafa:	460c      	mov	r4, r1
 800bafc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb00:	f000 f92e 	bl	800bd60 <_read_r>
 800bb04:	2800      	cmp	r0, #0
 800bb06:	bfab      	itete	ge
 800bb08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb0a:	89a3      	ldrhlt	r3, [r4, #12]
 800bb0c:	181b      	addge	r3, r3, r0
 800bb0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb12:	bfac      	ite	ge
 800bb14:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb16:	81a3      	strhlt	r3, [r4, #12]
 800bb18:	bd10      	pop	{r4, pc}

0800bb1a <__swrite>:
 800bb1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb1e:	461f      	mov	r7, r3
 800bb20:	898b      	ldrh	r3, [r1, #12]
 800bb22:	05db      	lsls	r3, r3, #23
 800bb24:	4605      	mov	r5, r0
 800bb26:	460c      	mov	r4, r1
 800bb28:	4616      	mov	r6, r2
 800bb2a:	d505      	bpl.n	800bb38 <__swrite+0x1e>
 800bb2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb30:	2302      	movs	r3, #2
 800bb32:	2200      	movs	r2, #0
 800bb34:	f000 f8b6 	bl	800bca4 <_lseek_r>
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb42:	81a3      	strh	r3, [r4, #12]
 800bb44:	4632      	mov	r2, r6
 800bb46:	463b      	mov	r3, r7
 800bb48:	4628      	mov	r0, r5
 800bb4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb4e:	f000 b835 	b.w	800bbbc <_write_r>

0800bb52 <__sseek>:
 800bb52:	b510      	push	{r4, lr}
 800bb54:	460c      	mov	r4, r1
 800bb56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb5a:	f000 f8a3 	bl	800bca4 <_lseek_r>
 800bb5e:	1c43      	adds	r3, r0, #1
 800bb60:	89a3      	ldrh	r3, [r4, #12]
 800bb62:	bf15      	itete	ne
 800bb64:	6560      	strne	r0, [r4, #84]	; 0x54
 800bb66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bb6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bb6e:	81a3      	strheq	r3, [r4, #12]
 800bb70:	bf18      	it	ne
 800bb72:	81a3      	strhne	r3, [r4, #12]
 800bb74:	bd10      	pop	{r4, pc}

0800bb76 <__sclose>:
 800bb76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb7a:	f000 b84f 	b.w	800bc1c <_close_r>

0800bb7e <strncmp>:
 800bb7e:	b510      	push	{r4, lr}
 800bb80:	b16a      	cbz	r2, 800bb9e <strncmp+0x20>
 800bb82:	3901      	subs	r1, #1
 800bb84:	1884      	adds	r4, r0, r2
 800bb86:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bb8a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d103      	bne.n	800bb9a <strncmp+0x1c>
 800bb92:	42a0      	cmp	r0, r4
 800bb94:	d001      	beq.n	800bb9a <strncmp+0x1c>
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1f5      	bne.n	800bb86 <strncmp+0x8>
 800bb9a:	1a98      	subs	r0, r3, r2
 800bb9c:	bd10      	pop	{r4, pc}
 800bb9e:	4610      	mov	r0, r2
 800bba0:	e7fc      	b.n	800bb9c <strncmp+0x1e>

0800bba2 <__ascii_wctomb>:
 800bba2:	b149      	cbz	r1, 800bbb8 <__ascii_wctomb+0x16>
 800bba4:	2aff      	cmp	r2, #255	; 0xff
 800bba6:	bf85      	ittet	hi
 800bba8:	238a      	movhi	r3, #138	; 0x8a
 800bbaa:	6003      	strhi	r3, [r0, #0]
 800bbac:	700a      	strbls	r2, [r1, #0]
 800bbae:	f04f 30ff 	movhi.w	r0, #4294967295
 800bbb2:	bf98      	it	ls
 800bbb4:	2001      	movls	r0, #1
 800bbb6:	4770      	bx	lr
 800bbb8:	4608      	mov	r0, r1
 800bbba:	4770      	bx	lr

0800bbbc <_write_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	4d07      	ldr	r5, [pc, #28]	; (800bbdc <_write_r+0x20>)
 800bbc0:	4604      	mov	r4, r0
 800bbc2:	4608      	mov	r0, r1
 800bbc4:	4611      	mov	r1, r2
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	602a      	str	r2, [r5, #0]
 800bbca:	461a      	mov	r2, r3
 800bbcc:	f7f5 fd18 	bl	8001600 <_write>
 800bbd0:	1c43      	adds	r3, r0, #1
 800bbd2:	d102      	bne.n	800bbda <_write_r+0x1e>
 800bbd4:	682b      	ldr	r3, [r5, #0]
 800bbd6:	b103      	cbz	r3, 800bbda <_write_r+0x1e>
 800bbd8:	6023      	str	r3, [r4, #0]
 800bbda:	bd38      	pop	{r3, r4, r5, pc}
 800bbdc:	2000039c 	.word	0x2000039c

0800bbe0 <__assert_func>:
 800bbe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbe2:	4614      	mov	r4, r2
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	4b09      	ldr	r3, [pc, #36]	; (800bc0c <__assert_func+0x2c>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4605      	mov	r5, r0
 800bbec:	68d8      	ldr	r0, [r3, #12]
 800bbee:	b14c      	cbz	r4, 800bc04 <__assert_func+0x24>
 800bbf0:	4b07      	ldr	r3, [pc, #28]	; (800bc10 <__assert_func+0x30>)
 800bbf2:	9100      	str	r1, [sp, #0]
 800bbf4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bbf8:	4906      	ldr	r1, [pc, #24]	; (800bc14 <__assert_func+0x34>)
 800bbfa:	462b      	mov	r3, r5
 800bbfc:	f000 f81e 	bl	800bc3c <fiprintf>
 800bc00:	f000 f8c0 	bl	800bd84 <abort>
 800bc04:	4b04      	ldr	r3, [pc, #16]	; (800bc18 <__assert_func+0x38>)
 800bc06:	461c      	mov	r4, r3
 800bc08:	e7f3      	b.n	800bbf2 <__assert_func+0x12>
 800bc0a:	bf00      	nop
 800bc0c:	2000000c 	.word	0x2000000c
 800bc10:	0800c375 	.word	0x0800c375
 800bc14:	0800c382 	.word	0x0800c382
 800bc18:	0800c3b0 	.word	0x0800c3b0

0800bc1c <_close_r>:
 800bc1c:	b538      	push	{r3, r4, r5, lr}
 800bc1e:	4d06      	ldr	r5, [pc, #24]	; (800bc38 <_close_r+0x1c>)
 800bc20:	2300      	movs	r3, #0
 800bc22:	4604      	mov	r4, r0
 800bc24:	4608      	mov	r0, r1
 800bc26:	602b      	str	r3, [r5, #0]
 800bc28:	f7f5 ff17 	bl	8001a5a <_close>
 800bc2c:	1c43      	adds	r3, r0, #1
 800bc2e:	d102      	bne.n	800bc36 <_close_r+0x1a>
 800bc30:	682b      	ldr	r3, [r5, #0]
 800bc32:	b103      	cbz	r3, 800bc36 <_close_r+0x1a>
 800bc34:	6023      	str	r3, [r4, #0]
 800bc36:	bd38      	pop	{r3, r4, r5, pc}
 800bc38:	2000039c 	.word	0x2000039c

0800bc3c <fiprintf>:
 800bc3c:	b40e      	push	{r1, r2, r3}
 800bc3e:	b503      	push	{r0, r1, lr}
 800bc40:	4601      	mov	r1, r0
 800bc42:	ab03      	add	r3, sp, #12
 800bc44:	4805      	ldr	r0, [pc, #20]	; (800bc5c <fiprintf+0x20>)
 800bc46:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc4a:	6800      	ldr	r0, [r0, #0]
 800bc4c:	9301      	str	r3, [sp, #4]
 800bc4e:	f7ff fe09 	bl	800b864 <_vfiprintf_r>
 800bc52:	b002      	add	sp, #8
 800bc54:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc58:	b003      	add	sp, #12
 800bc5a:	4770      	bx	lr
 800bc5c:	2000000c 	.word	0x2000000c

0800bc60 <_fstat_r>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	4d07      	ldr	r5, [pc, #28]	; (800bc80 <_fstat_r+0x20>)
 800bc64:	2300      	movs	r3, #0
 800bc66:	4604      	mov	r4, r0
 800bc68:	4608      	mov	r0, r1
 800bc6a:	4611      	mov	r1, r2
 800bc6c:	602b      	str	r3, [r5, #0]
 800bc6e:	f7f5 ff00 	bl	8001a72 <_fstat>
 800bc72:	1c43      	adds	r3, r0, #1
 800bc74:	d102      	bne.n	800bc7c <_fstat_r+0x1c>
 800bc76:	682b      	ldr	r3, [r5, #0]
 800bc78:	b103      	cbz	r3, 800bc7c <_fstat_r+0x1c>
 800bc7a:	6023      	str	r3, [r4, #0]
 800bc7c:	bd38      	pop	{r3, r4, r5, pc}
 800bc7e:	bf00      	nop
 800bc80:	2000039c 	.word	0x2000039c

0800bc84 <_isatty_r>:
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	4d06      	ldr	r5, [pc, #24]	; (800bca0 <_isatty_r+0x1c>)
 800bc88:	2300      	movs	r3, #0
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	4608      	mov	r0, r1
 800bc8e:	602b      	str	r3, [r5, #0]
 800bc90:	f7f5 feff 	bl	8001a92 <_isatty>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_isatty_r+0x1a>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_isatty_r+0x1a>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	2000039c 	.word	0x2000039c

0800bca4 <_lseek_r>:
 800bca4:	b538      	push	{r3, r4, r5, lr}
 800bca6:	4d07      	ldr	r5, [pc, #28]	; (800bcc4 <_lseek_r+0x20>)
 800bca8:	4604      	mov	r4, r0
 800bcaa:	4608      	mov	r0, r1
 800bcac:	4611      	mov	r1, r2
 800bcae:	2200      	movs	r2, #0
 800bcb0:	602a      	str	r2, [r5, #0]
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	f7f5 fef8 	bl	8001aa8 <_lseek>
 800bcb8:	1c43      	adds	r3, r0, #1
 800bcba:	d102      	bne.n	800bcc2 <_lseek_r+0x1e>
 800bcbc:	682b      	ldr	r3, [r5, #0]
 800bcbe:	b103      	cbz	r3, 800bcc2 <_lseek_r+0x1e>
 800bcc0:	6023      	str	r3, [r4, #0]
 800bcc2:	bd38      	pop	{r3, r4, r5, pc}
 800bcc4:	2000039c 	.word	0x2000039c

0800bcc8 <memmove>:
 800bcc8:	4288      	cmp	r0, r1
 800bcca:	b510      	push	{r4, lr}
 800bccc:	eb01 0402 	add.w	r4, r1, r2
 800bcd0:	d902      	bls.n	800bcd8 <memmove+0x10>
 800bcd2:	4284      	cmp	r4, r0
 800bcd4:	4623      	mov	r3, r4
 800bcd6:	d807      	bhi.n	800bce8 <memmove+0x20>
 800bcd8:	1e43      	subs	r3, r0, #1
 800bcda:	42a1      	cmp	r1, r4
 800bcdc:	d008      	beq.n	800bcf0 <memmove+0x28>
 800bcde:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bce2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bce6:	e7f8      	b.n	800bcda <memmove+0x12>
 800bce8:	4402      	add	r2, r0
 800bcea:	4601      	mov	r1, r0
 800bcec:	428a      	cmp	r2, r1
 800bcee:	d100      	bne.n	800bcf2 <memmove+0x2a>
 800bcf0:	bd10      	pop	{r4, pc}
 800bcf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bcf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bcfa:	e7f7      	b.n	800bcec <memmove+0x24>

0800bcfc <__malloc_lock>:
 800bcfc:	4801      	ldr	r0, [pc, #4]	; (800bd04 <__malloc_lock+0x8>)
 800bcfe:	f7fe be36 	b.w	800a96e <__retarget_lock_acquire_recursive>
 800bd02:	bf00      	nop
 800bd04:	20000394 	.word	0x20000394

0800bd08 <__malloc_unlock>:
 800bd08:	4801      	ldr	r0, [pc, #4]	; (800bd10 <__malloc_unlock+0x8>)
 800bd0a:	f7fe be31 	b.w	800a970 <__retarget_lock_release_recursive>
 800bd0e:	bf00      	nop
 800bd10:	20000394 	.word	0x20000394

0800bd14 <_realloc_r>:
 800bd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd16:	4607      	mov	r7, r0
 800bd18:	4614      	mov	r4, r2
 800bd1a:	460e      	mov	r6, r1
 800bd1c:	b921      	cbnz	r1, 800bd28 <_realloc_r+0x14>
 800bd1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd22:	4611      	mov	r1, r2
 800bd24:	f7ff bbbe 	b.w	800b4a4 <_malloc_r>
 800bd28:	b922      	cbnz	r2, 800bd34 <_realloc_r+0x20>
 800bd2a:	f7ff fb6b 	bl	800b404 <_free_r>
 800bd2e:	4625      	mov	r5, r4
 800bd30:	4628      	mov	r0, r5
 800bd32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd34:	f000 f82d 	bl	800bd92 <_malloc_usable_size_r>
 800bd38:	42a0      	cmp	r0, r4
 800bd3a:	d20f      	bcs.n	800bd5c <_realloc_r+0x48>
 800bd3c:	4621      	mov	r1, r4
 800bd3e:	4638      	mov	r0, r7
 800bd40:	f7ff fbb0 	bl	800b4a4 <_malloc_r>
 800bd44:	4605      	mov	r5, r0
 800bd46:	2800      	cmp	r0, #0
 800bd48:	d0f2      	beq.n	800bd30 <_realloc_r+0x1c>
 800bd4a:	4631      	mov	r1, r6
 800bd4c:	4622      	mov	r2, r4
 800bd4e:	f7fb fbc9 	bl	80074e4 <memcpy>
 800bd52:	4631      	mov	r1, r6
 800bd54:	4638      	mov	r0, r7
 800bd56:	f7ff fb55 	bl	800b404 <_free_r>
 800bd5a:	e7e9      	b.n	800bd30 <_realloc_r+0x1c>
 800bd5c:	4635      	mov	r5, r6
 800bd5e:	e7e7      	b.n	800bd30 <_realloc_r+0x1c>

0800bd60 <_read_r>:
 800bd60:	b538      	push	{r3, r4, r5, lr}
 800bd62:	4d07      	ldr	r5, [pc, #28]	; (800bd80 <_read_r+0x20>)
 800bd64:	4604      	mov	r4, r0
 800bd66:	4608      	mov	r0, r1
 800bd68:	4611      	mov	r1, r2
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	602a      	str	r2, [r5, #0]
 800bd6e:	461a      	mov	r2, r3
 800bd70:	f7f5 fe56 	bl	8001a20 <_read>
 800bd74:	1c43      	adds	r3, r0, #1
 800bd76:	d102      	bne.n	800bd7e <_read_r+0x1e>
 800bd78:	682b      	ldr	r3, [r5, #0]
 800bd7a:	b103      	cbz	r3, 800bd7e <_read_r+0x1e>
 800bd7c:	6023      	str	r3, [r4, #0]
 800bd7e:	bd38      	pop	{r3, r4, r5, pc}
 800bd80:	2000039c 	.word	0x2000039c

0800bd84 <abort>:
 800bd84:	b508      	push	{r3, lr}
 800bd86:	2006      	movs	r0, #6
 800bd88:	f000 f834 	bl	800bdf4 <raise>
 800bd8c:	2001      	movs	r0, #1
 800bd8e:	f7f5 fe3d 	bl	8001a0c <_exit>

0800bd92 <_malloc_usable_size_r>:
 800bd92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd96:	1f18      	subs	r0, r3, #4
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	bfbc      	itt	lt
 800bd9c:	580b      	ldrlt	r3, [r1, r0]
 800bd9e:	18c0      	addlt	r0, r0, r3
 800bda0:	4770      	bx	lr

0800bda2 <_raise_r>:
 800bda2:	291f      	cmp	r1, #31
 800bda4:	b538      	push	{r3, r4, r5, lr}
 800bda6:	4604      	mov	r4, r0
 800bda8:	460d      	mov	r5, r1
 800bdaa:	d904      	bls.n	800bdb6 <_raise_r+0x14>
 800bdac:	2316      	movs	r3, #22
 800bdae:	6003      	str	r3, [r0, #0]
 800bdb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdb4:	bd38      	pop	{r3, r4, r5, pc}
 800bdb6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bdb8:	b112      	cbz	r2, 800bdc0 <_raise_r+0x1e>
 800bdba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdbe:	b94b      	cbnz	r3, 800bdd4 <_raise_r+0x32>
 800bdc0:	4620      	mov	r0, r4
 800bdc2:	f000 f831 	bl	800be28 <_getpid_r>
 800bdc6:	462a      	mov	r2, r5
 800bdc8:	4601      	mov	r1, r0
 800bdca:	4620      	mov	r0, r4
 800bdcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdd0:	f000 b818 	b.w	800be04 <_kill_r>
 800bdd4:	2b01      	cmp	r3, #1
 800bdd6:	d00a      	beq.n	800bdee <_raise_r+0x4c>
 800bdd8:	1c59      	adds	r1, r3, #1
 800bdda:	d103      	bne.n	800bde4 <_raise_r+0x42>
 800bddc:	2316      	movs	r3, #22
 800bdde:	6003      	str	r3, [r0, #0]
 800bde0:	2001      	movs	r0, #1
 800bde2:	e7e7      	b.n	800bdb4 <_raise_r+0x12>
 800bde4:	2400      	movs	r4, #0
 800bde6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bdea:	4628      	mov	r0, r5
 800bdec:	4798      	blx	r3
 800bdee:	2000      	movs	r0, #0
 800bdf0:	e7e0      	b.n	800bdb4 <_raise_r+0x12>
	...

0800bdf4 <raise>:
 800bdf4:	4b02      	ldr	r3, [pc, #8]	; (800be00 <raise+0xc>)
 800bdf6:	4601      	mov	r1, r0
 800bdf8:	6818      	ldr	r0, [r3, #0]
 800bdfa:	f7ff bfd2 	b.w	800bda2 <_raise_r>
 800bdfe:	bf00      	nop
 800be00:	2000000c 	.word	0x2000000c

0800be04 <_kill_r>:
 800be04:	b538      	push	{r3, r4, r5, lr}
 800be06:	4d07      	ldr	r5, [pc, #28]	; (800be24 <_kill_r+0x20>)
 800be08:	2300      	movs	r3, #0
 800be0a:	4604      	mov	r4, r0
 800be0c:	4608      	mov	r0, r1
 800be0e:	4611      	mov	r1, r2
 800be10:	602b      	str	r3, [r5, #0]
 800be12:	f7f5 fdeb 	bl	80019ec <_kill>
 800be16:	1c43      	adds	r3, r0, #1
 800be18:	d102      	bne.n	800be20 <_kill_r+0x1c>
 800be1a:	682b      	ldr	r3, [r5, #0]
 800be1c:	b103      	cbz	r3, 800be20 <_kill_r+0x1c>
 800be1e:	6023      	str	r3, [r4, #0]
 800be20:	bd38      	pop	{r3, r4, r5, pc}
 800be22:	bf00      	nop
 800be24:	2000039c 	.word	0x2000039c

0800be28 <_getpid_r>:
 800be28:	f7f5 bdd8 	b.w	80019dc <_getpid>

0800be2c <_init>:
 800be2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be2e:	bf00      	nop
 800be30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be32:	bc08      	pop	{r3}
 800be34:	469e      	mov	lr, r3
 800be36:	4770      	bx	lr

0800be38 <_fini>:
 800be38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be3a:	bf00      	nop
 800be3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be3e:	bc08      	pop	{r3}
 800be40:	469e      	mov	lr, r3
 800be42:	4770      	bx	lr
