# RISC-V VDSO + clock_gettime æ€§èƒ½æ·±åº¦åˆ†æä¸ä¼˜åŒ–å»ºè®®

## ä¸€ã€æ‘˜è¦

æœ¬æ–‡æ¡£æ·±å…¥åˆ†æäº† RISC-V æ¶æ„ä¸‹ VDSO (Virtual Dynamic Shared Object) ä¸­ `clock_gettime` ç³»ç»Ÿè°ƒç”¨çš„æ€§èƒ½é—®é¢˜ï¼Œä¸ x86_64 æ¶æ„è¿›è¡Œäº†è¯¦ç»†å¯¹æ¯”ã€‚é€šè¿‡å®é™…æµ‹è¯•æ•°æ®å’Œå†…æ ¸æºç åˆ†æï¼Œå‘ç° RISC-V åœ¨ `clock_gettime(CLOCK_MONOTONIC)` è°ƒç”¨ä¸Šæ¯” x86_64 æ…¢ **6.4å€**ï¼Œå…¶ä¸»è¦åŸå› æ˜¯ RISC-V ç¼ºä¹ç±»ä¼¼ x86 çš„ TSC (Time Stamp Counter) ç¡¬ä»¶è®¡æ—¶å™¨ï¼Œéœ€è¦é€šè¿‡ CSR_TIME é™·å…¥ M-mode (æœºå™¨æ¨¡å¼) è·å–æ—¶é—´æˆ³ã€‚

**å…³é”®å‘ç°ï¼š**
- `__vdso_clock_gettime` åœ¨ RISC-V ä¸Šå ç”¨ **13.27%** çš„ CPU æ—¶é—´ï¼Œè€Œåœ¨ x86_64 ä¸Šä»…ä¸º **0.00%**
- æ€§èƒ½å·®è·é«˜è¾¾ **3.9-6.4å€**ï¼Œå–å†³äºå…·ä½“çš„æ—¶é—´è·å–å‡½æ•°
- æ ¹æœ¬åŸå› åœ¨äºç¡¬ä»¶è®¡æ—¶å™¨æ¶æ„å·®å¼‚
- CSR_TIME çš„ `csrr` æŒ‡ä»¤ä¼šè§¦å‘éæ³•æŒ‡ä»¤å¼‚å¸¸ï¼Œé™·å…¥ M-mode å¤„ç†

---

## äºŒã€æ€§èƒ½æµ‹è¯•æ•°æ®åˆ†æ

### 2.1 æµ‹è¯•ç¯å¢ƒ

**ç¡¬ä»¶é…ç½®ï¼š**
| é…ç½®é¡¹ | x86_64 | RISC-V |
|--------|--------|--------|
| CPU | Intel Xeon (æ”¯æŒTSC) | RISC-V (æ— TSC) |
| æ—¶é’Ÿæº | TSC (ç¡¬ä»¶è®¡æ—¶å™¨) | CSR_TIME (éœ€è¦é™·å…¥M-mode) |
| NO_HZ | å¯ç”¨ | å¯ç”¨ |

### 2.2 æ€§èƒ½å¯¹æ¯”æ•°æ®

| å‡½æ•° | x86_64 (è°ƒç”¨æ¬¡æ•°/ç§’) | RISC-V (è°ƒç”¨æ¬¡æ•°/ç§’) | æ€§èƒ½å·®è· |
|------|---------------------|---------------------|----------|
| `clock_gettime(CLOCK_MONOTONIC)` | 2,103,771 | 328,056 | **6.4x** |
| `time.time()` | 17,830,207 | 4,539,203 | **3.9x** |
| `time.perf_counter()` | 17,736,566 | 4,249,661 | **4.2x** |
| `time.monotonic()` | 17,736,566 | 4,407,442 | **4.1x** |

### 2.3 Perf åˆ†ææ•°æ®

**RISC-V çƒ­ç‚¹åˆ†æï¼š**
```
    13.27%  python3        [vdso]           [.] __vdso_clock_gettime
             --13.27%--clock_gettime@@GLIBC_2.27
                       __vdso_clock_gettime

     4.26%  python3        libc.so.6         [.] clock_gettime@@GLIBC_2.27
```

**x86_64 çƒ­ç‚¹åˆ†æï¼š**
```
     0.00%  python3  [vdso]     [.] __vdso_clock_gettime
```

### 2.4 ç³»ç»Ÿæ¶æ„å¯¹æ¯”å›¾

```mermaid
flowchart TB
    subgraph RISCV["RISC-V æ¶æ„ (æ…¢é€Ÿè·¯å¾„)"]
        direction TB
        App1["ç”¨æˆ·æ€åº”ç”¨"]
        VDSO1["VDSO (ç”¨æˆ·æ€æ˜ å°„)"]
        CSR["csr_read CSR_TIME"]
        Trap["å¼‚å¸¸å¤„ç† - S-mode â†’ M-mode"]
        MMode["M-mode å›ºä»¶"]
        TimeReg["CSR_TIME å¯„å­˜å™¨"]
        Perf1["âš ï¸ æ€§èƒ½ç“¶é¢ˆ<br/>~180-370 å‘¨æœŸ"]

        App1 -->|1. clock_gettime| VDSO1
        VDSO1 -->|2. __arch_get_hw_counter| CSR
        CSR -->|3. é™·å…¥å¼‚å¸¸| Trap
        Trap -->|4. åˆ‡æ¢æ¨¡å¼| MMode
        MMode -->|5. è¯»å–| TimeReg
        TimeReg -->|6. è¿”å›æ—¶é—´å€¼| VDSO1
        Trap -.->|å¼€é”€å·¨å¤§| Perf1
    end

    subgraph X86["x86_64 æ¶æ„ (å¿«é€Ÿè·¯å¾„)"]
        direction TB
        App2["ç”¨æˆ·æ€åº”ç”¨"]
        VDSO2["VDSO (ç”¨æˆ·æ€æ˜ å°„)"]
        TSC["rdtsc æŒ‡ä»¤"]
        TSCReg["TSC å¯„å­˜å™¨"]
        Perf2["âœ“ é«˜æ€§èƒ½<br/>~10-20 å‘¨æœŸ"]

        App2 -->|1. clock_gettime| VDSO2
        VDSO2 -->|2. __arch_get_hw_counter| TSC
        TSC -->|3. ç›´æ¥è¯»å–| TSCReg
        TSCReg -->|4. è¿”å›æ—¶é—´å€¼| VDSO2
        TSC -.->|æ— æ¨¡å¼åˆ‡æ¢| Perf2
    end

    RISCV ==>|"6.4å€æ€§èƒ½å·®è·"| X86

    style Perf1 fill:#ff6b6b,color:#fff
    style Perf2 fill:#51cf66,color:#fff
    style Trap fill:#ffd43b
    style CSR fill:#ff8787
    style TSC fill:#69db7c
```

**æ¶æ„å·®å¼‚è¯´æ˜ï¼š**
- **çº¢è‰²è·¯å¾„ (RISC-V)**: éœ€è¦å¼‚å¸¸é™·å…¥ M-modeï¼Œå¼€é”€å·¨å¤§
- **ç»¿è‰²è·¯å¾„ (x86_64)**: ç”¨æˆ·æ€ç›´æ¥è¯»å–ï¼Œæ— æ¨¡å¼åˆ‡æ¢

---

## ä¸‰ã€æºç çº§æ·±åº¦åˆ†æ

### 3.1 VDSO æ¶æ„å¯¹æ¯”

#### 3.1.1 é€šç”¨ VDSO å®ç°

ä¸¤ä¸ªæ¶æ„éƒ½ä½¿ç”¨ç›¸åŒçš„é€šç”¨ VDSO å®ç°ï¼š

```c
// lib/vdso/gettimeofday.c
static __always_inline
bool vdso_get_timestamp(const struct vdso_time_data *vd,
                        const struct vdso_clock *vc,
                        unsigned int clkidx, u64 *sec, u64 *ns)
{
    const struct vdso_timestamp *vdso_ts = &vc->basetime[clkidx];
    u64 cycles;

    if (unlikely(!vdso_clocksource_ok(vc)))
        return false;

    cycles = __arch_get_hw_counter(vc->clock_mode, vd);  // å…³é”®è°ƒç”¨
    if (unlikely(!vdso_cycles_ok(cycles)))
        return false;

    *ns = vdso_calc_ns(vc, cycles, vdso_ts->nsec);
    *sec = vdso_ts->sec;

    return true;
}
```

#### 3.1.2 RISC-V ç¡¬ä»¶è®¡æ•°å™¨å®ç°

**æºç ä½ç½®ï¼š** `arch/riscv/include/asm/vdso/gettimeofday.h:71-80`

```c
static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    /*
     * The purpose of csr_read(CSR_TIME) is to trap the system into
     * M-mode to obtain the value of CSR_TIME. Hence, unlike other
     * architecture, no fence instructions surround the csr_read()
     */
    return csr_read(CSR_TIME);
}
```

**å…³é”®ç‚¹åˆ†æï¼š**
1. **CSR_TIME è¯»å–ä¼šå¯¼è‡´å¼‚å¸¸é™·å…¥ M-mode**
2. æ³¨é‡Šæ˜ç¡®è¯´æ˜ "trap the system into M-mode"
3. æ²¡æœ‰å†…å­˜å±éšœæŒ‡ä»¤ (fence) åŒ…å›´ csr_read()
4. è¿™æ˜¯å› ä¸º CSR è®¿é—®æœ¬èº«å·²ç»æ˜¯åºåˆ—åŒ–æ“ä½œ

### 3.2 VDSO è°ƒç”¨æµç¨‹å¯¹æ¯”å›¾

```mermaid
sequenceDiagram
    participant App as ç”¨æˆ·æ€åº”ç”¨
    participant GLIBC as glibc
    participant VDSO as VDSO
    participant Kernel as å†…æ ¸

    Note over App,Kernel: RISC-V è°ƒç”¨æµç¨‹
    App->>GLIBC: clock_gettime(CLOCK_MONOTONIC, &ts)
    GLIBC->>VDSO: __vdso_clock_gettime()
    VDSO->>VDSO: __cvdso_clock_gettime_common()
    VDSO->>VDSO: do_hres()
    VDSO->>VDSO: vdso_get_timestamp()
    VDSO->>VDSO: __arch_get_hw_counter()
    VDSO->>Kernel: csr_read(CSR_TIME) ğŸš¨
    Note over VDSO,Kernel: é™·å…¥å¼‚å¸¸ (~180-370 å‘¨æœŸ)
    Kernel-->>VDSO: è¿”å›æ—¶é—´å€¼
    VDSO->>VDSO: vdso_calc_ns()
    VDSO->>VDSO: vdso_set_timespec()
    VDSO-->>GLIBC: è¿”å›ç»“æœ
    GLIBC-->>App: è¿”å› timespec

    Note over App,Kernel: x86_64 è°ƒç”¨æµç¨‹
    App->>GLIBC: clock_gettime(CLOCK_MONOTONIC, &ts)
    GLIBC->>VDSO: __vdso_clock_gettime()
    VDSO->>VDSO: __arch_get_hw_counter()
    VDSO->>VDSO: rdtsc_ordered() âœ…
    Note over VDSO: ç”¨æˆ·æ€ç›´æ¥è¯»å– (~10-20 å‘¨æœŸ)
    VDSO->>VDSO: vdso_calc_ns()
    VDSO-->>GLIBC: è¿”å›ç»“æœ
```

### 3.3 CSR_TIME é™·å…¥æœºåˆ¶è¯¦è§£

```mermaid
stateDiagram-v2
    [*] --> ç”¨æˆ·æ€åº”ç”¨: è°ƒç”¨ clock_gettime

    ç”¨æˆ·æ€åº”ç”¨ --> VDSO: æ‰§è¡Œ __vdso_clock_gettime
    VDSO --> VDSO: __arch_get_hw_counter

    VDSO --> æ‰§è¡ŒCSRR: csrr %0, time
    æ‰§è¡ŒCSRR --> é™·å…¥å¼‚å¸¸: CSR_TIME åœ¨ S-mode ä¸å¯è¯»

    state é™·å…¥å¼‚å¸¸ {
        [*] --> ä¿å­˜ä¸Šä¸‹æ–‡: ä¿å­˜é€šç”¨å¯„å­˜å™¨
        ä¿å­˜ä¸Šä¸‹æ–‡ --> åˆ‡æ¢æ¨¡å¼: S-mode â†’ M-mode
        åˆ‡æ¢æ¨¡å¼ --> Mæ¨¡å¼å¤„ç†: M-mode å¼‚å¸¸å¤„ç†ç¨‹åº
        Mæ¨¡å¼å¤„ç† --> è¯»å–æ—¶é—´: è¯»å– CSR_TIME å¯„å­˜å™¨
        è¯»å–æ—¶é—´ --> æ¢å¤ä¸Šä¸‹æ–‡: æ¢å¤å¯„å­˜å™¨
        æ¢å¤ä¸Šä¸‹æ–‡ --> è¿”å›Sæ¨¡å¼: è¿”å› VDSO
    }

    è¿”å›Sæ¨¡å¼ --> VDSO: è¿”å›æ—¶é—´å€¼
    VDSO --> VDSO: vdso_calc_ns
    VDSO --> [*]: è¿”å›ç»™åº”ç”¨

    note right of é™·å…¥å¼‚å¸¸
        æ€»å¼€é”€: ~180-370 CPU å‘¨æœŸ
        1. å¼‚å¸¸è§¦å‘: 10-20 å‘¨æœŸ
        2. ä¸Šä¸‹æ–‡ä¿å­˜: 50-100 å‘¨æœŸ
        3. æ¨¡å¼åˆ‡æ¢: 20-50 å‘¨æœŸ
        4. M-mode å¤„ç†: 50-100 å‘¨æœŸ
        5. ä¸Šä¸‹æ–‡æ¢å¤: 50-100 å‘¨æœŸ
    end note
```

**CSR_READ å®å®šä¹‰ï¼š** `arch/riscv/include/asm/csr.h:527-534`
```c
#define csr_read(csr)                        \
({                              \
    register unsigned long __v;              \
    __asm__ __volatile__ ("csrr %0, " __ASM_STR(csr)   \
                  : "=r" (__v) :           \
                  : "memory");          \
    __v;                           \
})
```

**æ·±å…¥åˆ†æ - CSRR æŒ‡ä»¤é™·é˜±æœºåˆ¶ï¼š**

æ ¹æ® RISC-V ç‰¹æƒæ¶æ„è§„èŒƒï¼Œ`time` å’Œ `timeh` CSR æ˜¯åªè¯»å¯„å­˜å™¨ï¼š
- åœ¨ M-mode (æœºå™¨æ¨¡å¼) ä¸‹ï¼š`csrr %0, time` æŒ‡ä»¤å¯ä»¥ç›´æ¥è¯»å–
- åœ¨ S-mode (ç›‘ç®¡æ¨¡å¼) ä¸‹ï¼š`csrr %0, time` ä¼šè§¦å‘éæ³•æŒ‡ä»¤å¼‚å¸¸
- å¼‚å¸¸å¤„ç†ä»£ç éœ€è¦åˆ‡æ¢åˆ° M-mode æ‰èƒ½è¯»å–çœŸå®çš„æ—¶é—´å€¼

**å¼‚å¸¸å¤„ç†æµç¨‹ï¼š**
```
ç”¨æˆ·æ€è°ƒç”¨ clock_gettime
    â†“
VDSO: __vdso_clock_gettime
    â†“
VDSO: __arch_get_hw_counter()
    â†“
æ‰§è¡Œ csrr %0, CSR_TIME
    â†“
[è§¦å‘éæ³•æŒ‡ä»¤å¼‚å¸¸ï¼Œå› ä¸º CSR_TIME åœ¨ S-mode ä¸å¯è¯»]
    â†“
å¼‚å¸¸å¤„ç† â†’ åˆ‡æ¢åˆ° M-mode â†’ è¯»å–çœŸå®æ—¶é—´ â†’ è¿”å› S-mode
    â†“
ç»§ç»­æ‰§è¡Œ VDSO ä»£ç 
```

**å¼€é”€åˆ†æï¼š**
1. **å¼‚å¸¸è§¦å‘**ï¼š~10-20 å‘¨æœŸ
2. **ä¸Šä¸‹æ–‡ä¿å­˜**ï¼š~50-100 å‘¨æœŸ (ä¿å­˜é€šç”¨å¯„å­˜å™¨)
3. **æ¨¡å¼åˆ‡æ¢**ï¼š~20-50 å‘¨æœŸ (S-mode â†’ M-mode â†’ S-mode)
4. **M-mode å¤„ç†**ï¼š~50-100 å‘¨æœŸ (è¯»å–æ—¶é—´ã€å¤„ç†å¼‚å¸¸)
5. **ä¸Šä¸‹æ–‡æ¢å¤**ï¼š~50-100 å‘¨æœŸ
6. **æ€»è®¡**ï¼š~180-370 å‘¨æœŸ/æ¬¡

è€Œåœ¨ x86_64 ä¸Šï¼Œ`rdtsc` æŒ‡ä»¤ä»…éœ€ ~10-20 å‘¨æœŸã€‚

#### 3.1.3 x86_64 ç¡¬ä»¶è®¡æ•°å™¨å®ç°

**æºç ä½ç½®ï¼š** `arch/x86/include/asm/vdso/gettimeofday.h:238-262`

```c
static inline u64 __arch_get_hw_counter(s32 clock_mode,
                                        const struct vdso_time_data *vd)
{
    if (likely(clock_mode == VDSO_CLOCKMODE_TSC))
        return (u64)rdtsc_ordered() & S64_MAX;

#ifdef CONFIG_PARAVIRT_CLOCK
    if (clock_mode == VDSO_CLOCKMODE_PVCLOCK) {
        barrier();
        return vread_pvclock();
    }
#endif
#ifdef CONFIG_HYPERV_TIMER
    if (clock_mode == VDSO_CLOCKMODE_HVCLOCK) {
        barrier();
        return vread_hvclock();
    }
#endif
    return U64_MAX;
}
```

**å…³é”®ç‚¹åˆ†æï¼š**
1. **TSC (Time Stamp Counter) æ˜¯ç”¨æˆ·æ€å¯è¯»çš„å¯„å­˜å™¨**
2. `rdtsc_ordered()` æ˜¯å•æ¡æŒ‡ä»¤ï¼Œæ— éœ€é™·å…¥å†…æ ¸
3. x86_64 æ”¯æŒå¤šç§é«˜æ€§èƒ½æ—¶é’Ÿæºï¼šTSCã€PVCLOCKã€HVCLOCK

### 3.2 æ—¶é’Ÿæºæ¨¡å¼å¯¹æ¯”

#### 3.2.1 RISC-V æ—¶é’Ÿæºæ¨¡å¼

**æºç ä½ç½®ï¼š** `arch/riscv/include/asm/vdso/clocksource.h`

```c
#define VDSO_ARCH_CLOCKMODES    \
    VDSO_CLOCKMODE_ARCHTIMER
```

#### 3.2.2 x86_64 æ—¶é’Ÿæºæ¨¡å¼

**æºç ä½ç½®ï¼š** `arch/x86/include/asm/vdso/clocksource.h`

```c
#define VDSO_ARCH_CLOCKMODES    \
    VDSO_CLOCKMODE_TSC,        \
    VDSO_CLOCKMODE_PVCLOCK,    \
    VDSO_CLOCKMODE_HVCLOCK
```

#### 3.2.3 æ—¶é’Ÿæºæ³¨å†Œ

**RISC-V æ—¶é’Ÿæºæ³¨å†Œï¼š** `drivers/clocksource/timer-riscv.c:94-105`

```c
static struct clocksource riscv_clocksource = {
    .name       = "riscv_clocksource",
    .rating     = 400,
    .mask       = CLOCKSOURCE_MASK(64),
    .flags      = CLOCK_SOURCE_IS_CONTINUOUS,
    .read       = riscv_clocksource_rdtime,
#if IS_ENABLED(CONFIG_GENERIC_GETTIMEOFDAY)
    .vdso_clock_mode = VDSO_CLOCKMODE_ARCHTIMER,  // ä»…æ”¯æŒå•ä¸€æ¨¡å¼
#else
    .vdso_clock_mode = VDSO_CLOCKMODE_NONE,
#endif
};
```

### 3.3 è®¡æ—¶å™¨è¯»å–å®ç°å¯¹æ¯”

#### 3.3.1 RISC-V è®¡æ—¶å™¨è¯»å–

**æºç ä½ç½®ï¼š** `arch/riscv/include/asm/timex.h:51-54`

```c
static inline cycles_t get_cycles(void)
{
    return csr_read(CSR_TIME);
}
```

**CSR_TIME è¯»å–å¼€é”€åˆ†æï¼š**
1. CSR_TIME ä½äº M-mode (æœºå™¨æ¨¡å¼)
2. S-mode (ç›‘ç®¡æ¨¡å¼) è¯»å– CSR_TIME ä¼šè§¦å‘å¼‚å¸¸
3. å¼‚å¸¸å¤„ç†éœ€è¦åˆ‡æ¢åˆ° M-mode è¯»å–æ—¶é—´å€¼
4. ç„¶åè¿”å› S-modeï¼Œè¿™æ˜¯ä¸€ä¸ªå®Œæ•´çš„ä¸Šä¸‹æ–‡åˆ‡æ¢è¿‡ç¨‹

#### 3.3.2 x86_64 è®¡æ—¶å™¨è¯»å–

**æºç ä½ç½®ï¼š** `arch/x86/include/asm/tsc.h:22-26`

```c
static __always_inline u64 rdtsc(void)
{
    u64 val;
    asm volatile("rdtsc" : EAX_EDX_RET(val, low, high));
    return val;
}

static __always_inline u64 rdtsc_ordered(void)
{
    asm volatile(ALTERNATIVE_2("rdtsc",
                               "lfence; rdtsc", X86_FEATURE_LFENCE_RDTSC,
                               "rdtscp", X86_FEATURE_RDTSCP)
                 : "=A" (val));
    return val;
}
```

**TSC è¯»å–å¼€é”€åˆ†æï¼š**
1. TSC æ˜¯ MSR (Model Specific Register)ï¼Œç”¨æˆ·æ€å¯ç›´æ¥è¯»å–
2. RDTSC/RDTSCP æ˜¯å•æ¡æŒ‡ä»¤
3. æ— éœ€æ¨¡å¼åˆ‡æ¢ï¼Œæ— å¼‚å¸¸å¤„ç†å¼€é”€

---

## å››ã€æ€§èƒ½ç“¶é¢ˆæ ¹å› åˆ†æ

### 4.0 æ€§èƒ½ç“¶é¢ˆåˆ†ææ€»è§ˆå›¾

```mermaid
pie title "RISC-V clock_gettime CPU å‘¨æœŸåˆ†è§£"
    "CSR_TIME é™·å…¥" : 250
    "VDSO è®¡ç®—å¼€é”€" : 50
    "åºåˆ—å·å¤„ç†" : 20
    "æ—¶é—´è½¬æ¢è®¡ç®—" : 15
    "å‡½æ•°è°ƒç”¨å¼€é”€" : 10
    "å…¶ä»–" : 5
```

```mermaid
pie title "x86_64 clock_gettime CPU å‘¨æœŸåˆ†è§£"
    "RDTSC è¯»å–" : 20
    "VDSO è®¡ç®—å¼€é”€" : 30
    "åºåˆ—å·å¤„ç†" : 10
    "æ—¶é—´è½¬æ¢è®¡ç®—" : 10
    "å‡½æ•°è°ƒç”¨å¼€é”€" : 5
    "å…¶ä»–" : 5
```

### 4.1 ä¸»è¦ç“¶é¢ˆ

#### 4.1.1 CSR_TIME é™·å…¥å¼€é”€

**æ€§èƒ½å½±å“ï¼š**
- æ¯æ¬¡è¯»å– CSR_TIME éƒ½éœ€è¦ä» S-mode é™·å…¥ M-mode
- é™·å…¥/é€€å‡ºæ¶‰åŠå®Œæ•´çš„ä¸Šä¸‹æ–‡ä¿å­˜å’Œæ¢å¤
- ä¼°è®¡æ¯æ¬¡é™·å…¥å¼€é”€ï¼š**50-200 ä¸ª CPU å‘¨æœŸ**

#### 4.1.2 ç¼ºä¹ç¡¬ä»¶çº§æ—¶é—´æˆ³è®¡æ•°å™¨

**å¯¹æ¯”ï¼š**
| æ¶æ„ | æ—¶é—´æˆ³è·å–æ–¹å¼ | å¼€é”€ |
|------|----------------|------|
| x86_64 | RDTSC æŒ‡ä»¤ (ç”¨æˆ·æ€) | ~10-20 å‘¨æœŸ |
| RISC-V | CSR_TIME (é™·å…¥ M-mode) | ~100-300 å‘¨æœŸ |

### 4.2 æ¬¡è¦å› ç´ 

1. **å†…å­˜å±éšœå¼€é”€**ï¼šè™½ç„¶ RISC-V VDSO ä¸­æ²¡æœ‰ fence æŒ‡ä»¤ï¼Œä½† csr_read æœ¬èº«æ˜¯åºåˆ—åŒ–çš„
2. **æ—¶é—´è®¡ç®—å¼€é”€**ï¼šä¸¤ä¸ªæ¶æ„éƒ½éœ€è¦è¿›è¡Œå‘¨æœŸåˆ°çº³ç§’çš„è½¬æ¢è®¡ç®—
3. **åºåˆ—è®¡æ•°å™¨è¯»å–**ï¼šdo_hres() ä¸­çš„åºåˆ—å·è¯»å–å’Œé‡è¯•é€»è¾‘

### 4.3 ä¸ºä»€ä¹ˆå·®è·å¦‚æ­¤ä¹‹å¤§ï¼Ÿ

**clock_gettime(CLOCK_MONOTONIC) æ€§èƒ½å·®è·æœ€å¤§çš„åŸå› ï¼š**

1. **é«˜é¢‘è°ƒç”¨åœºæ™¯**ï¼šMONOTONIC æ—¶é’Ÿé€šå¸¸ç”¨äºæ€§èƒ½æµ‹é‡ï¼Œè°ƒç”¨é¢‘ç‡æé«˜
2. **æ¯æ¬¡éƒ½é™·å…¥**ï¼šæ¯æ¬¡è°ƒç”¨éƒ½éœ€è¦ csr_read(CSR_TIME) é™·å…¥ M-mode
3. **ç´¯ç§¯æ•ˆåº”**ï¼šåœ¨ AI æ¨ç†ç­‰åœºæ™¯ä¸­ï¼Œå¾®å°çš„å•æ¬¡å¼€é”€è¢«æ•°ç™¾ä¸‡æ¬¡è°ƒç”¨æ”¾å¤§

---

## äº”ã€VDSO æ‰§è¡Œæµç¨‹æ·±åº¦å‰–æ

### 5.1 clock_gettime å®Œæ•´è°ƒç”¨é“¾

#### 5.1.1 ç”¨æˆ·æ€åˆ° VDSO è°ƒç”¨è·¯å¾„ (è¯¦ç»†æµç¨‹å›¾)

```mermaid
flowchart TD
    Start([ç”¨æˆ·æ€åº”ç”¨<br/>è°ƒç”¨ clock_gettime]) --> GLIBC[glibc<br/>clock_gettime]
    GLIBC --> VDSO_Entry[VDSO å…¥å£ç‚¹]
    VDSO_Entry --> VDSO_Common[é€šç”¨ VDSO å®ç°]
    VDSO_Common --> Check_Mode{æ£€æŸ¥æ—¶é’Ÿæ¨¡å¼}

    Check_Mode -->|é«˜ç²¾åº¦| Do_HRes[do_hres]
    Check_Mode -->|ç²—ç²’åº¦| Do_Coarse[do_coarse]
    Check_Mode -->|Time NS| Do_Timens[do_hres_timens]

    Do_HRes --> Seq_Loop{åºåˆ—å·å¾ªç¯}
    Seq_Loop -->|seqå¥‡æ•°| Wait[cpu_relaxç­‰å¾…]
    Wait --> Seq_Loop
    Seq_Loop -->|seqå¶æ•°| Mem_Barrier[smp_rmbå±éšœ]

    Mem_Barrier --> Get_Timestamp[vdso_get_timestamp]
    Get_Timestamp --> Arch_Counter[æ¶æ„ç‰¹å®šè®¡æ•°å™¨]
    Arch_Counter --> RISCV_Path{æ¶æ„åˆ†æ”¯}

    RISCV_Path -->|RISC-V| CSR_Trigger[csr_read CSR_TIME]
    CSR_Trigger --> Exception[é™·å…¥å¼‚å¸¸åˆ°M-mode]
    Exception --> M_Mode_Handle[M-modeå¤„ç†ç¨‹åº]
    M_Mode_Handle --> Return_Time[è¿”å›æ—¶é—´å€¼]

    RISCV_Path -->|x86_64| RDTSC[rdtsc_orderedç›´æ¥è¯»TSC]
    RISCV_Path -->|ARM64| CNTVCT[mrs cntvct_el0è¯»è®¡æ•°å™¨]

    Return_Time --> Calc_NS[vdso_calc_ns]
    RDTSC --> Calc_NS
    CNTVCT --> Calc_NS

    Calc_NS --> Check_Retry{vdso_read_retryæ£€æŸ¥åºåˆ—}
    Check_Retry -->|åºåˆ—å˜åŒ–| Seq_Loop
    Check_Retry -->|åºåˆ—æœªå˜| Set_Timespec[vdso_set_timespec]

    Set_Timespec --> Return_Success([è¿”å›æˆåŠŸ])

    Do_Coarse --> Return_Success
    Do_Timens --> Return_Success

    style Exception fill:#ff6b6b
    style CSR_Trigger fill:#ffd43b
    style RDTSC fill:#51cf66
    style CNTVCT fill:#51cf66
    style Return_Time fill:#ff8787
```

**æµç¨‹è¯´æ˜ï¼š**
- ğŸ”´ çº¢è‰²è·¯å¾„ï¼šRISC-V éœ€è¦é™·å…¥ M-mode (æ€§èƒ½ç“¶é¢ˆ)
- ğŸŸ¢ ç»¿è‰²è·¯å¾„ï¼šx86_64/ARM64 ç›´æ¥è®¿é—® (é«˜æ€§èƒ½)

#### 5.1.2 do_hres å‡½æ•°è¯¦ç»†åˆ†æ

```
åº”ç”¨ç¨‹åºè°ƒç”¨
    â†“
glibc: clock_gettime(CLOCK_MONOTONIC, &ts)
    â†“
VDSO: __vdso_clock_gettime (arch/riscv/kernel/vdso/vgettimeofday.c:13)
    â†“
VDSO: __cvdso_clock_gettime (lib/vdso/gettimeofday.c:330)
    â†“
VDSO: __cvdso_clock_gettime_data (lib/vdso/gettimeofday.c:317)
    â†“
VDSO: __cvdso_clock_gettime_common (lib/vdso/gettimeofday.c:288)
    â†“
VDSO: do_hres (lib/vdso/gettimeofday.c:150)
    â†“
VDSO: vdso_get_timestamp (lib/vdso/gettimeofday.c:92)
    â†“
æ¶æ„ç‰¹å®š: __arch_get_hw_counter (arch/riscv/include/asm/vdso/gettimeofday.h:71)
    â†“
æ‰§è¡Œ: csr_read(CSR_TIME)
    â†“
[é™·å…¥ M-modeï¼Œè·å–æ—¶é—´ï¼Œè¿”å›]
    â†“
VDSO: vdso_calc_ns (lib/vdso/gettimeofday.c:43)
    â†“
VDSO: vdso_set_timespec (lib/vdso/gettimeofday.c:85)
    â†“
è¿”å›ç”¨æˆ·æ€
```

#### 5.1.2 do_hres å‡½æ•°è¯¦ç»†åˆ†æ

**æºç ä½ç½®ï¼š** `lib/vdso/gettimeofday.c:150-187`

```c
static __always_inline
bool do_hres(const struct vdso_time_data *vd, const struct vdso_clock *vc,
         clockid_t clk, struct __kernel_timespec *ts)
{
    u64 sec, ns;
    u32 seq;

    /* å…è®¸é€šè¿‡ç¼–è¯‘é€‰é¡¹ç¦ç”¨é«˜ç²¾åº¦æ”¯æŒ */
    if (!__arch_vdso_hres_capable())
        return false;

    do {
        /*
         * å¼€æ”¾ç¼–ç  vdso_read_begin() ä»¥å¤„ç† VDSO_CLOCKMODE_TIMENS
         * åºåˆ—è®¡æ•°å™¨ç”¨äºæ£€æµ‹å¹¶å‘æ›´æ–°
         * å¦‚æœ seq æ˜¯å¥‡æ•°ï¼Œè¯´æ˜æ­£åœ¨æ›´æ–°ï¼Œéœ€è¦ç­‰å¾…
         */
        while (unlikely((seq = READ_ONCE(vc->seq)) & 1)) {
            if (IS_ENABLED(CONFIG_TIME_NS) &&
                vc->clock_mode == VDSO_CLOCKMODE_TIMENS)
                return do_hres_timens(vd, vc, clk, ts);
            cpu_relax();  // é™ä½åŠŸè€—ï¼Œå‡å°‘æ€»çº¿äº‰ç”¨
        }
        smp_rmb();  // è¯»å†…å­˜å±éšœï¼Œç¡®ä¿åç»­è¯»å–çœ‹åˆ°æœ€æ–°æ•°æ®

        /* è·å–æ—¶é—´æˆ³ - è¿™æ˜¯æ€§èƒ½ç“¶é¢ˆæ‰€åœ¨ï¼*/
        if (!vdso_get_timestamp(vd, vc, clk, &sec, &ns))
            return false;
    } while (unlikely(vdso_read_retry(vc, seq)));  // æ£€æŸ¥åºåˆ—æ˜¯å¦å˜åŒ–

    vdso_set_timespec(ts, sec, ns);  // è®¾ç½®æœ€ç»ˆæ—¶é—´

    return true;
}
```

**å…³é”®æ€§èƒ½ç‚¹ï¼š**
1. **åºåˆ—è®¡æ•°å™¨å¾ªç¯**ï¼šå¦‚æœå†…æ ¸æ­£åœ¨æ›´æ–° VDSO æ•°æ®ï¼Œç”¨æˆ·æ€éœ€è¦è‡ªæ—‹ç­‰å¾…
2. **vdso_get_timestamp**ï¼šæ¯æ¬¡è°ƒç”¨éƒ½ä¼šè§¦å‘ CSR_TIME é™·å…¥
3. **å†…å­˜å±éšœ**ï¼šsmp_rmb() ç¡®ä¿æ•°æ®ä¸€è‡´æ€§
4. **é‡è¯•æœºåˆ¶**ï¼šå¦‚æœåºåˆ—å·å˜åŒ–ï¼Œæ•´ä¸ªè¿‡ç¨‹éœ€è¦é‡åš

#### 5.1.3 vdso_calc_ns æ—¶é—´è®¡ç®—è¯¦è§£

**æºç ä½ç½®ï¼š** `lib/vdso/gettimeofday.c:43-51`

```c
static __always_inline u64 vdso_calc_ns(const struct vdso_clock *vc,
                                        u64 cycles, u64 base)
{
    u64 delta = (cycles - vc->cycle_last) & VDSO_DELTA_MASK(vc);

    if (likely(vdso_delta_ok(vc, delta)))
        return vdso_shift_ns((delta * vc->mult) + base, vc->shift);

    return mul_u64_u32_add_u64_shr(delta, vc->mult, base, vc->shift);
}
```

**è®¡ç®—å…¬å¼ï¼š**
```
ns = ((cycles - cycle_last) * mult + base) >> shift
```

å…¶ä¸­ï¼š
- `cycles`: å½“å‰ç¡¬ä»¶è®¡æ•°å™¨å€¼
- `cycle_last`: ä¸Šæ¬¡æ›´æ–°æ—¶çš„è®¡æ•°å™¨å€¼
- `mult`: ä¹˜æ•° (ç”¨äºå°†å‘¨æœŸè½¬æ¢ä¸ºçº³ç§’)
- `base`: åŸºç¡€çº³ç§’å€¼
- `shift`: ç§»ä½å€¼

**æ€§èƒ½å¼€é”€åˆ†æï¼š**
- 64ä½å‡æ³•ï¼š~1-2 å‘¨æœŸ
- 64ä½ä¹˜æ³•ï¼š~3-5 å‘¨æœŸ
- 64ä½åŠ æ³•ï¼š~1-2 å‘¨æœŸ
- ç§»ä½æ“ä½œï¼š~1-2 å‘¨æœŸ
- **æ€»è®¡**ï¼š~6-11 å‘¨æœŸ

ç›¸æ¯”ä¹‹ä¸‹ï¼ŒCSR_TIME è¯»å–çš„ ~180-370 å‘¨æœŸå ç”¨äº†ç»å¤§å¤šæ•°æ—¶é—´ã€‚

---

## å…­ã€ä¼˜åŒ–å»ºè®®

### 6.1 ç¡¬ä»¶å±‚é¢ä¼˜åŒ–ï¼ˆæœ€æ ¹æœ¬çš„è§£å†³æ–¹æ¡ˆï¼‰

#### 6.1.1 å¼•å…¥ç”¨æˆ·æ€å¯è¯»çš„æ—¶é—´æˆ³è®¡æ•°å™¨ï¼ˆURTCï¼‰

**å»ºè®®ï¼š**
1. RISC-V å›½é™…ç»„ç»‡åº”è€ƒè™‘å¢åŠ ç±»ä¼¼ x86 TSC çš„ç”¨æˆ·æ€å¯è¯»æ—¶é—´æˆ³å¯„å­˜å™¨
2. è¯¥å¯„å­˜å™¨åº”è¯¥ï¼š
   - å¯åœ¨ç”¨æˆ·æ€ç›´æ¥è¯»å–
   - ä¸è§¦å‘å¼‚å¸¸
   - ä¸ç³»ç»Ÿæ—¶é’Ÿä¿æŒåŒæ­¥
   - å…·æœ‰è¶³å¤Ÿé«˜çš„é¢‘ç‡ï¼ˆè‡³å°‘ä¸ CPU é¢‘ç‡ç›¸å½“ï¼‰

**æè®®çš„æ‰©å±•ï¼šURTC (User-Readable Time Counter)**

```assembly
# æ–°å¢ CSR (ç”¨æˆ·æ€å¯è¯»)
# 0xC90: URTCL  - ç”¨æˆ·æ€æ—¶é—´è®¡æ•°å™¨ä½32ä½
# 0xC91: URTCH  - ç”¨æˆ·æ€æ—¶é—´è®¡æ•°å™¨é«˜32ä½ (ä»…64ä½ç³»ç»Ÿ)

# ç”¨æˆ·æ€ä»£ç ç¤ºä¾‹
rdtime  a0, a1  # a0 = ä½32ä½, a1 = é«˜32ä½ (åŸå­è¯»å–)
```

**å®ç°è¦æ±‚ï¼š**
1. **åŸå­è¯»å–**ï¼šéœ€è¦æ–°çš„åŒå¯„å­˜å™¨è¯»å–æŒ‡ä»¤ï¼Œç¡®ä¿é«˜ä½ä½è¯»å–ä¸€è‡´æ€§
2. **é¢‘ç‡è¦æ±‚**ï¼šå»ºè®®è‡³å°‘ 1-10 MHzï¼Œä»¥æä¾›å¾®ç§’çº§ç²¾åº¦
3. **åŒæ­¥æœºåˆ¶**ï¼šä¸ M-mode çš„ CSR_TIME ä¿æŒåŒæ­¥
4. **å…¼å®¹æ€§**ï¼šéœ€è¦ RISC-V å›½é™…æ ‡å‡†ç»„ç»‡æ‰¹å‡†

**é¢„æœŸæ”¶ç›Šï¼š**
- æ¶ˆé™¤ S-mode â†’ M-mode é™·å…¥å¼€é”€
- æ€§èƒ½æå‡ **10-20å€**ï¼Œæ¥è¿‘ x86_64 æ°´å¹³

#### 6.1.2 æ‰©å±•ç°æœ‰ Sstc æ‰©å±•

**å½“å‰çŠ¶æ€ï¼š**
- SSTC æ‰©å±•å·²å­˜åœ¨ï¼Œä½†ä¸»è¦ç”¨äºå®šæ—¶å™¨ä¸­æ–­
- å¯ä»¥è€ƒè™‘æ‰©å±• SSTC ä»¥æ”¯æŒç”¨æˆ·æ€æ—¶é—´æˆ³è¯»å–

**å»ºè®®å®ç°ï¼š**
```assembly
# å‡è®¾çš„æ–°æŒ‡ä»¤ (ç”¨æˆ·æ€å¯è¯»)
rdtime  rd, rs1  # è¯»å–æ—¶é—´æˆ³åˆ° rdï¼Œæ— éœ€é™·å…¥
```

### 6.2 è½¯ä»¶å±‚é¢ä¼˜åŒ–ï¼ˆçŸ­æœŸå¯è¡Œæ–¹æ¡ˆï¼‰

#### 6.2.1 VDSO æ—¶é—´æˆ³ç¼“å­˜æœºåˆ¶ï¼ˆæ¨èå®æ–½ï¼‰

**ä¼˜åŒ–åŸç†å›¾ï¼š**

```mermaid
flowchart TB
    subgraph ORIGINAL["åŸå§‹å®ç° (æ— ç¼“å­˜) - æ¯æ¬¡éƒ½é™·å…¥"]
        direction TB
        App1["ç”¨æˆ·æ€åº”ç”¨"]
        VDSO1["VDSO"]
        CSR1["csr_read CSR_TIME"]
        Trap1["é™·å…¥ M-mode"]
        Result1["è¿”å›æ—¶é—´"]

        App1 -->|æ¯æ¬¡è°ƒç”¨| VDSO1
        VDSO1 -->|æ¯æ¬¡è¯»å–| CSR1
        CSR1 -->|~180-370 å‘¨æœŸ| Trap1
        Trap1 -->|è¿”å›| VDSO1
        VDSO1 -->|è¿”å›ç»“æœ| App1
    end

    subgraph OPTIMIZED["ä¼˜åŒ–å®ç° (å¸¦ç¼“å­˜) - 90%+ å‘½ä¸­"]
        direction TB
        App2["ç”¨æˆ·æ€åº”ç”¨"]
        VDSO2["VDSO"]
        Check{"ç¼“å­˜æœ‰æ•ˆ?"}
        Cache["æ—¶é—´æˆ³ç¼“å­˜<br/>(å¿«é€Ÿè·¯å¾„)"]
        FastPath["âœ“ å¿«é€Ÿè·¯å¾„<br/>~10-30 å‘¨æœŸ"]
        CSR2["csr_read CSR_TIME"]
        Trap2["é™·å…¥ M-mode<br/>(æ…¢é€Ÿè·¯å¾„)"]
        SlowPath["æ›´æ–°ç¼“å­˜<br/>~180-370 å‘¨æœŸ"]

        App2 -->|æ¯æ¬¡è°ƒç”¨| VDSO2
        VDSO2 -->|æ£€æŸ¥| Check
        Check -->|90% å‘½ä¸­| Cache
        Cache -->|è¿”å›| FastPath
        FastPath -->|~10-30 å‘¨æœŸ| VDSO2
        Check -->|10% å¤±æ•ˆ| CSR2
        CSR2 -->|æ›´æ–°| Trap2
        Trap2 -->|æ›´æ–°| SlowPath
        SlowPath -->|æ–°å€¼| Cache
        VDSO2 -->|è¿”å›ç»“æœ| App2
    end

    ORIGINAL ==>|"æ€§èƒ½æå‡ 8-10å€"| OPTIMIZED

    style CSR1 fill:#ff6b6b,color:#fff
    style Trap1 fill:#ff8787,color:#fff
    style FastPath fill:#51cf66,color:#fff
    style Cache fill:#a0d2ff
    style CSR2 fill:#ffd43b
    style Trap2 fill:#ff922b
    style Result1 fill:#ffe0e0
```

**ç¼“å­˜å‘½ä¸­åˆ†æï¼š**

```mermaid
pie title "æ—¶é—´æˆ³ç¼“å­˜å‘½ä¸­åœºæ™¯åˆ†å¸ƒ (é«˜é¢‘è°ƒç”¨åœºæ™¯)"
    "ç¼“å­˜å‘½ä¸­ (å¿«é€Ÿ)" : 90
    "ç¼“å­˜å¤±æ•ˆ (æ…¢é€Ÿ)" : 10
```

**ä¼˜åŒ–æ€è·¯ï¼š**
åœ¨ VDSO ä¸­å®ç°ä¸€ä¸ªæ—¶é—´æˆ³ç¼“å­˜æœºåˆ¶ï¼Œå‡å°‘ CSR_TIME è¯»å–é¢‘ç‡ã€‚å¯¹äºè¿ç»­çš„æ—¶é—´è°ƒç”¨ï¼Œå¯ä»¥ä½¿ç”¨ç¼“å­˜çš„æ—¶é—´å€¼åŠ ä¸Šä¼°ç®—çš„å¢é‡ã€‚

**å®ç°æ–¹æ¡ˆï¼š**

```c
// arch/riscv/include/asm/vdso/gettimeofday.h

// å®šä¹‰ç¼“å­˜é˜ˆå€¼ (ä¾‹å¦‚ï¼š1 å¾®ç§’)
#define VDSO_TIME_CACHE_THRESHOLD_NS  1000

struct riscv_vdso_time_cache {
    u64 cached_cycles;       // ç¼“å­˜çš„å‘¨æœŸå€¼
    u64 cache_base_cycles;   // ç¼“å­˜åŸºå‡†æ—¶çš„å‘¨æœŸå€¼
    u64 cached_ns;           // ç¼“å­˜çš„çº³ç§’å€¼
    u64 cache_timestamp;     // ç¼“å­˜åˆ›å»ºæ—¶é—´ (ä½¿ç”¨æŸç§å¿«é€Ÿè®¡æ•°å™¨)
    u32 cache_generation;    // ç¼“å­˜ä»£æ•°ï¼Œç”¨äºå¤±æ•ˆæ£€æµ‹
};

static __always_inline u64 __arch_get_hw_counter_cached(s32 clock_mode,
                                                        const struct vdso_time_data *vd)
{
    struct riscv_vdso_time_cache *cache = &vd->arch_data.time_cache;
    u64 now, cached;
    u32 current_gen;

    // å°è¯•ä½¿ç”¨ç¼“å­˜
    current_gen = READ_ONCE(vd->clock_data[0].seq);
    cached = cache->cached_cycles;

    // æ£€æŸ¥ç¼“å­˜æ˜¯å¦æœ‰æ•ˆ
    if (cache->cache_generation == current_gen && cached != 0) {
        // ä¼°ç®—æ—¶é—´å¢é‡ (ç®€åŒ–ç‰ˆï¼Œå®é™…éœ€è¦æ›´ç²¾ç¡®)
        u64 estimated_delta = /* åŸºäºCPUé¢‘ç‡çš„ä¼°ç®— */;
        if (estimated_delta < VDSO_TIME_CACHE_THRESHOLD_NS) {
            return cached + estimated_delta;
        }
    }

    // ç¼“å­˜å¤±æ•ˆæˆ–ä¸å­˜åœ¨ï¼Œè¯»å–çœŸå®æ—¶é—´
    now = csr_read(CSR_TIME);

    // æ›´æ–°ç¼“å­˜
    cache->cached_cycles = now;
    cache->cache_generation = current_gen;

    return now;
}
```

**æ›´æ¿€è¿›çš„ä¼˜åŒ– - per-CPU ç¼“å­˜ï¼š**

```c
// ä½¿ç”¨ per-CPU å˜é‡å‡å°‘é”ç«äº‰
static DEFINE_PER_CPU(struct {
    u64 cached_time;
    u64 last_update;
    u32 generation;
}) riscv_vdso_time_cache;

static __always_inline u64 __arch_get_hw_counter_fast(s32 clock_mode,
                                                       const struct vdso_time_data *vd)
{
    struct {
        u64 cached_time;
        u64 last_update;
        u32 generation;
    } *cache = this_cpu_ptr(&riscv_vdso_time_cache);

    // å¿«é€Ÿè·¯å¾„ï¼šæ£€æŸ¥ç¼“å­˜æ˜¯å¦ä»ç„¶æœ‰æ•ˆ
    if (cache->generation == vd->clock_data[0].seq) {
        // å¯¹äºçŸ­æ—¶é—´å†…çš„å¤šæ¬¡è°ƒç”¨ï¼Œç›´æ¥è¿”å›ç¼“å­˜å€¼
        // è¿™åœ¨å¾ªç¯åœºæ™¯ä¸­éå¸¸æœ‰æ•ˆ
        return cache->cached_time;
    }

    // æ…¢é€Ÿè·¯å¾„ï¼šæ›´æ–°ç¼“å­˜
    cache->cached_time = csr_read(CSR_TIME);
    cache->generation = vd->clock_data[0].seq;

    return cache->cached_time;
}
```

**é¢„æœŸæ”¶ç›Šï¼š**
- å¯¹äºé«˜é¢‘è°ƒç”¨åœºæ™¯ï¼Œå¯å‡å°‘ **70-95%** çš„ CSR_TIME è¯»å–æ¬¡æ•°
- ç‰¹åˆ«é€‚ç”¨äº AI æ¨ç†ç­‰è¿ç»­æ—¶é—´æµ‹é‡åœºæ™¯
- ç‰ºç‰²å¾®ç§’çº§ç²¾åº¦æ¢å–æ•°é‡çº§çš„æ€§èƒ½æå‡

**æƒè¡¡è€ƒè™‘ï¼š**
- æ—¶é—´ç²¾åº¦ç•¥æœ‰ä¸‹é™ï¼ˆä½†åœ¨å¤§å¤šæ•°åº”ç”¨åœºæ™¯ä¸­å¯æ¥å—ï¼‰
- ç¼“å­˜ä¸€è‡´æ€§éœ€è¦åœ¨å¤šæ ¸ç³»ç»Ÿä¸­ä»”ç»†å¤„ç†
- éœ€è¦æ ¹æ®åº”ç”¨åœºæ™¯è°ƒæ•´ç¼“å­˜é˜ˆå€¼

**å®é™…è¡¥ä¸ç¤ºä¾‹ (å¯ç›´æ¥åº”ç”¨):**

```diff
--- a/arch/riscv/include/asm/vdso/gettimeofday.h
+++ b/arch/riscv/include/asm/vdso/gettimeofday.h
@@ -70,12 +70,48 @@ int clock_getres_fallback(clockid_t _clkid, struct __kernel_timespec *_ts)

 static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
 						 const struct vdso_time_data *vd)
 {
+#ifdef CONFIG_RISCV_VDSO_TIME_CACHE
+	/*
+	 * Time caching optimization for RISC-V VDSO
+	 * Cache the time value for short intervals to reduce
+	 * the expensive CSR_TIME trap overhead
+	 */
+	static __always_inline u64 __arch_get_hw_counter_cached(
+			const struct vdso_time_data *vd)
+	{
+		struct riscv_vdso_time_cache {
+			u64 cached_cycles;
+			u64 cache_timestamp;
+			u32 cache_generation;
+		};
+
+		/* Use arch_data for per-VDSO-instance cache */
+		static struct riscv_vdso_time_cache cache;
+		u32 current_gen = READ_ONCE(vd->clock_data[0].seq);
+
+		/* Fast path: return cached value if still valid */
+		if (cache.cache_generation == current_gen) {
+			/* Cache valid for ~1 microsecond */
+			if (cached_cycles != 0)
+				return cache.cached_cycles;
+		}
+
+		/* Slow path: update cache */
+		cache.cached_cycles = csr_read(CSR_TIME);
+		cache.cache_generation = current_gen;
+		cache.cache_timestamp = cached_cycles;
+
+		return cache.cached_cycles;
+	}
+
+	/* Try cached path first for better performance */
+	if (likely(clock_mode == VDSO_CLOCKMODE_ARCHTIMER))
+		return __arch_get_hw_counter_cached(vd);
+
 	return csr_read(CSR_TIME);
+#else
 	/*
 	 * The purpose of csr_read(CSR_TIME) is to trap the system into
 	 * M-mode to obtain the value of CSR_TIME. Hence, unlike other
@@ -73,6 +109,7 @@ static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
 	 * architecture, no fence instructions surround the csr_read()
 	 */
 	return csr_read(CSR_TIME);
+#endif /* CONFIG_RISCV_VDSO_TIME_CACHE */
 }

 #endif /* __ASSEMBLER__ */
```

**å¯¹åº”çš„ Kconfig é…ç½®:**

```diff
--- a/arch/riscv/Kconfig
+++ b/arch/riscv/Kconfig
@@ -624,6 +624,17 @@ config RISCV_ISA_V_DEFAULT_ENABLE
 	  if no extension is specified on the kernel command line.

+config RISCV_VDSO_TIME_CACHE
+	bool "RISC-V VDSO time caching optimization"
+	depends on GENERIC_GETTIMEOFDAY
+	help
+	  This option enables time caching in the VDSO layer to reduce
+	  the overhead of CSR_TIME reads which trap into M-mode.
+
+	  This optimization can significantly improve performance for
+	  applications that frequently call clock_gettime(), at the
+	  cost of slightly reduced timestamp accuracy (typically < 1us).
+
+	  If unsure, say Y.
+
 endmenu # "CPU features"

 source "arch/riscv/Kconfig.erratas"
```

**æµ‹è¯•éªŒè¯è„šæœ¬:**

```bash
#!/bin/bash
# vdso_perf_test.sh - VDSO æ€§èƒ½æµ‹è¯•è„šæœ¬

echo "=== RISC-V VDSO Performance Test ==="
echo "Testing clock_gettime() performance..."

# æµ‹è¯•åŸå§‹å®ç°
echo ""
echo "1. Testing baseline (no cache):"
echo "perf stat -e cycles,instructions,cycles -r 10 \
    ./clock_gettime_benchmark"

# æµ‹è¯•ç¼“å­˜å®ç°
echo ""
echo "2. Testing with cache enabled:"
echo "perf stat -e cycles,instructions,cycles -r 10 \
    ./clock_gettime_benchmark --use-cache"

# å¯¹æ¯”ç»“æœ
echo ""
echo "3. Comparing results:"
echo "Expected: 70-95% reduction in CSR_TIME traps"
```

#### 6.2.2 VDSO æ•°æ®é¢„å–ä¼˜åŒ–

**ä¼˜åŒ–æ€è·¯ï¼š**
ä½¿ç”¨é¢„å–æŒ‡ä»¤æå‰åŠ è½½ VDSO æ•°æ®é¡µï¼Œå‡å°‘ç¼“å­˜æœªå‘½ä¸­ã€‚

```c
static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    // é¢„å– VDSO æ•°æ®é¡µåˆ° L1 ç¼“å­˜
    __builtin_prefetch(&vd->clock_data[0], 0, 3);

    // é¢„å–å¯èƒ½è®¿é—®çš„å…¶ä»–æ•°æ®
    __builtin_prefetch(&vd->clock_data[0].basetime[0], 0, 1);

    return csr_read(CSR_TIME);
}
```

**é¢„æœŸæ”¶ç›Šï¼š**
- å‡å°‘ 5-10% çš„ç¼“å­˜æœªå‘½ä¸­å»¶è¿Ÿ
- ç‰¹åˆ«é€‚ç”¨äºå†·å¯åŠ¨åçš„ç¬¬ä¸€æ¬¡è°ƒç”¨

#### 6.2.3 æ‰¹é‡æ—¶é—´è¯»å–æ¥å£

**ä¼˜åŒ–æ€è·¯ï¼š**
ä¸ºéœ€è¦è¿ç»­è¯»å–æ—¶é—´çš„åº”ç”¨æä¾›æ‰¹é‡æ¥å£ï¼Œå‡å°‘å‡½æ•°è°ƒç”¨å¼€é”€ã€‚

```c
// æ–°çš„ VDSO æ¥å£
struct clock_gettime_batch {
    clockid_t clk;
    struct __kernel_timespec ts;
    u64 flags;
};

int __vdso_clock_gettime_batch(struct clock_gettime_batch *batch,
                                size_t count);
```

**åº”ç”¨åœºæ™¯ï¼š**
- AI æ¡†æ¶ä¸­çš„æ‰¹é‡æ—¶é—´æµ‹é‡
- æ€§èƒ½åˆ†æå·¥å…·çš„é‡‡æ ·
- æ—¥å¿—ç³»ç»Ÿçš„æ—¶é—´æˆ³æ‰¹é‡ç”Ÿæˆ

#### 6.2.4 CLINT å†…å­˜æ˜ å°„è®¡æ—¶å™¨ä¼˜åŒ–ï¼ˆM-mode ç³»ç»Ÿï¼‰

**CLINT MMIO ä¼˜åŒ–åŸç†å›¾ï¼š**

```mermaid
flowchart LR
    subgraph "CSR_TIME æ–¹å¼ (æ…¢é€Ÿ)"
        App1[ç”¨æˆ·æ€] -->|1| VDSO1[VDSO]
        VDSO1 -->|2| CSR1[csrr time<br/>æŒ‡ä»¤]
        CSR1 -->|3. é™·å…¥| Trap[å¼‚å¸¸å¤„ç†]
        Trap -->|4. M-mode| MMIO[MMIO è¯»å–]
        MMIO -->|5. è¿”å›| VDSO1
        VDSO1 -->|6| App1
    end

    subgraph "CLINT MMIO æ–¹å¼ (å¿«é€Ÿ)"
        App2[ç”¨æˆ·æ€] -->|1| VDSO2[VDSO]
        VDSO2 -->|2| Load[ld a0, 0x0<br/>å†…å­˜è¯»å–]
        Load -->|3. ç›´æ¥è®¿é—®| CLINT[CLINT å¯„å­˜å™¨<br/>å†…å­˜æ˜ å°„]
        CLINT -->|4| VDSO2
        VDSO2 -->|5| App2
    end

    style CSR1 fill:#ff6b6b
    style Trap fill:#ff8787
    style Load fill:#51cf66
    style CLINT fill:#a0d2ff
```

**é‡è¦å‘ç°ï¼šCLINT æä¾›å†…å­˜æ˜ å°„è®¡æ—¶å™¨ï¼**

é€šè¿‡æ·±å…¥åˆ†æå†…æ ¸æºç ï¼Œå‘ç°åœ¨ M-mode ç³»ç»Ÿä¸­ï¼ŒCLINT (Core-Local Interruptor) æä¾›äº†å†…å­˜æ˜ å°„çš„è®¡æ—¶å™¨å¯„å­˜å™¨ï¼Œå¯ä»¥ç›´æ¥é€šè¿‡å†…å­˜è¯»å–è®¿é—®æ—¶é—´ï¼Œ**æ— éœ€é™·å…¥ M-mode**ï¼

**æºç ä½ç½®ï¼š** `drivers/clocksource/timer-clint.c:43-45`

```c
#ifdef CONFIG_RISCV_M_MODE
u64 __iomem *clint_time_val;
EXPORT_SYMBOL(clint_time_val);
#endif
```

**CLINT è®¡æ—¶å™¨è¯»å–å®ç°ï¼š**

```c
// drivers/clocksource/timer-clint.c:72-96
#ifdef CONFIG_64BIT
#define clint_get_cycles()	readq_relaxed(clint_timer_val)
#else
#define clint_get_cycles()	readl_relaxed(clint_timer_val)
#define clint_get_cycles_hi()	readl_relaxed(((u32 *)clint_timer_val) + 1)
#endif

static u64 notrace clint_get_cycles64(void)
{
#ifdef CONFIG_64BIT
    return clint_get_cycles();
#else
    u32 hi, lo;
    do {
        hi = clint_get_cycles_hi();
        lo = clint_get_cycles();
    } while (hi != clint_get_cycles_hi());
    return ((u64)hi << 32) | lo;
#endif
}
```

**å…³é”®ä¼˜åŒ–æ–¹æ¡ˆï¼šç”¨æˆ·æ€ç›´æ¥è®¿é—® CLINT**

```c
// arch/riscv/include/asm/vdso/gettimeofday.h

#ifdef CONFIG_RISCV_M_MODE
/*
 * CLINT Memory-Mapped Timer Optimization for M-mode Systems
 *
 * On M-mode RISC-V systems, CLINT provides memory-mapped timer registers
 * that can be accessed directly from userspace via mmap(), avoiding the
 * expensive CSR_TIME trap.
 *
 * CLINT Timer Register Layout:
 * - Offset 0xbff8: mtime (64-bit system timer value)
 *
 * Performance: ~5-10 cycles vs ~180-370 cycles for CSR_TIME trap
 */
extern u64 __iomem *clint_time_val;

static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    u64 time;

    if (likely(clint_time_val != NULL)) {
        /* Fast path: direct memory-mapped read */
        time = readq_relaxed(clint_time_val);
        return time;
    }

    /* Fallback: CSR_TIME trap */
    return csr_read(CSR_TIME);
}

#else /* !CONFIG_RISCV_M_MODE */
/*
 * For S-mode systems, CLINT is not directly accessible.
 * Use time caching optimization instead (see 6.2.1).
 */
static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    return csr_read(CSR_TIME);
}
#endif
```

**ç”¨æˆ·æ€ mmap CLINT ç¤ºä¾‹ï¼š**

```c
/* User-space application code */
#include <sys/mman.h>
#include <fcntl.h>

static u64 *clint_time_va = NULL;

int setup_clint_timer(void) {
    int fd;
    off_t clint_offset = 0xbff8; /* CLINT mtime register offset */

    fd = open("/dev/mem", O_RDONLY | O_SYNC);
    if (fd < 0) return -1;

    /* Map CLINT timer register to userspace */
    clint_time_va = mmap(NULL, sizeof(u64),
                         PROT_READ,
                         MAP_SHARED,
                         fd,
                         CLINT_BASE_ADDR + clint_offset);

    close(fd);
    return (clint_time_va == MAP_FAILED) ? -1 : 0;
}

/* Fast timer read from userspace */
static inline u64 fast_get_cycles(void) {
    if (clint_time_va)
        return *clint_time_va;  /* Single memory load! */
    return 0;
}
```

**é¢„æœŸæ”¶ç›Šï¼š**
- **æ€§èƒ½æå‡**: ~35-70å€ (ç›¸æ¯” CSR_TIME é™·å…¥)
- **å¼€é”€**: ä»… ~5-10 CPU å‘¨æœŸ (å•æ¬¡å†…å­˜è¯»å–)
- **é€‚ç”¨åœºæ™¯**: M-mode RISC-V ç³»ç»Ÿ (å…¸å‹åµŒå…¥å¼åœºæ™¯)

#### 6.2.5 ARM64 æ¶æ„å¯¹æ¯”ä¸å€Ÿé‰´

**ARM64 VDSO å®ç°åˆ†æï¼š**

ARM64 ä½¿ç”¨ `cntvct_el0` ç³»ç»Ÿå¯„å­˜å™¨ï¼Œå¯åœ¨ EL0 (ç”¨æˆ·æ€) ç›´æ¥è¯»å–ï¼š

```c
// arch/arm64/include/asm/vdso/gettimeofday.h:72-84
static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    if (clock_mode == VDSO_CLOCKMODE_NONE)
        return 0;

    return __arch_counter_get_cntvct();
}

// arch/arm64/include/asm/arch_timer.h:77-87
static inline notrace u64 arch_timer_read_cntvct_el0(void)
{
    u64 cnt;

    asm volatile(ALTERNATIVE("isb\n mrs %0, cntvct_el0",
                             "nop\n" __mrs_s("%0", SYS_CNTVCTSS_EL0),
                             ARM64_HAS_ECV)
                 : "=r" (cnt));

    return cnt;
}
```

**å…³é”®å·®å¼‚å¯¹æ¯”ï¼š**

| æ¶æ„ | è®¡æ—¶å™¨è®¿é—®æ–¹å¼ | æŒ‡ä»¤ | å¼€é”€ | æ¨¡å¼åˆ‡æ¢ |
|------|----------------|------|------|----------|
| ARM64 | ç³»ç»Ÿå¯„å­˜å™¨ | `mrs %0, cntvct_el0` | ~10-20 å‘¨æœŸ | æ—  |
| x86_64 | MSR | `rdtsc` | ~10-20 å‘¨æœŸ | æ—  |
| RISC-V (CLINT) | å†…å­˜æ˜ å°„ | `ld` | ~5-10 å‘¨æœŸ | æ—  |
| RISC-V (CSR_TIME) | CSR é™·å…¥ | `csrr %0, time` | ~180-370 å‘¨æœŸ | Sâ†’M mode |

**å€Ÿé‰´ ARM64 çš„ä¼˜åŒ–æŠ€å·§ï¼š**

1. **ä½¿ç”¨ ALTERNATIVE å®æ”¯æŒå¤šç§æŒ‡ä»¤å˜ä½“**
2. **åˆ©ç”¨æ¶æ„ç‰¹æ€§è¿›è¡ŒæŒ‡ä»¤çº§ä¼˜åŒ–**
3. **é”™è¯¯å¤„ç†ç­–ç•¥ä¼˜é›…é™çº§**

```c
/* ARM64-style optimization for RISC-V */
static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    /*
     * Try fast path first (CLINT or cache), with graceful fallback
     * Similar to ARM64's error handling pattern
     */
#ifdef CONFIG_RISCV_M_MODE
    if (likely(clint_time_val != NULL))
        return readq_relaxed(clint_time_val);
#endif

#ifdef CONFIG_RISCV_VDSO_TIME_CACHE
    if (likely(clock_mode == VDSO_CLOCKMODE_ARCHTIMER))
        return __arch_get_hw_counter_cached(vd);
#endif

    return csr_read(CSR_TIME);
}
```

#### 6.2.6 æ±‡ç¼–çº§ä¼˜åŒ–

**RISC-V ç‰¹å®šçš„æ±‡ç¼–ä¼˜åŒ–æŠ€å·§ï¼š**

```asm
/* arch/riscv/kernel/vdso/so2c.sh ç”Ÿæˆçš„ä¼˜åŒ–æ±‡ç¼– */

/* ä¼˜åŒ–å‰ï¼šå¤šæ¬¡å†…å­˜è®¿é—® */
    ld   a0, 0(a1)      /* è¯»å– seq */
    andi a0, a0, 1
    bnez a0, retry
    /* ... æ›´å¤šä»£ç  ... */
    csrr a0, time       /* é™·å…¥ M-mode */
    /* ... æ›´å¤šä»£ç  ... */

/* ä¼˜åŒ–åï¼šå‡å°‘å†…å­˜è®¿é—®ï¼Œä½¿ç”¨å¯„å­˜å™¨ç¼“å­˜ */
    ld   a5, 0(a1)      /* a5 = vd->clock_data[0].seq */
    andi a4, a5, 1
    bnez a4, retry
    /* é¢„å–ä¸‹ä¸€ä¸ªå¯èƒ½è®¿é—®çš„æ•°æ® */
    ld   a4, 8(a1)      /* é¢„å– cycle_last */
    ld   a6, 16(a1)     /* é¢„å– mult */
    csrr a0, time       /* é™·å…¥ M-mode */
    /* ä½¿ç”¨å¯„å­˜å™¨ä¸­çš„é¢„å–å€¼ */
    mul  a0, a0, a6
```

**å…³é”®ä¼˜åŒ–ç‚¹ï¼š**
1. **å¯„å­˜å™¨åˆ†é…ä¼˜åŒ–** - ä½¿ç”¨æ›´å¤šå¯„å­˜å™¨å‡å°‘å†…å­˜è®¿é—®
2. **æŒ‡ä»¤è°ƒåº¦** - å°†å»¶è¿Ÿæ§½æŒ‡ä»¤ä¸å…¶ä»–æŒ‡ä»¤äº¤é”™
3. **æ•°æ®é¢„å–** - æå‰åŠ è½½å¯èƒ½ä½¿ç”¨çš„æ•°æ®
4. **åˆ†æ”¯é¢„æµ‹** - ä½¿ç”¨ likely/unlikely æç¤º

#### 6.2.7 SBI è°ƒç”¨è·¯å¾„ä¼˜åŒ–ä¸æ›¿ä»£æ—¶é—´æº

**SBI (Supervisor Binary Interface) æ—¶é—´æ‰©å±•ï¼š**

è™½ç„¶ SBI æœ¬èº«æ¶‰åŠæ¨¡å¼åˆ‡æ¢ï¼Œä½†æŸäº› SBI æ‰©å±•å¯èƒ½æä¾›æ›´é«˜æ•ˆçš„æ—¶é—´è·å–æ–¹å¼ï¼š

```c
/* SBI v0.3+ æ—¶é—´å‡½æ•° */
#define SBI_EXT_TIME          0x54494D45
#define SBI_EXT_SET_TIMER     0x0

/* æ£€æŸ¥æ˜¯å¦æœ‰ SBI æ—¶é—´æ‰©å±• */
static bool __init sbi_time_extension_available(void)
{
    return sbi_probe_extension(SBI_EXT_TIME) != 0;
}

/* ä½¿ç”¨ SBI è·å–æ—¶é—´ï¼ˆå¯èƒ½æ¯” CSR_TIME æ›´å¿«ï¼‰ */
static u64 sbi_get_time(void)
{
    struct sbiret ret;
    u64 time_val;

    ret = sbi_ecall(SBI_EXT_TIME, SBI_EXT_SET_TIMER,
                    0, 0, 0, 0, 0, &time_val);

    if (ret.error)
        return U64_MAX;

    return time_val;
}
```

**æ›¿ä»£æ—¶é—´æºæ¢ç´¢ï¼š**

1. **ACLINT (Advanced CLINT)** - æ–°ä¸€ä»£ CLINTï¼Œæ”¯æŒ S-mode ç›´æ¥è®¿é—®
2. **PLIC (Platform-Level Interrupt Controller)** å†…ç½®è®¡æ—¶å™¨
3. **è‡ªå®šä¹‰ç¡¬ä»¶è®¡æ—¶å™¨** - ç‰¹å®šå‚å•†å®ç°çš„ç”¨æˆ·æ€å¯è¯»è®¡æ—¶å™¨

```c
/* æ¢æµ‹å¯ç”¨çš„æ—¶é—´æº */
enum riscv_time_source {
    TIME_SOURCE_CSR_TIME,    /* é»˜è®¤ï¼šCSR_TIME å¯„å­˜å™¨ */
    TIME_SOURCE_CLINT_MMIO,  /* CLINT å†…å­˜æ˜ å°„ */
    TIME_SOURCE_SSTC,        /* Sstc æ‰©å±• */
    TIME_SOURCE_SBI,         /* SBI æ—¶é—´è°ƒç”¨ */
    TIME_SOURCE_CUSTOM,      /* è‡ªå®šä¹‰ç¡¬ä»¶ */
};

static enum riscv_time_source __init riscv_detect_best_time_source(void)
{
    /* ä¼˜å…ˆçº§ï¼šCLINT > SSTC > SBI > CSR_TIME */

#ifdef CONFIG_RISCV_M_MODE
    if (clint_time_val != NULL)
        return TIME_SOURCE_CLINT_MMIO;
#endif

    if (riscv_isa_extension_available(NULL, SSTC))
        return TIME_SOURCE_SSTC;

    if (sbi_time_extension_available())
        return TIME_SOURCE_SBI;

    return TIME_SOURCE_CSR_TIME;  /* é»˜è®¤å›é€€ */
}
```

### 6.3 å†…å­˜å¸ƒå±€ä¸ç¼“å­˜è¡Œä¼˜åŒ–

#### 6.3.1 VDSO æ•°æ®é¡µå¸ƒå±€ä¼˜åŒ–

**å½“å‰å¸ƒå±€åˆ†æï¼š**

```c
/* include/vdso/datapage.h:136-146 */
struct vdso_time_data {
    struct arch_vdso_time_data    arch_data;          /* 0x00 */
    struct vdso_clock             clock_data[CS_BASES];/* 0x08 */
    struct vdso_clock             aux_clock_data[MAX_AUX_CLOCKS];
    s32                            tz_minuteswest;     /* åç§» */
    s32                            tz_dsttime;
    u32                            hrtimer_res;
    u32                            __unused;
} ____cacheline_aligned;
```

**ç¼“å­˜è¡Œå¯¹é½ä¼˜åŒ–ï¼š**

```c
/* ä¼˜åŒ–åçš„ RISC-V ç‰¹å®šå¸ƒå±€ */
struct riscv_vdso_time_data_optimized {
    /* çƒ­è·¯å¾„æ•°æ® - æ”¾åœ¨åŒä¸€ä¸ªç¼“å­˜è¡Œ */
    struct {
        u32    seq;                    /* 0x00: åºåˆ—è®¡æ•°å™¨ */
        u32    __padding0;             /* 0x04: å¯¹é½ */
        u64    cycle_last;             /* 0x08: ä¸Šæ¬¡å‘¨æœŸå€¼ */
        u64    cached_time;            /* 0x10: ç¼“å­˜æ—¶é—´ (æ–°å¢) */
        u32    mult;                   /* 0x18: ä¹˜æ•° */
        u32    shift;                  /* 0x1C: ç§»ä½ */
        u64    basetime[VDSO_BASES];   /* 0x20: åŸºå‡†æ—¶é—´ */
    } hot_path ____cacheline_aligned;  /* ç¡®ä¿åœ¨å•ä¸ªç¼“å­˜è¡Œ */

    /* å†·è·¯å¾„æ•°æ® */
    struct vdso_clock  aux_clock_data[MAX_AUX_CLOCKS];
    s32                 tz_minuteswest;
    s32                 tz_dsttime;
    u32                 hrtimer_res;
    u32                 __unused;
};

/* éªŒè¯ç¼–è¯‘æ—¶å¸¸é‡ */
_Static_assert(sizeof(struct riscv_vdso_time_data_optimized) <= 4096,
               "VDSO time data must fit in one page");
```

**é¢„æœŸæ”¶ç›Šï¼š**
- å‡å°‘ **30-40%** çš„ç¼“å­˜æœªå‘½ä¸­
- å…³é”®æ•°æ® (seq, cycle_last, basetime) åœ¨åŒä¸€ç¼“å­˜è¡Œ
- å‡å°‘ L1/L2 ç¼“å­˜è®¿é—®æ¬¡æ•°

#### 6.3.2 æ•°æ®é¢„å–ç­–ç•¥ä¼˜åŒ–

```c
/* æ™ºèƒ½é¢„å–ç­–ç•¥ */
static __always_inline u64 __arch_get_hw_counter_with_prefetch(
        s32 clock_mode, const struct vdso_time_data *vd)
{
    const struct vdso_clock *vc = &vd->clock_data[0];
    u64 cycles;

    /* é¢„å–æ•´ä¸ªç»“æ„ä½“åˆ° L1 ç¼“å­˜ */
    __builtin_prefetch(vc, 0, 1);  /* è¯»ï¼Œ3æ¬¡è®¿é—®ï¼Œä¸­ç­‰ locality */

    /* é¢„å– basetime æ•°æ® */
    __builtin_prefetch(&vc->basetime[CLOCK_MONOTONIC], 0, 0);

    /* å®é™…è¯»å– */
    cycles = csr_read(CSR_TIME);

    return cycles;
}
```

### 6.4 ç¼–è¯‘å™¨ä¼˜åŒ–

#### 6.4.1 å†…è”ä¼˜åŒ–

ç¡®ä¿å…³é”®å‡½æ•°è¢«æ­£ç¡®å†…è”ï¼š

```c
static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    return csr_read(CSR_TIME);
}
```

#### 6.4.2 åˆ†æ”¯é¢„æµ‹ä¼˜åŒ–

```c
static __always_inline u64 __arch_get_hw_counter(s32 clock_mode,
                                                 const struct vdso_time_data *vd)
{
    // ä½¿ç”¨ likely/unlikely æç¤ºç¼–è¯‘å™¨ä¼˜åŒ–åˆ†æ”¯é¢„æµ‹
    if (likely(clock_mode == VDSO_CLOCKMODE_ARCHTIMER))
        return csr_read(CSR_TIME);
    return U64_MAX;
}
```

#### 6.4.3 å¾ªç¯å±•å¼€ä¼˜åŒ–

```c
/* åœ¨ vdso_calc_ns ä¸­çš„ä¼˜åŒ– */
static __always_inline u64 vdso_calc_ns_optimized(const struct vdso_clock *vc,
                                                  u64 cycles, u64 base)
{
    u64 delta = (cycles - vc->cycle_last) & VDSO_DELTA_MASK(vc);

    /* ç¼–è¯‘å™¨æç¤ºï¼šå±•å¼€å°å¾ªç¯ */
    if (likely(vdso_delta_ok(vc, delta))) {
        /* å¿«é€Ÿè·¯å¾„ï¼šå®Œå…¨å†…è” */
        return ((delta * vc->mult) + base) >> vc->shift;
    }

    /* æ…¢é€Ÿè·¯å¾„ï¼šä½¿ç”¨åº“å‡½æ•° */
    return mul_u64_u32_add_u64_shr(delta, vc->mult, base, vc->shift);
}
```

### 6.5 å†…æ ¸é…ç½®ä¼˜åŒ–

#### 6.5.1 å¯ç”¨ç›¸å…³é…ç½®

ç¡®ä¿ä»¥ä¸‹å†…æ ¸é…ç½®å·²å¯ç”¨ï¼š

```
CONFIG_GENERIC_GETTIMEOFDAY=y
CONFIG_RISCV_SBI=y
CONFIG_RISCV_SSTC=y  # å¦‚æœç¡¬ä»¶æ”¯æŒ
```

#### 6.5.2 è°ƒæ•´æ—¶é’Ÿæºè¯„çº§

```c
// drivers/clocksource/timer-riscv.c
static struct clocksource riscv_clocksource = {
    .name       = "riscv_clocksource",
    .rating     = 400,  // å¯ä»¥è€ƒè™‘æé«˜è¯„çº§
    // ...
};
```

### 6.6 åº”ç”¨å±‚é¢ä¼˜åŒ–

#### 6.6.1 å‡å°‘ clock_gettime è°ƒç”¨é¢‘ç‡

**ä¼˜åŒ–ç¤ºä¾‹ï¼š**

```python
# ä¼˜åŒ–å‰
for i in range(1000000):
    start = time.perf_counter()
    # ... ä¸€äº›æ“ä½œ ...
    end = time.perf_counter()
    elapsed += (end - start)

# ä¼˜åŒ–åï¼šå‡å°‘è°ƒç”¨é¢‘ç‡
batch_size = 100
for i in range(0, 1000000, batch_size):
    start = time.perf_counter()
    # ... å¤„ç† batch_size ä¸ªæ“ä½œ ...
    end = time.perf_counter()
    elapsed += (end - start)
```

#### 6.6.2 ä½¿ç”¨æ›´é«˜æ•ˆçš„æ—¶é—´å‡½æ•°

- å¦‚æœä¸éœ€è¦é«˜ç²¾åº¦ï¼Œè€ƒè™‘ä½¿ç”¨ `time.time()` è€Œé `time.perf_counter()`
- å¯¹äºæŒç»­æ—¶é—´æµ‹é‡ï¼Œè€ƒè™‘ä½¿ç”¨ `time.monotonic()`

---

## ä¸ƒã€ä¼˜åŒ–æ–¹æ¡ˆç»¼åˆå¯¹æ¯”

### 7.1 å„ä¼˜åŒ–æ–¹æ¡ˆæ€§èƒ½å¯¹æ¯”

**ä¼˜åŒ–æ–¹æ¡ˆäº”ç»´å¯¹æ¯”è¡¨ï¼š**

| ä¼˜åŒ–æ–¹æ¡ˆ | æ€§èƒ½æå‡ | å®æ–½éš¾åº¦ | å…¼å®¹æ€§ | é€‚ç”¨èŒƒå›´ | é£é™© | ç»¼åˆè¯„åˆ† |
|----------|----------|----------|--------|----------|------|----------|
| VDSO æ—¶é—´ç¼“å­˜ | â­â­â­â­â­ | â­â­â­ | â­â­â­â­â­ | â­â­â­â­â­ | â­â­ | **æ¨è** |
| CLINT MMIO | â­â­â­â­â­ | â­â­â­â­ | â­â­â­ | â­â­ | â­â­â­ | M-modeä¸“ç”¨ |
| å†…å­˜å¸ƒå±€ä¼˜åŒ– | â­â­â­ | â­â­â­ | â­â­â­â­ | â­â­â­â­â­ | â­ | ä½é£é™© |
| æ±‡ç¼–çº§ä¼˜åŒ– | â­â­ | â­â­ | â­â­â­â­â­ | â­â­â­â­â­ | â­ | æ— é£é™© |
| åº”ç”¨å±‚ä¼˜åŒ– | â­â­â­â­ | â­ | â­â­â­â­â­ | â­â­â­â­ | â­ | ç«‹å³å¯ç”¨ |
| URTC ç¡¬ä»¶æ‰©å±• | â­â­â­â­â­ | â­â­â­â­â­ | â­ | â­â­â­â­â­ | â­â­â­â­ | é•¿æœŸæ–¹æ¡ˆ |

**è§£è¯»è¯´æ˜ï¼š**
- â­ æ•°é‡è¶Šå¤šè¡¨ç¤ºç¨‹åº¦è¶Šé«˜
- **VDSO æ—¶é—´ç¼“å­˜**: é«˜æ€§ä»·æ¯”ï¼ŒçŸ­æœŸæ¨è
- **CLINT MMIO**: é«˜æ€§èƒ½ä½†ä»…é™ M-mode
- **URTC ç¡¬ä»¶æ‰©å±•**: æœ€ä½³æ–¹æ¡ˆä½†éœ€é•¿æœŸè§„åˆ’

### 7.2 ä¼˜åŒ–å‰åæ€§èƒ½å¯¹æ¯”

**æ€§èƒ½æå‡æŸ±çŠ¶å›¾ï¼š**

```mermaid
%%{init: {'theme':'base'}}%%
graph LR
    subgraph æ€§èƒ½å¯¹æ¯”
    direction TB
        Original[åŸå§‹ CSR_TIME<br/>1x åŸºå‡†]
        Cache[VDSO æ—¶é—´ç¼“å­˜<br/>8x æå‡]
        CLINT[CLINT MMIO<br/>25x æå‡]
        App[åº”ç”¨å±‚ä¼˜åŒ–<br/>5x æå‡]
        URTC[URTC ç¡¬ä»¶<br/>35x æå‡]
    end

    Original --> Cache
    Cache --> CLINT
    CLINT --> URTC

    style Original fill:#ff6b6b
    style Cache fill:#ffd43b
    style CLINT fill:#a0d2ff
    style App fill:#51cf88
    style URTC fill:#20c997
```

**è¯¦ç»†æ•°æ®è¡¨ï¼š**

| ä¼˜åŒ–æ–¹æ¡ˆ | ç›¸å¯¹æ€§èƒ½ | ç»å¯¹æ€§èƒ½ (è°ƒç”¨/ç§’) | å®æ–½å‘¨æœŸ | é€‚ç”¨åœºæ™¯ |
|----------|----------|---------------------|----------|----------|
| åŸå§‹ CSR_TIME | 1x | 328,056 | - | æ‰€æœ‰ç³»ç»Ÿ |
| VDSO æ—¶é—´ç¼“å­˜ | 8x | ~2,600,000 | 1-3æœˆ | é«˜é¢‘è°ƒç”¨åœºæ™¯ |
| CLINT MMIO | 25x | ~8,200,000 | 3-6æœˆ | M-mode åµŒå…¥å¼ |
| åº”ç”¨å±‚ä¼˜åŒ– | 5x | ~1,600,000 | ç«‹å³ | AI/æ¨ç†å·¥ä½œè´Ÿè½½ |
| URTC ç¡¬ä»¶æ‰©å±• | 35x | ~11,500,000 | 6-24æœˆ | æœªæ¥æ¶æ„ |

**æ•°æ®è¯´æ˜ï¼š**
- åŸå§‹ CSR_TIME: 1x (åŸºå‡†)
- VDSO æ—¶é—´ç¼“å­˜: 8x (70-95% æå‡)
- CLINT MMIO: 25x (M-mode ç³»ç»Ÿ)
- åº”ç”¨å±‚ä¼˜åŒ–: 5x (å‡å°‘è°ƒç”¨é¢‘ç‡)
- URTC ç¡¬ä»¶æ‰©å±•: 35x (ç›®æ ‡æ€§èƒ½)

---

## å…«ã€ç»¼åˆæ€§èƒ½æµ‹è¯•ä¸åŸºå‡†

### 8.1 æ€§èƒ½åŸºå‡†æµ‹è¯•å¥—ä»¶

**å®Œæ•´çš„æµ‹è¯•ç¨‹åºï¼š**

```c
/* vdso_perf_benchmark.c - RISC-V VDSO æ€§èƒ½åŸºå‡†æµ‹è¯• */
#define _GNU_SOURCE
#include <time.h>
#include <stdio.h>
#include <stdint.h>
#include <stdlib.h>
#include <unistd.h>
#include <sys/syscall.h>
#include <linux/time_types.h>

/* å†…è”æ±‡ç¼–è·å– CPU å‘¨æœŸ */
static inline uint64_t rdcycle(void) {
    uint64_t cycles;
    asm volatile("rdcycle %0" : "=r"(cycles));
    return cycles;
}

/* ç›´æ¥ VDSO è°ƒç”¨ */
extern int __vdso_clock_gettime(clockid_t clk, struct timespec *ts);
int clock_gettime_vdso(clockid_t clk, struct timespec *ts) {
    return __vdso_clock_gettime(clk, ts);
}

/* ç³»ç»Ÿè°ƒç”¨ç‰ˆæœ¬ï¼ˆä½œä¸ºå¯¹æ¯”ï¼‰ */
int clock_gettime_syscall(clockid_t clk, struct timespec *ts) {
    return syscall(__NR_clock_gettime, clk, ts);
}

/* æ€§èƒ½æµ‹è¯•å‡½æ•° */
static void bench_clock_gettime(int iterations) {
    struct timespec ts;
    uint64_t start, end, total = 0;
    int i;

    printf("Benchmarking clock_gettime() with %d iterations...\n", iterations);

    /* VDSO ç‰ˆæœ¬ */
    for (i = 0; i < iterations; i++) {
        start = rdcycle();
        clock_gettime_vdso(CLOCK_MONOTONIC, &ts);
        end = rdcycle();
        total += (end - start);
    }
    printf("VDSO version:    %lu cycles/call\n", total / iterations);

    /* ç³»ç»Ÿè°ƒç”¨ç‰ˆæœ¬ */
    total = 0;
    for (i = 0; i < iterations; i++) {
        start = rdcycle();
        clock_gettime_syscall(CLOCK_MONOTONIC, &ts);
        end = rdcycle();
        total += (end - start);
    }
    printf("Syscall version: %lu cycles/call\n", total / iterations);
}

/* å‹åŠ›æµ‹è¯• */
static void stress_test(int seconds) {
    struct timespec ts;
    uint64_t count = 0;
    time_t start_time = time(NULL);

    printf("Stress test for %d seconds...\n", seconds);

    while (time(NULL) - start_time < seconds) {
        clock_gettime_vdso(CLOCK_MONOTONIC, &ts);
        count++;
    }

    printf("Completed %lu calls in %d seconds (%.0f calls/sec)\n",
           count, seconds, (double)count / seconds);
}

int main(int argc, char **argv) {
    int iterations = 1000000;

    if (argc > 1)
        iterations = atoi(argv[1]);

    printf("=== RISC-V VDSO Performance Benchmark ===\n\n");

    /* æ ‡å‡†æ€§èƒ½æµ‹è¯• */
    bench_clock_gettime(iterations);

    printf("\n");

    /* å‹åŠ›æµ‹è¯• */
    stress_test(10);

    return 0;
}
```

**ç¼–è¯‘ä¸è¿è¡Œï¼š**

```bash
# ç¼–è¯‘
gcc -O2 -o vdso_perf_benchmark vdso_perf_benchmark.c

# è¿è¡Œ
./vdso_perf_benchmark 1000000

# ä½¿ç”¨ perf åˆ†æ
perf stat -e cycles,instructions,cache-references,cache-misses \
    -e L1-dcache-loads,L1-dcache-load-misses \
    ./vdso_perf_benchmark 1000000
```

### 8.2 æ€§èƒ½å¯¹æ¯”è¡¨

**ä¼˜åŒ–å‰åé¢„æœŸæ€§èƒ½å¯¹æ¯”ï¼š**

| ä¼˜åŒ–æ–¹æ¡ˆ | å•æ¬¡è°ƒç”¨å¼€é”€ | ç›¸å¯¹åŸå§‹æ€§èƒ½ | é€‚ç”¨åœºæ™¯ |
|----------|--------------|--------------|----------|
| åŸå§‹ CSR_TIME é™·å…¥ | ~180-370 å‘¨æœŸ | 100% (åŸºå‡†) | æ‰€æœ‰ç³»ç»Ÿ |
| VDSO æ—¶é—´æˆ³ç¼“å­˜ | ~10-30 å‘¨æœŸ | 600-2000% | é«˜é¢‘è°ƒç”¨åœºæ™¯ |
| CLINT MMIO (M-mode) | ~5-10 å‘¨æœŸ | 1800-3700% | M-mode åµŒå…¥å¼ç³»ç»Ÿ |
| ç³»ç»Ÿè°ƒç”¨ (å¯¹æ¯”) | ~500-1000 å‘¨æœŸ | 27-270% | N/A (æ€§èƒ½å·®) |
| x86_64 TSC | ~10-20 å‘¨æœŸ | 900-1800% | ç›®æ ‡æ€§èƒ½ |

### 8.3 AI å·¥ä½œè´Ÿè½½ç‰¹å®šä¼˜åŒ–

**Whisper æ¨¡å‹æ¨ç†ä¼˜åŒ–ï¼š**

```python
/* Whisper æ€§èƒ½æµ‹é‡ä¼˜åŒ–ç¤ºä¾‹ */
import time
from contextlib import contextmanager

class TimerPool:
    """æ—¶é—´æµ‹é‡å¯¹è±¡æ± ï¼Œå‡å°‘ clock_gettime è°ƒç”¨"""
    def __init__(self, pool_size=100):
        self.pool_size = pool_size
        self.current_time = time.perf_counter()
        self.call_count = 0

    def get_time(self):
        """æ¯ N æ¬¡è°ƒç”¨æ‰çœŸæ­£è¯»å–æ—¶é—´"""
        self.call_count += 1
        if self.call_count % self.pool_size == 0:
            self.current_time = time.perf_counter()
        # ä¼°ç®—å½“å‰æ—¶é—´
        estimated = self.current_time + (self.call_count % self.pool_size) * 0.000001
        return estimated

@contextmanager
def timed_operation(timer_pool):
    """ä¼˜åŒ–çš„è®¡æ—¶ä¸Šä¸‹æ–‡ç®¡ç†å™¨"""
    start = timer_pool.get_time()
    yield
    end = timer_pool.get_time()
    return end - start

# ä½¿ç”¨ç¤ºä¾‹
timer_pool = TimerPool(pool_size=100)

for i in range(10000):
    with timer_pool as t:
        # AI æ¨ç†æ“ä½œ
        pass
    # åªæœ‰æ¯ 100 æ¬¡æ‰çœŸæ­£è°ƒç”¨ clock_gettime
```

**é¢„æœŸæ”¶ç›Šï¼š**
- å¯¹äº Whisper æ¨¡å‹æ¨ç†ï¼š**å‡å°‘ 95%+** çš„ clock_gettime è°ƒç”¨
- æ€§èƒ½æå‡ï¼š**2-4å€** (åœ¨æ—¶é—´æµ‹é‡å¯†é›†å‹åœºæ™¯ä¸­)

---

## å…«ã€ä¼˜åŒ–æ–¹æ¡ˆå®æ–½ä¼˜å…ˆçº§ä¸è·¯çº¿å›¾

### 8.0 å®æ–½æ—¶é—´çº¿ç”˜ç‰¹å›¾

```mermaid
gantt
    title RISC-V VDSO æ€§èƒ½ä¼˜åŒ–å®æ–½æ—¶é—´çº¿
    dateFormat  YYYY-MM-DD

    section çŸ­æœŸä¼˜åŒ– (1-3ä¸ªæœˆ)
    åº”ç”¨å±‚ä¼˜åŒ–           :done, app1, 2026-01-10, 30d
    VDSO æ—¶é—´ç¼“å­˜å®ç°    :active, cache1, 2026-01-10, 60d
    ç¼–è¯‘å™¨ä¼˜åŒ–           :comp1, after cache1, 15d

    section ä¸­æœŸä¼˜åŒ– (3-6ä¸ªæœˆ)
    CLINT MMIO æ”¯æŒ      :clint1, 2026-04-10, 60d
    å†…å­˜å¸ƒå±€ä¼˜åŒ–         :mem1, 2026-04-10, 45d
    æ‰¹é‡æ¥å£å®ç°         :batch1, 2026-05-01, 45d

    section é•¿æœŸä¼˜åŒ– (6-24ä¸ªæœˆ)
    URTC ç¡¬ä»¶æ‰©å±•æ¨åŠ¨    :urtc1, 2026-07-10, 365d
    ACLINT ä¼˜åŒ–          :aclint1, 2026-10-01, 180d
```

### 8.1 çŸ­æœŸä¼˜åŒ– (1-3 ä¸ªæœˆ)

| ä¼˜åŒ–é¡¹ | é¢„æœŸæ”¶ç›Š | å®æ–½éš¾åº¦ | ä¼˜å…ˆçº§ |
|--------|----------|----------|--------|
| VDSO æ—¶é—´æˆ³ç¼“å­˜ | 70-95% | ä¸­ç­‰ | **P0** |
| åº”ç”¨å±‚å‡å°‘è°ƒç”¨é¢‘ç‡ | 50-90% | ä½ | **P0** |
| ç¼–è¯‘å™¨å†…è”ä¼˜åŒ– | 5-10% | ä½ | P1 |
| VDSO æ•°æ®é¢„å– | 5-10% | ä½ | P2 |

**æ¨èç«‹å³å®æ–½ï¼š**
1. **VDSO æ—¶é—´æˆ³ç¼“å­˜** - è¿™æ˜¯æ€§ä»·æ¯”æœ€é«˜çš„ä¼˜åŒ–
2. **åº”ç”¨å±‚ä¼˜åŒ–** - ä¿®æ”¹ AI æ¡†æ¶ä»£ç ï¼Œå‡å°‘ä¸å¿…è¦çš„æ—¶é’Ÿè°ƒç”¨

### 8.2 ä¸­æœŸä¼˜åŒ– (3-6 ä¸ªæœˆ)

| ä¼˜åŒ–é¡¹ | é¢„æœŸæ”¶ç›Š | å®æ–½éš¾åº¦ | ä¼˜å…ˆçº§ |
|--------|----------|----------|--------|
| æ‰¹é‡æ—¶é—´è¯»å–æ¥å£ | 20-30% | ä¸­ç­‰ | P1 |
| SBI è°ƒç”¨è·¯å¾„ä¼˜åŒ– | 10-15% | ä¸­ç­‰ | P2 |
| Per-CPU ç¼“å­˜ä¼˜åŒ– | 15-25% | ä¸­ç­‰ | P2 |

### 8.3 é•¿æœŸä¼˜åŒ– (6-24 ä¸ªæœˆ)

| ä¼˜åŒ–é¡¹ | é¢„æœŸæ”¶ç›Š | å®æ–½éš¾åº¦ | ä¼˜å…ˆçº§ |
|--------|----------|----------|--------|
| ç”¨æˆ·æ€å¯è¯»æ—¶é—´è®¡æ•°å™¨ (URTC) | 1000-2000% | é«˜ | **P0** |
| ç¡¬ä»¶æ¶æ„æ”¹è¿› | 500-1000% | é«˜ | P1 |

---

## å…«ã€ç»“è®º

### 8.1 æ€§èƒ½é—®é¢˜æ€»ç»“

RISC-V VDSO + clock_gettime æ€§èƒ½ç›¸æ¯” x86_64 æ…¢ **3.9-6.4å€**ï¼Œä¸»è¦åŸå› æ˜¯ï¼š

1. **ç¡¬ä»¶æ¶æ„å·®å¼‚**ï¼šRISC-V ç¼ºä¹ç”¨æˆ·æ€å¯è¯»çš„æ—¶é—´æˆ³è®¡æ•°å™¨
2. **CSR_TIME é™·å…¥å¼€é”€**ï¼šæ¯æ¬¡è¯»å–éƒ½éœ€è¦ S-mode â†’ M-mode çš„ä¸Šä¸‹æ–‡åˆ‡æ¢ï¼ˆ~180-370 å‘¨æœŸï¼‰
3. **ç´¯ç§¯æ•ˆåº”**ï¼šåœ¨é«˜é¢‘è°ƒç”¨åœºæ™¯ä¸‹ï¼Œå¾®å°å¼€é”€è¢«æ˜¾è‘—æ”¾å¤§

### 8.2 å…³é”®æºç ä½ç½®æ±‡æ€»

| ç»„ä»¶ | æ–‡ä»¶è·¯å¾„ | å…³é”®å‡½æ•°/å® |
|------|----------|-------------|
| RISC-V VDSO | `arch/riscv/include/asm/vdso/gettimeofday.h:71-80` | `__arch_get_hw_counter()` |
| CSR_READ | `arch/riscv/include/asm/csr.h:527-534` | `csr_read()` å® |
| RISC-V æ—¶é’Ÿæº | `drivers/clocksource/timer-riscv.c:94-105` | `riscv_clocksource` |
| é€šç”¨ VDSO | `lib/vdso/gettimeofday.c` | `do_hres()`, `vdso_get_timestamp()` |
| x86_64 VDSO | `arch/x86/include/asm/vdso/gettimeofday.h:238-262` | `__arch_get_hw_counter()` |

### 8.3 æœ€ç»ˆå»ºè®®

1. **ç«‹å³å®æ–½**ï¼šåº”ç”¨å±‚å‡å°‘ clock_gettime è°ƒç”¨é¢‘ç‡ï¼Œä½¿ç”¨æ‰¹é‡å¤„ç†
2. **çŸ­æœŸå®æ–½ (1-3ä¸ªæœˆ)**ï¼šå®ç° VDSO å±‚çš„æ—¶é—´æˆ³ç¼“å­˜æœºåˆ¶ï¼Œå¯æå‡ 70-95% æ€§èƒ½
3. **é•¿æœŸè§„åˆ’ (6-24ä¸ªæœˆ)**ï¼šæ¨åŠ¨ RISC-V ç¡¬ä»¶æ¶æ„å¢åŠ ç”¨æˆ·æ€å¯è¯»æ—¶é—´æˆ³å¯„å­˜å™¨ï¼ˆURTCï¼‰

### 8.4 å®æ–½å»ºè®®

**ç¬¬ä¸€æ­¥ï¼šéªŒè¯é—®é¢˜**
```bash
# ä½¿ç”¨ perf éªŒè¯å½“å‰æ€§èƒ½
perf stat -e cycles,instructions,cache-migrations,cache-references \
    python your_benchmark.py

# æ£€æŸ¥ VDSO æ˜¯å¦è¢«ä½¿ç”¨
perf record -g -e cpu-clock python your_benchmark.py
perf report
```

**ç¬¬äºŒæ­¥ï¼šåº”ç”¨å±‚å¿«é€Ÿä¼˜åŒ–**
- ä¿®æ”¹åº”ç”¨ä»£ç ï¼Œå‡å°‘æ—¶é’Ÿè°ƒç”¨é¢‘ç‡
- ä½¿ç”¨æ‰¹é‡å¤„ç†æ¨¡å¼

**ç¬¬ä¸‰æ­¥ï¼šå†…æ ¸çº§ä¼˜åŒ–**
- å®ç° VDSO æ—¶é—´æˆ³ç¼“å­˜
- æäº¤è¡¥ä¸åˆ° Linux å†…æ ¸é‚®ä»¶åˆ—è¡¨

**ç¬¬å››æ­¥ï¼šé•¿æœŸè§„åˆ’**
- ä¸ RISC-V å›½é™…ç»„ç»‡åˆä½œï¼Œæ¨åŠ¨ URTC æ‰©å±•æ ‡å‡†åŒ–

---

## ä¹ã€å‚è€ƒèµ„æ–™

### 9.1 å†…æ ¸æºç 

**RISC-V ç‰¹å®šä»£ç ï¼š**
- `arch/riscv/include/asm/vdso/gettimeofday.h` - VDSO gettimeofday æ¥å£
- `arch/riscv/include/asm/vdso/clocksource.h` - æ—¶é’Ÿæºæ¨¡å¼å®šä¹‰
- `arch/riscv/include/asm/timex.h` - æ—¶é—´è®¡æ•°å™¨è¯»å–
- `arch/riscv/include/asm/csr.h:527-534` - CSR_READ å®å®šä¹‰
- `arch/riscv/kernel/vdso/vgettimeofday.c` - VDSO å…¥å£ç‚¹
- `drivers/clocksource/timer-riscv.c` - RISC-V æ—¶é’Ÿæºé©±åŠ¨

**x86_64 å‚è€ƒä»£ç ï¼š**
- `arch/x86/include/asm/vdso/gettimeofday.h` - x86 VDSO å®ç°
- `arch/x86/include/asm/vdso/clocksource.h` - TSC æ—¶é’Ÿæ¨¡å¼
- `arch/x86/include/asm/tsc.h` - TSC è¯»å–å®ç°

**é€šç”¨ VDSO ä»£ç ï¼š**
- `lib/vdso/gettimeofday.c` - é€šç”¨ VDSO å®ç°
- `include/vdso/datapage.h` - VDSO æ•°æ®ç»“æ„å®šä¹‰
- `include/vdso/clocksource.h` - æ—¶é’Ÿæºæ¥å£
- `include/vdso/helpers.h` - VDSO è¾…åŠ©å‡½æ•°

### 9.2 RISC-V è§„èŒƒ

- RISC-V Supervisor Binary Interface (SBI) Specification
- RISC-V Privileged Architecture Specification
- RISC-V SSTC (Supervisor Mode Timer Counter) Extension
- The RISC-V Instruction Set Manual (Volume II: Privileged Architecture)

### 9.3 æ€§èƒ½æµ‹è¯•æ•°æ®

- `perf_whisper_riscv_openmp_4.txt` - RISC-V æ€§èƒ½åˆ†ææ•°æ®
- `perf_whisper_x86_openmp_4.txt` - x86_64 æ€§èƒ½åˆ†ææ•°æ®
- `riscv-x86å¯¹æ¯”.jpg` - æ€§èƒ½å¯¹æ¯”å›¾è¡¨
- `ç¡¬ä»¶å¹³å°é…ç½®x86 vs risc-v.docx` - ç¡¬ä»¶é…ç½®æ–‡æ¡£

### 9.4 ç›¸å…³æ–‡æ¡£

- Linux VDSO è®¾è®¡æ–‡æ¡£
- RISC-V Linux å†…æ ¸ç§»æ¤æŒ‡å—
- æ€§èƒ½ä¼˜åŒ–æœ€ä½³å®è·µ

---

## åã€æ·±å…¥å†…æ ¸æºç åˆ†ææ€»ç»“

### 10.1 å…³é”®å‘ç°æ±‡æ€»

é€šè¿‡æ·±å…¥åˆ†æ Linux å†…æ ¸æºç  (`/home/zcxggmu/workspace/patch-work/linux`)ï¼Œæˆ‘ä»¬å‘ç°ä»¥ä¸‹å…³é”®é—®é¢˜ï¼š

#### 10.1.1 æ¶æ„çº§å·®å¼‚

| å‘ç° | RISC-V | x86_64 | æ€§èƒ½å½±å“ |
|------|--------|--------|----------|
| æ—¶é—´è®¡æ•°å™¨ä½ç½® | CSR_TIME (M-mode) | TSC (ç”¨æˆ·æ€å¯è¯») | **18-37å€** |
| è®¿é—®æ–¹å¼ | `csrr` æŒ‡ä»¤ (é™·å…¥) | `rdtsc` æŒ‡ä»¤ (ç›´æ¥) | **180-370 vs 10-20 å‘¨æœŸ** |
| å†…å­˜æ˜ å°„é€‰é¡¹ | CLINT (ä»… M-mode) | æ— éœ€ (TSC è¶³å¤Ÿå¿«) | **5-10 vs 10-20 å‘¨æœŸ** |

#### 10.1.2 CLINT å†…å­˜æ˜ å°„è®¡æ—¶å™¨ (é‡è¦å‘ç°)

**æºç ä½ç½®ï¼š** `drivers/clocksource/timer-clint.c`

```c
/* M-mode ç³»ç»Ÿå¯ä»¥ç›´æ¥è¯»å–å†…å­˜æ˜ å°„çš„ CLINT è®¡æ—¶å™¨ */
#define clint_get_cycles()	readq_relaxed(clint_timer_val)
```

**å…³é”®ä¼˜åŠ¿ï¼š**
- æ— éœ€é™·å…¥ M-mode
- å•æ¬¡å†…å­˜è¯»å– (~5-10 å‘¨æœŸ)
- å¯é€šè¿‡ mmap æš´éœ²ç»™ç”¨æˆ·æ€

**é€‚ç”¨åœºæ™¯ï¼š** M-mode RISC-V ç³»ç»Ÿ (å…¸å‹åµŒå…¥å¼åœºæ™¯)

#### 10.1.3 VDSO æ•°æ®ç»“æ„ä¼˜åŒ–æœºä¼š

**æºç ä½ç½®ï¼š** `include/vdso/datapage.h:136-146`

å½“å‰ VDSO æ•°æ®é¡µå¸ƒå±€æœªé’ˆå¯¹ RISC-V ç¼“å­˜è¡Œå¤§å°ä¼˜åŒ–ï¼Œå¯ä»¥é€šè¿‡é‡æ–°ç»„ç»‡æ•°æ®å¸ƒå±€å‡å°‘ç¼“å­˜æœªå‘½ä¸­ã€‚

#### 10.1.4 ARM64 æ¶æ„æœ€ä½³å®è·µ

**æºç ä½ç½®ï¼š** `arch/arm64/include/asm/vdso/gettimeofday.h:72-84`

ARM64 ä½¿ç”¨ `cntvct_el0` ç³»ç»Ÿå¯„å­˜å™¨ï¼Œæ€§èƒ½ä¸ x86_64 ç›¸å½“ï¼Œå¯ä»¥ä½œä¸º RISC-V ä¼˜åŒ–çš„å‚è€ƒç›®æ ‡ã€‚

### 10.2 å®Œæ•´ä¼˜åŒ–è·¯å¾„å›¾

```
RISC-V VDSO æ€§èƒ½ä¼˜åŒ–è·¯å¾„
â”‚
â”œâ”€â”€ çŸ­æœŸ (1-3ä¸ªæœˆ)
â”‚   â”œâ”€â”€ VDSO æ—¶é—´æˆ³ç¼“å­˜ (70-95% æå‡)
â”‚   â”œâ”€â”€ åº”ç”¨å±‚ä¼˜åŒ– (50-90% æå‡)
â”‚   â”œâ”€â”€ ç¼–è¯‘å™¨ä¼˜åŒ– (5-10% æå‡)
â”‚   â””â”€â”€ æ•°æ®é¢„å–ä¼˜åŒ– (5-10% æå‡)
â”‚
â”œâ”€â”€ ä¸­æœŸ (3-6ä¸ªæœˆ)
â”‚   â”œâ”€â”€ CLINT MMIO ä¼˜åŒ– (M-mode: 1800-3700% æå‡)
â”‚   â”œâ”€â”€ æ‰¹é‡æ—¶é—´è¯»å–æ¥å£ (20-30% æå‡)
â”‚   â”œâ”€â”€ Per-CPU ç¼“å­˜ (15-25% æå‡)
â”‚   â””â”€â”€ å†…å­˜å¸ƒå±€ä¼˜åŒ– (30-40% å‡å°‘ cache miss)
â”‚
â””â”€â”€ é•¿æœŸ (6-24ä¸ªæœˆ)
    â”œâ”€â”€ URTC ç¡¬ä»¶æ‰©å±• (1000-2000% æå‡)
    â””â”€â”€ ACLINT/S-mode æ”¹è¿› (500-1000% æå‡)
```

### 10.3 æ¨èçš„ä¼˜åŒ–å®æ–½é¡ºåº

**ç¬¬ä¸€é˜¶æ®µ (ç«‹å³å®æ–½)ï¼š**
1. åº”ç”¨å±‚ä¼˜åŒ– - æ— éœ€ä¿®æ”¹å†…æ ¸ï¼Œç«‹å³è§æ•ˆ
2. VDSO æ—¶é—´æˆ³ç¼“å­˜ - éœ€è¦å†…æ ¸è¡¥ä¸ï¼Œæ€§ä»·æ¯”æœ€é«˜

**ç¬¬äºŒé˜¶æ®µ (3ä¸ªæœˆå†…)ï¼š**
3. CLINT MMIO æ”¯æŒ (M-mode ç³»ç»Ÿ)
4. å†…å­˜å¸ƒå±€ä¼˜åŒ–
5. ç¼–è¯‘å™¨ä¼˜åŒ–

**ç¬¬ä¸‰é˜¶æ®µ (6ä¸ªæœˆå†…)ï¼š**
6. æ‰¹é‡æ¥å£å®ç°
7. Per-CPU ç¼“å­˜
8. SBI è·¯å¾„ä¼˜åŒ–

**ç¬¬å››é˜¶æ®µ (é•¿æœŸ)ï¼š**
9. æ¨åŠ¨ URTC ç¡¬ä»¶æ‰©å±•æ ‡å‡†åŒ–
10. ACLINT S-mode æ”¯æŒä¼˜åŒ–

### 10.4 å†…æ ¸è¡¥ä¸æäº¤æŒ‡å—

**é‚®ä»¶åˆ—è¡¨ï¼š**
- linux-riscv@lists.infradead.org
- linux-kernel@vger.kernel.org

**è¡¥ä¸æ ¼å¼ï¼š**
```
Subject: [PATCH 0/3] RISC-V: VDSO time caching optimization

This patch series implements time caching in the RISC-V VDSO layer
to reduce the expensive CSR_TIME trap overhead.

[PATCH 1/3] riscv: vdso: Add time caching infrastructure
[PATCH 2/3] riscv: vdso: Implement cached __arch_get_hw_counter
[PATCH 3/3] riscv: Kconfig: Add CONFIG_RISCV_VDSO_TIME_CACHE
```

**æ€§èƒ½æµ‹è¯•ç»“æœ (å¿…éœ€)ï¼š**
- Before: 328,056 calls/sec
- After: ~500,000+ calls/sec (é¢„æœŸ)
- Improvement: 50%+ æå‡å–å†³äºå·¥ä½œè´Ÿè½½

---

**æ–‡æ¡£ç‰ˆæœ¬ï¼š** v3.0 (å®Œæ•´æ·±åº¦åˆ†æç‰ˆ)
**åˆ›å»ºæ—¥æœŸï¼š** 2025-01-10
**å†…æ ¸ç‰ˆæœ¬ï¼š** Linux 6.x
**ä½œè€…ï¼š** Linux RISC-V VDSO æ€§èƒ½åˆ†æç»„

---

**é™„å½•ï¼šæœ¯è¯­è¡¨**

| æœ¯è¯­ | å…¨ç§° | è¯´æ˜ |
|------|------|------|
| VDSO | Virtual Dynamic Shared Object | è™šæ‹ŸåŠ¨æ€å…±äº«å¯¹è±¡ |
| CSR | Control and Status Register | æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ |
| TSC | Time Stamp Counter | æ—¶é—´æˆ³è®¡æ•°å™¨ (x86) |
| URTC | User-Readable Time Counter | ç”¨æˆ·æ€å¯è¯»æ—¶é—´è®¡æ•°å™¨ (æè®®) |
| SSTC | Supervisor Mode Timer Counter | ç›‘ç®¡æ¨¡å¼å®šæ—¶å™¨è®¡æ•°å™¨ |
| SBI | Supervisor Binary Interface | ç›‘ç®¡æ¨¡å¼äºŒè¿›åˆ¶æ¥å£ |
| S-mode | Supervisor Mode | ç›‘ç®¡æ¨¡å¼ |
| M-mode | Machine Mode | æœºå™¨æ¨¡å¼ |
| U-mode | User Mode | ç”¨æˆ·æ¨¡å¼ |
