<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_131_1_proc'" level="0">
<item name = "Date">Sat Sep  6 21:19:59 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">ocnn6_net</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.431 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_131_1">?, ?, 10, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 187, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 150, -</column>
<column name="Register">-, -, 275, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln131_fu_205_p2">+, 0, 0, 71, 64, 64</column>
<column name="pruned_voxel_count_1_fu_175_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln131_fu_187_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op39_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_100_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_s_nbreadreq_fu_108_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran2to12_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="feature_data_stream_blk_n">9, 2, 1, 2</column>
<column name="gmem_read_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_read_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_read_blk_n_W">9, 2, 1, 2</column>
<column name="m_axi_gmem_read_0_WDATA">20, 4, 32, 128</column>
<column name="pruned_feature_dram_read_blk_n">9, 2, 1, 2</column>
<column name="pruned_voxel_count_0_out_blk_n">9, 2, 1, 2</column>
<column name="pruned_voxel_count_fu_90">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="write_addr_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp5_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp7_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="gmem_read_addr_reg_290">64, 0, 64, 0</column>
<column name="pruned_feature_dram_read_read_reg_277">64, 0, 64, 0</column>
<column name="pruned_voxel_count_fu_90">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_reg_282">1, 0, 1, 0</column>
<column name="tmp_s_reg_286">1, 0, 1, 0</column>
<column name="trunc_ln133_3_reg_308">32, 0, 32, 0</column>
<column name="voxel_features_1_reg_303">32, 0, 32, 0</column>
<column name="voxel_features_reg_298">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_131_1_proc, return value</column>
<column name="pruned_feature_dram_read_dout">in, 64, ap_fifo, pruned_feature_dram_read, pointer</column>
<column name="pruned_feature_dram_read_empty_n">in, 1, ap_fifo, pruned_feature_dram_read, pointer</column>
<column name="pruned_feature_dram_read_read">out, 1, ap_fifo, pruned_feature_dram_read, pointer</column>
<column name="pruned_feature_dram_read_num_data_valid">in, 11, ap_fifo, pruned_feature_dram_read, pointer</column>
<column name="pruned_feature_dram_read_fifo_cap">in, 11, ap_fifo, pruned_feature_dram_read, pointer</column>
<column name="feature_data_stream_dout">in, 1085, ap_fifo, feature_data_stream, pointer</column>
<column name="feature_data_stream_empty_n">in, 1, ap_fifo, feature_data_stream, pointer</column>
<column name="feature_data_stream_read">out, 1, ap_fifo, feature_data_stream, pointer</column>
<column name="feature_data_stream_num_data_valid">in, 11, ap_fifo, feature_data_stream, pointer</column>
<column name="feature_data_stream_fifo_cap">in, 11, ap_fifo, feature_data_stream, pointer</column>
<column name="write_addr_stream_dout">in, 60, ap_fifo, write_addr_stream, pointer</column>
<column name="write_addr_stream_empty_n">in, 1, ap_fifo, write_addr_stream, pointer</column>
<column name="write_addr_stream_read">out, 1, ap_fifo, write_addr_stream, pointer</column>
<column name="write_addr_stream_num_data_valid">in, 11, ap_fifo, write_addr_stream, pointer</column>
<column name="write_addr_stream_fifo_cap">in, 11, ap_fifo, write_addr_stream, pointer</column>
<column name="m_axi_gmem_read_0_AWVALID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWREADY">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWADDR">out, 64, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWLEN">out, 32, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWSIZE">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWBURST">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWLOCK">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWCACHE">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWPROT">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWQOS">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWREGION">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_AWUSER">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_WVALID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_WREADY">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_WDATA">out, 32, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_WSTRB">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_WLAST">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_WID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_WUSER">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARVALID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARREADY">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARADDR">out, 64, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARLEN">out, 32, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARSIZE">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARBURST">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARLOCK">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARCACHE">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARPROT">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARQOS">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARREGION">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_ARUSER">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RVALID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RREADY">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RDATA">in, 32, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RLAST">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RFIFONUM">in, 13, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RUSER">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_RRESP">in, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_BVALID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_BREADY">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_BRESP">in, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_BID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_0_BUSER">in, 1, m_axi, gmem_read, pointer</column>
<column name="pruned_voxel_count_0_out_din">out, 32, ap_fifo, pruned_voxel_count_0_out, pointer</column>
<column name="pruned_voxel_count_0_out_full_n">in, 1, ap_fifo, pruned_voxel_count_0_out, pointer</column>
<column name="pruned_voxel_count_0_out_write">out, 1, ap_fifo, pruned_voxel_count_0_out, pointer</column>
<column name="pruned_voxel_count_0_out_num_data_valid">in, 11, ap_fifo, pruned_voxel_count_0_out, pointer</column>
<column name="pruned_voxel_count_0_out_fifo_cap">in, 11, ap_fifo, pruned_voxel_count_0_out, pointer</column>
</table>
</item>
</section>
</profile>
