use std::{fmt, vec};

use itertools::Itertools;
use powdr_asm_utils::data_storage::SingleDataValue;
use powdr_asm_utils::utils::{escape_label, quote};
use powdr_number::{FieldElement, KnownField};

use crate::continuations::bootloader::{bootloader_and_shutdown_routine, bootloader_preamble};
use crate::runtime::Runtime;

#[derive(Clone, Copy, PartialEq, Eq, Debug)]
pub struct Register {
    value: u8,
}

impl Register {
    pub fn new(value: u8) -> Self {
        Self { value }
    }

    pub fn is_zero(&self) -> bool {
        self.value == 0
    }

    pub fn addr(&self) -> u8 {
        self.value
    }
}

impl powdr_asm_utils::ast::Register for Register {}

impl fmt::Display for Register {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        if self.value < 32 {
            // 0 indexed
            write!(f, "x{}", self.value)
        } else if self.value < 36 {
            // 1 indexed
            write!(f, "tmp{}", self.value - 31 + 1)
        } else if self.value == 36 {
            write!(f, "lr_sc_reservation")
        } else {
            // 0 indexed
            write!(f, "xtra{}", self.value - 37)
        }
    }
}

impl From<&str> for Register {
    fn from(s: &str) -> Self {
        if let Some(prefix) = s.strip_prefix("xtra") {
            // 0 indexed
            let value: u8 = prefix.parse().expect("Invalid register");
            Self::new(value + 37)
        } else if let Some(prefix) = s.strip_prefix('x') {
            // 0 indexed
            let value = prefix.parse().expect("Invalid register");
            assert!(value < 32, "Invalid register");
            Self::new(value)
        } else if let Some(prefix) = s.strip_prefix("tmp") {
            // 1 indexed
            let value: u8 = prefix.parse().expect("Invalid register");
            assert!(value >= 1);
            assert!(value <= 4);
            Self::new(value - 1 + 32)
        } else if s == "lr_sc_reservation" {
            Self::new(36)
        } else {
            panic!("Invalid register")
        }
    }
}

#[derive(Clone, Copy, Debug)]
pub enum FunctionKind {
    HiDataRef,
    LoDataRef,
}

impl powdr_asm_utils::ast::FunctionOpKind for FunctionKind {}

impl fmt::Display for FunctionKind {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            FunctionKind::HiDataRef => write!(f, "%hi"),
            FunctionKind::LoDataRef => write!(f, "%lo"),
        }
    }
}

pub enum Statement<'a, L: AsRef<str>, A: InstructionArgs> {
    DebugLoc { file: u64, line: u64, col: u64 },
    Label(L),
    Instruction { op: &'a str, args: A },
}

pub struct MemEntry {
    pub label: Option<String>,
    pub addr: u32,
    pub value: SingleDataValue,
}

pub struct SourceFileInfo<'a> {
    pub id: u32,
    pub dir: &'a str,
    pub file: &'a str,
}

/// A RISC-V program that can be translated to POWDR ASM.
pub trait RiscVProgram {
    /// Takes the listing of source files, to be used in the debug statements.
    fn take_source_files_info(&mut self) -> impl Iterator<Item = SourceFileInfo>;

    /// Takes the initial memory snapshot.
    fn take_initial_mem(&mut self) -> impl Iterator<Item = MemEntry>;

    /// Takes the executable statements and labels.
    fn take_executable_statements(
        &mut self,
    ) -> impl Iterator<Item = Statement<impl AsRef<str>, impl InstructionArgs>>;

    /// The name of the function that should be called to start the program.
    fn start_function(&self) -> impl AsRef<str>;
}

/// Translates a RISC-V program to POWDR ASM.
///
/// Will call each of the methods in the `RiscVProgram` just once.
pub fn translate_program<F: FieldElement>(
    program: impl RiscVProgram,
    runtime: &Runtime,
    with_bootloader: bool,
) -> String {
    // Do this in a separate function to avoid most of the code being generic on F.
    let (initial_mem, instructions) = translate_program_impl(program, runtime, with_bootloader);

    riscv_machine(
        runtime,
        &preamble::<F>(runtime, with_bootloader),
        initial_mem,
        instructions,
    )
}

fn translate_program_impl(
    mut program: impl RiscVProgram,
    runtime: &Runtime,
    with_bootloader: bool,
) -> (Vec<String>, Vec<String>) {
    let mut initial_mem = Vec::new();
    let mut data_code = Vec::new();
    for MemEntry { label, addr, value } in program.take_initial_mem() {
        let addr_h = u32_high(addr);
        let addr_l = u32_low(addr);
        if let Some(label) = label {
            // This is a comment, so we don't need to escape the label.
            let comment = format!(" // data {label}");
            if with_bootloader && !matches!(value, SingleDataValue::LabelReference(_)) {
                &mut initial_mem
            } else {
                &mut data_code
            }
            .push(comment);
        }
        match value {
            SingleDataValue::Value(v) => {
                if with_bootloader {
                    // Instead of generating the data loading code, we store it
                    // in the variable that will be used as the initial memory
                    // snapshot, committed by the bootloader.
                    // TODO for BabyBear
                    initial_mem.push(format!("(0x{addr:x}, 0x{v:x})"));
                } else {
                    let v_h = u32_high(v);
                    let v_l = u32_low(v);
                    data_code.push(format!(
                        "set_reg {}, 0x{v_h:x}, 0x{v_l:x};",
                        Register::from("tmp2").addr()
                    ));
                    data_code.push(format!(
                        "set_reg {}, 0x{addr_h:x}, 0x{addr_l:x};",
                        Register::from("tmp1").addr()
                    ));
                    data_code.push(format!(
                        "mstore {}, 0, 0, 0, {};",
                        Register::from("tmp1").addr(),
                        Register::from("tmp2").addr()
                    ));
                }
            }
            SingleDataValue::LabelReference(sym) => {
                // The label value is not known at this point, so we have to
                // load it via code, irrespectively of bootloader availability.
                //
                // TODO should be possible without temporary
                data_code.extend([
                    format!(
                        "load_label {}, {};",
                        Register::from("tmp2").addr(),
                        escape_label(&sym)
                    ),
                    format!(
                        "set_reg {}, 0x{addr_h:x}, 0x{addr_l:x};",
                        Register::from("tmp1").addr()
                    ),
                    format!(
                        "mstore {}, 0, 0, 0, {};",
                        Register::from("tmp1").addr(),
                        Register::from("tmp2").addr()
                    ),
                ]);
            }
            SingleDataValue::Offset(_, _) => {
                unimplemented!();
                /*
                object_code.push(format!("addr <=X= 0x{pos:x};"));

                I think this solution should be fine but hard to say without
                an actual code snippet that uses it.

                // TODO should be possible without temporary
                object_code.extend([
                    format!("tmp1 <== load_label({});", escape_label(a)),
                    format!("tmp2 <== load_label({});", escape_label(b)),
                    // TODO check if registers match
                    "mstore wrap(tmp1 - tmp2);".to_string(),
                ]);
                */
            }
        }
    }

    let submachines_init = runtime.submachines_init();
    let bootloader_and_shutdown_routine_lines = if with_bootloader {
        let bootloader_and_shutdown_routine = bootloader_and_shutdown_routine(&submachines_init);
        log::debug!("Adding Bootloader:\n{}", bootloader_and_shutdown_routine);
        bootloader_and_shutdown_routine
            .split('\n')
            .map(|l| l.to_string())
            .collect::<Vec<_>>()
    } else {
        submachines_init
    };

    let mut statements: Vec<String> = program
        .take_source_files_info()
        .map(
            |SourceFileInfo {
                 id,
                 dir,
                 file: name,
             }| { format!(".debug file {id} {} {};", quote(dir), quote(name)) },
        )
        .chain(bootloader_and_shutdown_routine_lines)
        .collect();
    if !data_code.is_empty() {
        statements.push("jump __data_init, 1;".to_string());
    }
    statements.extend([
        "set_reg 0, 0, 0;".to_string(),
        format!(
            "jump {}, 1;",
            escape_label(program.start_function().as_ref())
        ),
        "return;".to_string(), // This is not "riscv ret", but "return from powdr asm function".
    ]);
    for s in program.take_executable_statements() {
        match s {
            Statement::DebugLoc { file, line, col } => {
                statements.push(format!(".debug loc {file} {line} {col};"))
            }
            Statement::Label(l) => statements.push(format!("{}:", escape_label(l.as_ref()))),
            Statement::Instruction { op, args } => {
                let processed_instr = match process_instruction(op, args) {
                    Ok(s) => s,
                    Err(e) => panic!("Failed to process instruction '{op}'. {e}"),
                };
                statements.extend(processed_instr.into_iter().map(|s| "  ".to_string() + &s))
            }
        }
    }

    if !data_code.is_empty() {
        statements.extend(
            [
                "// This is the data initialization routine.".to_string(),
                "__data_init:".to_string(),
            ]
            .into_iter()
            .chain(data_code)
            .chain([
                "// This is the end of the data initialization routine.".to_string(),
                format!("jump_dyn 1, {};", Register::from("tmp1").addr()),
            ]),
        );
    }
    statements.extend(runtime.ecall_handler());

    (initial_mem, statements)
}

fn riscv_machine(
    runtime: &Runtime,
    preamble: &str,
    initial_memory: Vec<String>,
    program: Vec<String>,
) -> String {
    format!(
        r#"
{}
use std::machines::arith_bb::ArithBB;
use std::machines::arith16::Arith16;
machine Main with min_degree: {}, max_degree: {} {{
ArithBB arith_bb(byte2);
Arith16 arith_mul(byte);
{}

{}

let initial_memory: (fe, fe)[] = [
{}
];

    function main {{
{}
    }}
}}    
"#,
        runtime.submachines_import(),
        1 << powdr_linker::MIN_DEGREE_LOG,
        // We expect some machines (e.g. register memory) to use up to 4x the number
        // of rows as main. By setting the max degree of main to be smaller by a factor
        // of 4, we ensure that we don't run out of rows in those machines.
        1 << (*powdr_linker::MAX_DEGREE_LOG - 2),
        runtime.submachines_declare(),
        preamble,
        initial_memory
            .into_iter()
            .format_with(",\n", |line, f| f(&format_args!("\t\t{line}"))),
        program
            .into_iter()
            .format_with("\n", |line, f| f(&format_args!("\t\t{line}"))),
    )
}

fn preamble<T: FieldElement>(runtime: &Runtime, with_bootloader: bool) -> String {
    let bootloader_preamble_if_included = if with_bootloader {
        bootloader_preamble()
    } else {
        "".to_string()
    };

    for machine in [
        //"binary",
        //"shift",
        "bit2",
        "bit6",
        "bit7",
        "byte",
        "byte2",
        //"byte_binary",
        "byte_shift_16",
        //"byte_compare",
    ] {
        assert!(
            runtime.has_submachine(machine),
            "RISC-V machine requires the `{machine}` submachine"
        );
    }

    let mul_instruction = mul_instruction::<T>(runtime);

    r#"
    reg pc[@pc];
    reg XL[<=];
    reg XH[<=];
    reg YL[<=];
    reg YH[<=];
    reg ZL[<=];
    reg ZH[<=];
    reg WL[<=];
    reg WH[<=];
"#
        .to_string()
        // runtime extra registers
        + &runtime
            .submachines_extra_registers()
            .into_iter()
            .map(|s| format!("\t\t{s}\n"))
            .join("")
        + &bootloader_preamble_if_included
        + &memory(with_bootloader)
        + r#"
    // =============== Register memory =======================
"# + "std::machines::memory_bb::Memory regs(byte2);"
        + r#"
    // Get the value in register Y.
    instr get_reg YL -> XH, XL link ~> (XH, XL) = regs.mload(YL, STEP);

    // Set the value in register X to the value in register Y.
    instr set_reg XL, YH, YL -> link ~> regs.mstore(XL, STEP, YH, YL);

    // We still need these registers prover inputs.
    reg query_arg_1_h;
    reg query_arg_1_l;
    reg query_arg_2_h;
    reg query_arg_2_l;

    // Witness columns used in instuctions for intermediate values inside instructions.
    col witness tmp1_h;
    col witness tmp1_l;
    col witness tmp2_h;
    col witness tmp2_l;
    col witness tmp3_h;
    col witness tmp3_l;
    col witness tmp4_h;
    col witness tmp4_l;
    col witness tmp5_h;
    col witness tmp5_l;
    col witness tmp6_h;
    col witness tmp6_l;

    link => byte2.check(tmp1_h);
    link => byte2.check(tmp1_l);
    link => byte2.check(tmp2_h);
    link => byte2.check(tmp2_l);
    link => byte2.check(tmp3_h);
    link => byte2.check(tmp3_l);
    link => byte2.check(tmp4_h);
    link => byte2.check(tmp4_l);
    link => byte2.check(tmp5_h);
    link => byte2.check(tmp5_l);
    link => byte2.check(tmp6_h);
    link => byte2.check(tmp6_l);

    // We need to add these inline instead of using std::utils::is_zero
    // because when XX is not constrained, witgen will try to set XX,
    // XX_inv and XXIsZero to zero, which fails this constraint.
    // Therefore, we have to activate constrained whenever XXIsZero is used.
    // XXIsZero = 1 - XX * XX_inv
    col witness XX, XX_inv, XXIsZero;
    std::utils::force_bool(XXIsZero);
    XXIsZero * XX = 0;

    // ============== control-flow instructions ==============

    // Load the value of label `l` into register X.
    instr load_label XL, l: label
        link ~> regs.mstore(XL, STEP, tmp1_h, tmp1_l)
        link => byte.check(tmp1_h)
    {
        tmp1_h * 2**16 + tmp1_l = l
    }

    // Jump to `l` and store the return program counter in register W.
    instr jump l: label, WL
        link ~> regs.mstore(WL, STEP, tmp1_h, tmp1_l)
        link => byte.check(tmp1_h)
    {
        pc + 1 = (tmp1_h * 2**16) + tmp1_l,
        pc' = l
    }
    
    col witness lala;

    // Jump to the address in register X and store the return program counter in register W.
    instr jump_dyn XL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> regs.mstore(WL, STEP, tmp2_h, tmp2_l)
        // pc is capped at 24 bits, so for this instruction 
        // we restrict the higher limbs to 1 byte
        link => byte.check(tmp1_h)
        link => byte.check(tmp2_h)
    {
        lala = (tmp1_h * 2**16) + tmp1_l,
        pc' = lala,
        pc + 1 = tmp2_h * 2**16 + tmp2_l
    }

    // Jump to `l` if val(X) - val(Y) is nonzero, where X and Y are register ids.
    instr branch_if_diff_nonzero XL, YL, l: label
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> (tmp3_h, tmp3_l) = arith_bb.sub(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
    {
        XXIsZero = 1 - XX * XX_inv,
        XX = (tmp3_h + tmp3_l),
        pc' = (1 - XXIsZero) * l + XXIsZero * (pc + 1)
    }

    // Jump to `l` if (val(X) - val(Y)) == Z, where X and Y are register ids and Z is a number.
    instr branch_if_diff_equal XL, YL, ZH, ZL, l: label
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> (tmp3_h, tmp3_l) = arith_bb.sub(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> (tmp4_h, tmp4_l) = arith_bb.sub(tmp3_h, tmp3_l, ZH, ZL)
    {
        XXIsZero = 1 - XX * XX_inv,
        // TODO is this correct?
        XX = tmp4_h + tmp4_l,
        pc' = XXIsZero * l + (1 - XXIsZero) * (pc + 1)
    }

    // Skips W instructions if val(X) - val(Y) + Z is zero, where X and Y are register ids and Z is a
    // constant offset.
    instr skip_if_equal XL, YL, ZH, ZL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> (tmp3_h, tmp3_l) = arith_bb.sub(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> (tmp4_h, tmp4_l) = arith_bb.add(tmp3_h, tmp3_l, ZH, ZL)
    {
        XXIsZero = 1 - XX * XX_inv,
        XX = tmp4_h + tmp4_l,
        pc' = pc + 1 + (XXIsZero * WL)
    }

    // Branches to `l` if val(X) >= val(Y) <=> not(val(X) < val(Y)).
    instr branch_if_greater_or_equal XL, YL, l: label
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> wrap_bit = arith_bb.cmp(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
    {
        pc' = (1 - wrap_bit) * l + wrap_bit * (pc + 1)
    }

    col witness sign_bit;
    std::utils::force_bool(sign_bit);

    // Branches to `l` if val(X) >= val(Y) <=> not(val(X) < val(Y)).
    instr branch_if_greater_or_equal_signed XL, YL, l: label
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> wrap_bit_3 = arith_bb.cmp(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
    {
        tmp1_h = X_b1 + Y_7bit * 0x100 + wrap_bit * 0x8000,
        tmp2_h = X_b2 + Y_7bit_2 * 0x100 + wrap_bit_2 * 0x8000,

        Y_b5 = (1 - wrap_bit) * (1 - wrap_bit_2),
        Y_b6 = wrap_bit * wrap_bit_2,
        Y_b7 = (1 - wrap_bit) * wrap_bit_2,

        //Y_b8 = wrap_bit * (1 - wrap_bit_2),
        X_b3 = Y_b5 * (1 - wrap_bit_3) +
               Y_b6 * (1 - wrap_bit_3) +
               Y_b7, /* * 1 */
               /* Y_b8 * 0, */

        pc' = X_b3 * l + (1 - X_b3) * (pc + 1)
    }

    // Stores 1 in register W if val(X) >= val(Y) <=> not(val(X) < val(Y)).
    instr is_greater_or_equal XL, YL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> wrap_bit = arith_bb.cmp(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> regs.mstore(WL, STEP + 2, 0, 1 - wrap_bit);

    // Branches to `l` if val(X) >= val(Y) <=> not(val(X) < val(Y)).
    instr is_greater_or_equal_signed XL, YL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> wrap_bit_3 = arith_bb.cmp(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> regs.mstore(WL, STEP + 2, 0, X_b3)
    {
        tmp1_h = X_b1 + Y_7bit * 0x100 + wrap_bit * 0x8000,
        tmp2_h = X_b2 + Y_7bit_2 * 0x100 + wrap_bit_2 * 0x8000,

        Y_b5 = (1 - wrap_bit) * (1 - wrap_bit_2),
        Y_b6 = wrap_bit * wrap_bit_2,
        Y_b7 = (1 - wrap_bit) * wrap_bit_2,

        //Y_b8 = wrap_bit * (1 - wrap_bit_2),
        X_b3 = Y_b5 * (1 - wrap_bit_3) +
               Y_b6 * (1 - wrap_bit_3) +
               Y_b7 /* * 1 */
               /* Y_b8 * 0, */
    }

    // Stores val(X) * Z + W in register Y.
    instr affine XL, YL, ZH, ZL, WH, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        // the mul machine is currently implemented as big endian, should change to match the rest
        link ~> (tmp3_h, tmp3_l, tmp2_h, tmp2_l) = arith_mul.mul(tmp1_h, tmp1_l, ZH, ZL)
        // we ignore tmp3 because that's the high 32 bits of the 64 bits multiplication result
        link ~> (tmp4_h, tmp4_l) = arith_bb.add(tmp2_h, tmp2_l, WH, WL)
        link ~> regs.mstore(YL, STEP + 1, tmp4_h, tmp4_l);

    // ================= wrapping instructions =================

    // Computes V = val(X) + val(Y) + Z, wraps it in 32 bits, and stores the result in register W.
    // Requires 0 <= V < 2**33.
    instr add_wrap XL, YL, ZH, ZL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> (tmp3_h, tmp3_l) = arith_bb.add(tmp2_h, tmp2_l, ZH, ZL)
        link ~> (tmp4_h, tmp4_l) = arith_bb.add(tmp1_h, tmp1_l, tmp3_h, tmp3_l)
        link ~> regs.mstore(WL, STEP + 2, tmp4_h, tmp4_l);

    // Computes V = val(X) - val(Y) + Z, wraps it in 32 bits, and stores the result in register W.
    // Requires -2**32 <= V < 2**32.
    instr sub_wrap_with_offset XL, YL, ZH, ZL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> (tmp3_h, tmp3_l) = arith_bb.sub(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> (tmp4_h, tmp4_l) = arith_bb.add(tmp3_h, tmp3_l, ZH, ZL)
        link ~> regs.mstore(WL, STEP + 2, tmp4_h, tmp4_l);

    // ================= logical instructions =================

    // Stores 1 in register W if the value in register X is zero,
    // otherwise stores 0.
    instr is_equal_zero XL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> regs.mstore(WL, STEP + 2, 0, XXIsZero)
    {
        XXIsZero = 1 - XX * XX_inv,
        XX = (tmp1_h + tmp1_l)
    }

    // Stores 1 in register W if val(X) == val(Y), otherwise stores 0.
    instr is_not_equal XL, YL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP)
        link ~> (tmp3_h, tmp3_l) = arith_bb.sub(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> regs.mstore(WL, STEP + 2, 0, 1 - XXIsZero)
    {
        XXIsZero = 1 - XX * XX_inv,
        XX = (tmp3_h + tmp3_l)
    }

    // ================= submachine instructions =================
"# + &runtime
        .submachines_instructions()
        .into_iter()
        .map(|s| format!("    {s}"))
        .join("\n")
        + r#"
    col witness X_b1;
    col witness X_b2;
    col witness X_b3;
    col witness X_b4;
    link => byte.check(X_b1);
    link => byte.check(X_b2);
    link => byte.check(X_b3);
    link => byte.check(X_b4);
    col witness wrap_bit;
    col witness wrap_bit_2;
    col witness wrap_bit_3;
    std::utils::force_bool(wrap_bit);
    std::utils::force_bool(wrap_bit_2);
    std::utils::force_bool(wrap_bit_3);

    // Sign extends the value in register X and stores it in register Y.
    // Input is a 32 bit unsigned number. We check bit 7 and set all higher bits to that value.
    instr sign_extend_byte XL, YL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> regs.mstore(YL, STEP + 3, tmp3_h, tmp3_l)
    {
        // wrap_bit is used as sign_bit here.
        tmp1_l = Y_7bit + wrap_bit * 0x80 + X_b2 * 0x100,
        tmp3_h = wrap_bit * 0xffff,
        tmp3_l = Y_7bit + wrap_bit * 0xff80
    }

    col witness Y_7bit;
    col witness Y_7bit_2;
    link => bit7.check(Y_7bit);
    link => bit7.check(Y_7bit_2);

    // Sign extends the value in register X and stores it in register Y.
    // Input is a 32 bit unsigned number. We check bit 15 and set all higher bits to that value.
    instr sign_extend_16_bits XL, YL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> regs.mstore(YL, STEP + 3, tmp3_h, tmp3_l)
    {
        Y_15bit = X_b1 + Y_7bit * 0x100,

        // wrap_bit is used as sign_bit here.
        tmp1_l = Y_15bit + wrap_bit * 0x8000,
        tmp3_h = wrap_bit * 0xffff,
        tmp3_l = tmp1_l
    }
    col witness Y_15bit;

    // ======================= assertions =========================

    instr fail 
        link ~> (tmp1_h, tmp1_l) = regs.mload(0, STEP)
    {
      tmp1_h = 1
    }

    col witness Y_b5;
    col witness Y_b6;
    col witness Y_b7;
    col witness Y_b8;
    link => byte.check(Y_b5);
    link => byte.check(Y_b6);
    link => byte.check(Y_b7);
    link => byte.check(Y_b8);

    col witness REM_b1;
    col witness REM_b2;
    col witness REM_b3;
    col witness REM_b4;
    link => byte.check(REM_b1);
    link => byte.check(REM_b2);
    link => byte.check(REM_b3);
    link => byte.check(REM_b4);

    // Computes Q = val(Y) / val(X) and R = val(Y) % val(X) and stores them in registers Z and W.
    instr divremu YL, XL, ZL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(YL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(XL, STEP + 1)
        link if (1 - XXIsZero) ~> (tmp4_h, tmp4_l, tmp3_h, tmp3_l) = arith_mul.div(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link if (1 - XXIsZero) ~> wrap_bit = arith_bb.cmp(tmp3_h, tmp3_l, tmp2_h, tmp2_l)
        link if (1 - XXIsZero) ~> wrap_bit_2 = arith_bb.cmp(tmp3_h, tmp3_l, 0, 0)
        link ~> regs.mstore(ZL, STEP + 2, tmp6_h, tmp6_l)
        link ~> regs.mstore(WL, STEP + 3, tmp5_h, tmp5_l)
    {
        XXIsZero = 1 - XX * XX_inv,
        XX = tmp2_h + tmp2_l,

        // if X is zero, remainder is set to dividend, as per RISC-V specification:
        XXIsZero * tmp1_h + (1 - XXIsZero) * tmp3_h = tmp5_h,
        XXIsZero * tmp1_l + (1 - XXIsZero) * tmp3_l = tmp5_l,

        // remainder >= 0:
        (1 - XXIsZero) * wrap_bit_2 = 0, 

        // remainder < divisor, conditioned to val(X) not being 0:
        (1 - XXIsZero) * (wrap_bit - 1) = 0,

        // in case X is zero, we set quotient according to RISC-V specification
        XXIsZero * 0xffff + (1 - XXIsZero) * tmp4_h = tmp6_h,
        XXIsZero * 0xffff + (1 - XXIsZero) * tmp4_l = tmp6_l
    }
"# + mul_instruction
}

fn mul_instruction<T: FieldElement>(runtime: &Runtime) -> &'static str {
    match T::known_field().expect("Unknown field!") {
        KnownField::Bn254Field => {
            // The BN254 field can fit any 64-bit number, so we can naively de-compose
            // Z * W into 8 bytes and put them together to get the upper and lower word.
            r#"
    // Computes V = val(X) * val(Y) and
    // stores the lower 32 bits in register Z and the upper 32 bits in register W.
    instr mul X, Y, Z, W
        link ~> tmp1_col = regs.mload(X, STEP)
        link ~> tmp2_col = regs.mload(Y, STEP + 1)
        link ~> regs.mstore(Z, STEP + 2, tmp3_col)
        link ~> regs.mstore(W, STEP + 3, tmp4_col)
    {
        tmp1_col * tmp2_col = tmp3_col + tmp4_col * 2**32,
        tmp3_col = X_b1 + X_b2 * 0x100 + X_b3 * 0x10000 + X_b4 * 0x1000000,
        tmp4_col = Y_b5 + Y_b6 * 0x100 + Y_b7 * 0x10000 + Y_b8 * 0x1000000
    }
"#
        }
        KnownField::GoldilocksField => {
            assert!(
                runtime.has_submachine("split_gl"),
                "RISC-V machine with the goldilocks field requires the `split_gl` submachine"
            );
            // The Goldilocks field cannot fit some 64-bit numbers, so we have to use
            // the split machine. Note that it can fit a product of two 32-bit numbers.
            r#"
    // Computes V = val(X) * val(Y) and
    // stores the lower 32 bits in register Z and the upper 32 bits in register W.
    instr mul X, Y, Z, W
        link ~> tmp1_col = regs.mload(X, STEP)
        link ~> tmp2_col = regs.mload(Y, STEP + 1)
        link ~> (tmp3_col, tmp4_col) = split_gl.split(tmp1_col * tmp2_col)
        link ~> regs.mstore(Z, STEP + 2, tmp3_col)
        link ~> regs.mstore(W, STEP + 3, tmp4_col);
"#
        }
        KnownField::BabyBearField | KnownField::Mersenne31Field => {
            r#"
    // Computes V = val(X) * val(Y) and
    // stores the lower 32 bits in register Z and the upper 32 bits in register W.
    instr mul XL, YL, ZL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> (tmp4_h, tmp4_l, tmp3_h, tmp3_l) = arith_mul.mul(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> regs.mstore(ZL, STEP + 2, tmp3_h, tmp3_l)
        link ~> regs.mstore(WL, STEP + 3, tmp4_h, tmp4_l);
"#
        }
    }
}

fn memory(with_bootloader: bool) -> String {
    let memory_machine = if with_bootloader {
        r#"
    std::machines::memory_with_bootloader_write::MemoryWithBootloaderWrite memory(byte2);

    // Stores val(W) at address (V = val(X) - val(Z) + Y) % 2**32.
    // V can be between 0 and 2**33.
    instr mstore_bootloader X, Z, Y, W
        link ~> tmp1_col = regs.mload(X, STEP)
        link ~> tmp2_col = regs.mload(Z, STEP + 1)
        link ~> tmp3_col = regs.mload(W, STEP + 2)
        link ~> memory.mstore_bootloader(X_b1 + X_b2 * 0x100 + X_b3 * 0x10000 + X_b4 * 0x1000000, STEP + 3, tmp3_col)
    {
        tmp1_col - tmp2_col + Y = (X_b1 + X_b2 * 0x100 + X_b3 * 0x10000 + X_b4 * 0x1000000) + wrap_bit * 2**32
    }
"#
    } else {
        r#"
    std::machines::memory_bb::Memory memory(byte2);
"#
    };

    memory_machine.to_string()
        + r#"

    // Increased by 4 in each step, because we do up to 4 register memory accesses per step
    col fixed STEP(i) { 4 * i };

    // ============== memory instructions ==============

    /// Loads one word from an address V = val(X) + Y, where V can be between 0 and 2**33 (sic!),
    /// wraps the address to 32 bits and rounds it down to the next multiple of 4.
    /// Writes the loaded word and the remainder of the division by 4 to registers Z and W,
    /// respectively.
    instr mload XL, YH, YL, ZL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)

        link ~> (tmp2_h, tmp2_l) = arith_bb.add(tmp1_h, tmp1_l, YH, YL)

        link ~> (tmp3_h, tmp3_l) = memory.mload(tmp2_h * 2**16 + X_b2 * 0x100 + X_b1 * 4, STEP + 1)
        link ~> regs.mstore(ZL, STEP + 2, tmp3_h, tmp3_l)
        link ~> regs.mstore(WL, STEP + 3, 0, tmp4_l)
        link => bit2.check(tmp4_l)
        link => bit6.check(X_b1)
    {
        tmp2_l = X_b2 * 0x100 + X_b1 * 4 + tmp4_l
    }

    // Stores val(W) at address (V = val(X) - val(Y) + Z) % 2**32.
    // V can be between 0 and 2**33.
    // V should be a multiple of 4, but this instruction does not enforce it.
    instr mstore XL, YL, ZH, ZL, WL
        link ~> (tmp1_h, tmp1_l) = regs.mload(XL, STEP)
        link ~> (tmp2_h, tmp2_l) = regs.mload(YL, STEP + 1)
        link ~> (tmp3_h, tmp3_l) = regs.mload(WL, STEP + 2)

        link ~> (tmp4_h, tmp4_l) = arith_bb.sub(tmp1_h, tmp1_l, tmp2_h, tmp2_l)
        link ~> (tmp5_h, tmp5_l) = arith_bb.add(tmp4_h, tmp4_l, ZH, ZL)

        link ~> memory.mstore(tmp5_h * 2**16 + tmp5_l, STEP + 3, tmp3_h, tmp3_l);

"#
}

pub trait InstructionArgs {
    type Error: fmt::Display;

    fn l(&self) -> Result<impl AsRef<str>, Self::Error>;
    fn r(&self) -> Result<Register, Self::Error>;
    fn rri(&self) -> Result<(Register, Register, u32), Self::Error>;
    /// Returns the usual rd, rs1, rs2
    fn rrr(&self) -> Result<(Register, Register, Register), Self::Error>;
    /// Special case used in amo* instructions, returning rd, rs2, rs1
    fn rrr2(&self) -> Result<(Register, Register, Register), Self::Error>;
    fn ri(&self) -> Result<(Register, u32), Self::Error>;
    fn rr(&self) -> Result<(Register, Register), Self::Error>;
    fn rrl(&self) -> Result<(Register, Register, impl AsRef<str>), Self::Error>;
    fn rl(&self) -> Result<(Register, impl AsRef<str>), Self::Error>;
    fn rro(&self) -> Result<(Register, Register, u32), Self::Error>;
    fn empty(&self) -> Result<(), Self::Error>;
}

fn only_if_no_write_to_zero(reg: Register, statement: String) -> Vec<String> {
    only_if_no_write_to_zero_vec(reg, vec![statement])
}

fn only_if_no_write_to_zero_vec(reg: Register, statements: Vec<String>) -> Vec<String> {
    if reg.is_zero() {
        vec![]
    } else {
        statements
    }
}

/// Push register into the stack

pub fn push_register(name: &str) -> Vec<String> {
    assert!(name.starts_with('x'), "Only x registers are supported");
    let reg = Register::from(name);
    vec![
        // x2 + x0 - 4 => x2
        format!("add_wrap 2, 0, 0xffff, 0xfffc, 2;",),
        format!("mstore 2, 0, 0, 0, {};", reg.addr()),
    ]
}

/// Pop register from the stack
pub fn pop_register(name: &str) -> Vec<String> {
    assert!(name.starts_with('x'), "Only x registers are supported");
    let reg = Register::from(name);
    vec![
        format!(
            "mload 2, 0, 0, {}, {};",
            reg.addr(),
            Register::from("tmp1").addr()
        ),
        "add_wrap 2, 0, 0, 4, 2;".to_string(),
    ]
}

fn u32_high(x: u32) -> u16 {
    (x >> 16) as u16
}

fn u32_low(x: u32) -> u16 {
    (x & 0xffff) as u16
}

fn i32_high(x: i32) -> u16 {
    (x >> 16) as u16
}

fn i32_low(x: i32) -> u16 {
    (x & 0xffff) as u16
}

fn process_instruction<A: InstructionArgs>(instr: &str, args: A) -> Result<Vec<String>, A::Error> {
    let tmp1 = Register::from("tmp1");
    let tmp2 = Register::from("tmp2");
    let tmp3 = Register::from("tmp3");
    let tmp4 = Register::from("tmp4");
    let lr_sc_reservation = Register::from("lr_sc_reservation");
    let statements = match instr {
        // load/store registers
        "li" | "la" => {
            // The difference between "li" and "la" in RISC-V is that the former
            // is for loading values as is, and the later is for loading PC
            // relative values. But since we work on a higher abstraction level,
            // for us they are the same thing.
            if let Ok((rd, label)) = args.rl() {
                let label = escape_label(label.as_ref());
                only_if_no_write_to_zero(rd, format!("load_label {}, {label};", rd.addr()))
            } else {
                let (rd, imm) = args.ri()?;
                only_if_no_write_to_zero(
                    rd,
                    format!(
                        "set_reg {}, {}, {};",
                        rd.addr(),
                        u32_high(imm),
                        u32_low(imm)
                    ),
                )
            }
        }
        // TODO check if it is OK to clear the lower order bits
        "lui" => {
            let (rd, imm) = args.ri()?;
            let imm = imm << 12;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "set_reg {}, {}, {};",
                    rd.addr(),
                    u32_high(imm),
                    u32_low(imm)
                ),
            )
        }
        "mv" => {
            let (rd, rs) = args.rr()?;
            only_if_no_write_to_zero(
                rd,
                format!("affine {}, {}, 0, 1, 0, 0;", rs.addr(), rd.addr()),
            )
        }

        // Arithmetic
        "add" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "add_wrap {}, {}, 0, {}, {};",
                    r1.addr(),
                    r2.addr(),
                    0,
                    rd.addr()
                ),
            )
        }
        "addi" => {
            let (rd, rs, imm) = args.rri()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "add_wrap {}, 0, {}, {}, {};",
                    rs.addr(),
                    u32_high(imm),
                    u32_low(imm),
                    rd.addr()
                ),
            )
        }
        "sub" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "sub_wrap_with_offset {}, {}, 0, 0, {};",
                    r1.addr(),
                    r2.addr(),
                    rd.addr()
                ),
            )
        }
        "neg" => {
            let (rd, r1) = args.rr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "sub_wrap_with_offset 0, {}, 0, 0, {};",
                    r1.addr(),
                    rd.addr()
                ),
            )
        }
        "mul" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "mul {}, {}, {}, {};",
                    r1.addr(),
                    r2.addr(),
                    rd.addr(),
                    tmp1.addr()
                ),
            )
        }
        "mulhu" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "mul {}, {}, {}, {};",
                    r1.addr(),
                    r2.addr(),
                    tmp1.addr(),
                    rd.addr(),
                ),
            )
        }
        "mulh" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    //format!("to_signed {}, {};", r1.addr(), tmp1.addr()),
                    format!("affine {}, {}, 0, 1, 0, 0;", r1.addr(), tmp1.addr()),
                    //format!("to_signed {}, {};", r2.addr(), tmp2.addr()),
                    format!("affine {}, {}, 0, 1, 0, 0;", r2.addr(), tmp2.addr()),
                    // tmp3 is 1 if tmp1 is non-negative
                    format!(
                        "is_greater_or_equal_signed {}, 0, {};",
                        tmp1.addr(),
                        tmp3.addr()
                    ),
                    // tmp4 is 1 if tmp2 is non-negative
                    format!(
                        "is_greater_or_equal_signed {}, 0, {};",
                        tmp2.addr(),
                        tmp4.addr()
                    ),
                    // If tmp1 is negative, convert to positive
                    format!("skip_if_equal 0, {}, 0, 1, 1;", tmp3.addr()),
                    format!(
                        "affine {}, {}, {}, {}, 0, 0;",
                        tmp1.addr(),
                        tmp1.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                    // If tmp2 is negative, convert to positive
                    format!("skip_if_equal 0, {}, 0, 1, 1;", tmp4.addr()),
                    format!(
                        "affine {}, {}, {}, {}, 0, 0;",
                        tmp2.addr(),
                        tmp2.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                    format!(
                        "mul {}, {}, {}, {};",
                        tmp1.addr(),
                        tmp2.addr(),
                        tmp1.addr(),
                        rd.addr()
                    ),
                    // Determine the sign of the result based on the signs of tmp1 and tmp2
                    format!(
                        "is_not_equal {}, {}, {};",
                        tmp3.addr(),
                        tmp4.addr(),
                        tmp3.addr()
                    ),
                    // If the result should be negative, convert back to negative
                    format!("skip_if_equal {}, 0, 0, 0, 2;", tmp3.addr()),
                    format!("is_equal_zero {}, {};", tmp1.addr(), tmp1.addr()),
                    format!(
                        "sub_wrap_with_offset {}, {}, {}, {}, {};",
                        tmp1.addr(),
                        rd.addr(),
                        i32_high(-1),
                        i32_low(-1),
                        rd.addr()
                    ),
                ],
            )
        }
        "mulhsu" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    //format!("to_signed {}, {};", r1.addr(), tmp1.addr()),
                    format!("affine {}, {}, 0, 1, 0, 0;", r1.addr(), tmp1.addr()),
                    // tmp2 is 1 if tmp1 is non-negative
                    format!(
                        "is_greater_or_equal_signed {}, 0, {};",
                        tmp1.addr(),
                        tmp2.addr()
                    ),
                    // If negative, convert to positive
                    format!("skip_if_equal 0, {}, 0, 1, 1;", tmp2.addr()),
                    format!(
                        "affine {}, {}, {}, {}, 0, 0;",
                        tmp1.addr(),
                        tmp1.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                    format!(
                        "mul {}, {}, {}, {};",
                        tmp1.addr(),
                        r2.addr(),
                        tmp1.addr(),
                        rd.addr()
                    ),
                    // If was negative before, convert back to negative
                    format!("skip_if_equal 0, {}, 0, 1, 2;", tmp2.addr()),
                    format!("is_equal_zero {}, {};", tmp1.addr(), tmp1.addr()),
                    // If the lower bits are zero, return the two's complement,
                    // otherwise return one's complement.
                    format!(
                        "sub_wrap_with_offset {}, {}, {}, {}, {};",
                        tmp1.addr(),
                        rd.addr(),
                        i32_high(-1),
                        i32_low(-1),
                        rd.addr()
                    ),
                ],
            )
        }
        "divu" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "divremu {}, {}, {}, {};",
                    r1.addr(),
                    r2.addr(),
                    rd.addr(),
                    tmp1.addr()
                ),
            )
        }
        "remu" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "divremu {}, {}, {}, {};",
                    r1.addr(),
                    r2.addr(),
                    tmp1.addr(),
                    rd.addr()
                ),
            )
        }

        // bitwise
        "xor" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!("xor {}, {}, 0, 0, {};", r1.addr(), r2.addr(), rd.addr()),
            )
        }
        "xori" => {
            let (rd, r1, imm) = args.rri()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "xor {}, 0, {}, {}, {};",
                    r1.addr(),
                    u32_high(imm),
                    u32_low(imm),
                    rd.addr()
                ),
            )
        }
        "and" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!("and {}, {}, 0, 0, {};", r1.addr(), r2.addr(), rd.addr()),
            )
        }
        "andi" => {
            let (rd, r1, imm) = args.rri()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "and {}, 0, {}, {}, {};",
                    r1.addr(),
                    u32_high(imm),
                    u32_low(imm),
                    rd.addr()
                ),
            )
        }
        "or" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero(
                rd,
                format!("or {}, {}, 0, 0, {};", r1.addr(), r2.addr(), rd.addr()),
            )
        }
        "ori" => {
            let (rd, r1, imm) = args.rri()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "or {}, 0, {}, {}, {};",
                    r1.addr(),
                    u32_high(imm),
                    u32_low(imm),
                    rd.addr()
                ),
            )
        }
        "not" => {
            let (rd, rs) = args.rr()?;
            only_if_no_write_to_zero(
                rd,
                format!(
                    "sub_wrap_with_offset 0, {}, {}, {}, {};",
                    rs.addr(),
                    i32_high(-1),
                    i32_low(-1),
                    rd.addr()
                ),
            )
        }

        // shift
        "slli" => {
            let (rd, rs, amount) = args.rri()?;
            assert!(amount <= 31);
            only_if_no_write_to_zero_vec(
                rd,
                vec![format!("shl {}, 0, 0, {amount}, {};", rs.addr(), rd.addr())],
            )
        }
        "sll" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!("and {}, 0, 0, 0x1f, {};", r2.addr(), tmp1.addr()),
                    format!("shl {}, {}, 0, 0, {};", r1.addr(), tmp1.addr(), rd.addr()),
                ],
            )
        }
        "srli" => {
            // logical shift right
            let (rd, rs, amount) = args.rri()?;
            assert!(amount <= 31);
            only_if_no_write_to_zero(
                rd,
                format!("shr {}, 0, 0, {amount}, {};", rs.addr(), rd.addr()),
            )
        }
        "srl" => {
            // logical shift right
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!("and {}, 0, 0, 0x1f, {};", r2.addr(), tmp1.addr()),
                    format!("shr {}, {}, 0, 0, {};", r1.addr(), tmp1.addr(), rd.addr()),
                ],
            )
        }
        "srai" => {
            // arithmetic shift right
            // TODO see if we can implement this directly with a machine.
            // Now we are using the equivalence
            // a >>> b = (a >= 0 ? a >> b : ~(~a >> b))
            let (rd, rs, amount) = args.rri()?;
            assert!(amount <= 31);
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    //format!("to_signed {}, {};", rs.addr(), tmp1.addr()),
                    format!("affine {}, {}, 0, 1, 0, 0;", rs.addr(), tmp1.addr()),
                    format!(
                        "is_greater_or_equal_signed {}, 0, {};",
                        tmp1.addr(),
                        tmp1.addr()
                    ),
                    format!(
                        "affine {}, {}, {}, {}, 0, 1;",
                        tmp1.addr(),
                        tmp1.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                    format!(
                        "affine {}, {}, 0xffff, 0xffff, 0, 0;",
                        tmp1.addr(),
                        tmp1.addr()
                    ),
                    // Here, tmp1 is the full bit mask if rs is negative
                    // and zero otherwise.
                    format!("xor {}, {}, 0, 0, {};", tmp1.addr(), rs.addr(), rd.addr()),
                    format!("shr {}, 0, 0, {amount}, {};", rd.addr(), rd.addr()),
                    format!("xor {}, {}, 0, 0, {};", tmp1.addr(), rd.addr(), rd.addr()),
                ],
            )
        }

        // comparison
        "seqz" => {
            let (rd, rs) = args.rr()?;
            only_if_no_write_to_zero(rd, format!("is_equal_zero {}, {};", rs.addr(), rd.addr()))
        }
        "snez" => {
            let (rd, rs) = args.rr()?;
            only_if_no_write_to_zero(rd, format!("is_not_equal {}, 0, {};", rs.addr(), rd.addr()))
        }
        "slti" => {
            let (rd, rs, imm) = args.rri()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    //format!("to_signed {}, {};", rs.addr(), tmp1.addr()),
                    format!(
                        "set_reg {}, {}, {};",
                        tmp1.addr(),
                        u32_high(imm),
                        u32_low(imm)
                    ),
                    format!(
                        "is_greater_or_equal_signed {}, {}, {};",
                        rs.addr(),
                        tmp1.addr(),
                        rd.addr()
                    ),
                    format!(
                        "affine {}, {}, {}, {}, 0, 1;",
                        rd.addr(),
                        rd.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                ],
            )
        }
        "slt" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    //format!("to_signed {}, {};", r1.addr(), tmp1.addr()),
                    //format!("to_signed {}, {};", r2.addr(), tmp2.addr()),
                    format!(
                        "is_greater_or_equal_signed {}, {}, {};",
                        r1.addr(),
                        r2.addr(),
                        rd.addr()
                    ),
                    format!(
                        "affine {}, {}, {}, {}, 0, 1;",
                        rd.addr(),
                        rd.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                ],
            )
        }
        "sltiu" => {
            let (rd, rs, imm) = args.rri()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!(
                        "set_reg {}, {}, {};",
                        tmp1.addr(),
                        u32_high(imm),
                        u32_low(imm)
                    ),
                    format!(
                        "is_greater_or_equal {}, {}, {};",
                        rs.addr(),
                        tmp1.addr(),
                        rd.addr()
                    ),
                    format!(
                        "affine {}, {}, {}, {}, 0, 1;",
                        rd.addr(),
                        rd.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                ],
            )
        }
        "sltu" => {
            let (rd, r1, r2) = args.rrr()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!(
                        "is_greater_or_equal {}, {}, {};",
                        r1.addr(),
                        r2.addr(),
                        rd.addr()
                    ),
                    format!(
                        "affine {}, {}, {}, {}, 0, 1;",
                        rd.addr(),
                        rd.addr(),
                        i32_high(-1),
                        i32_low(-1)
                    ),
                ],
            )
        }
        "sgtz" => {
            let (rd, rs) = args.rr()?;

            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!("set_reg {}, 0, 1;", tmp1.addr(),),
                    format!(
                        "is_greater_or_equal_signed {}, {}, {};",
                        rs.addr(),
                        tmp1.addr(),
                        rd.addr()
                    ),
                ],
            )
        }

        // branching
        "beq" => {
            let (r1, r2, label) = args.rrl()?;
            let label = escape_label(label.as_ref());
            vec![format!(
                "branch_if_diff_equal {}, {}, 0, 0, {label};",
                r1.addr(),
                r2.addr()
            )]
        }
        "beqz" => {
            let (r1, label) = args.rl()?;
            let label = escape_label(label.as_ref());
            vec![format!(
                "branch_if_diff_equal {}, 0, 0, 0, {label};",
                r1.addr()
            )]
        }
        "bgeu" => {
            let (r1, r2, label) = args.rrl()?;
            let label = escape_label(label.as_ref());
            // TODO does this fulfill the input requirements for branch_if_greater_or_equal?
            vec![format!(
                "branch_if_greater_or_equal {}, {}, {label};",
                r1.addr(),
                r2.addr(),
            )]
        }
        "bgez" => {
            let (r1, label) = args.rl()?;
            let label = escape_label(label.as_ref());
            vec![format!(
                "branch_if_greater_or_equal_signed {}, 0, {label};",
                r1.addr(),
            )]
        }
        "bltu" => {
            let (r1, r2, label) = args.rrl()?;
            let label = escape_label(label.as_ref());
            vec![
                format!(
                    "is_greater_or_equal {}, {}, {};",
                    r1.addr(),
                    r2.addr(),
                    tmp1.addr()
                ),
                format!("branch_if_diff_equal {}, 0, 0, 0, {label};", tmp1.addr()),
            ]
        }
        "blt" => {
            let (r1, r2, label) = args.rrl()?;
            let label = escape_label(label.as_ref());

            // Branch if r1 < r2 (signed).
            // TODO does this fulfill the input requirements for branch_if_greater_or_equal?
            vec![
                format!(
                    "is_greater_or_equal_signed {}, {}, {};",
                    r1.addr(),
                    r2.addr(),
                    tmp1.addr()
                ),
                format!("branch_if_diff_equal {}, 0, 0, 0, {label};", tmp1.addr()),
            ]
        }
        "bge" => {
            let (r1, r2, label) = args.rrl()?;
            let label = escape_label(label.as_ref());
            // Branch if r1 >= r2 (signed).
            // TODO does this fulfill the input requirements for branch_if_greater_or_equal?
            vec![format!(
                "branch_if_greater_or_equal_signed {}, {}, {label};",
                r1.addr(),
                r2.addr(),
            )]
        }
        "bltz" => {
            // branch if 2**31 <= r1 < 2**32
            let (r1, label) = args.rl()?;
            let label = escape_label(label.as_ref());
            vec![
                format!(
                    "is_greater_or_equal_signed {}, 0, {};",
                    r1.addr(),
                    tmp1.addr()
                ),
                format!("branch_if_diff_equal {}, 0, 0, 0, {label};", tmp1.addr()),
            ]
        }
        "blez" => {
            // branch less or equal zero
            let (r1, label) = args.rl()?;
            let label = escape_label(label.as_ref());
            vec![format!(
                "branch_if_greater_or_equal_signed 0, {}, {label};",
                r1.addr(),
            )]
        }
        "bgtz" => {
            // branch if 0 < r1 < 2**31
            let (r1, label) = args.rl()?;
            let label = escape_label(label.as_ref());
            vec![
                format!("affine 0, {}, 0, 0, 0, 1;", tmp1.addr()),
                format!(
                    "branch_if_greater_or_equal_signed {}, {}, {label};",
                    r1.addr(),
                    tmp1.addr()
                ),
            ]
        }
        "bne" => {
            let (r1, r2, label) = args.rrl()?;
            let label = escape_label(label.as_ref());
            vec![format!(
                "branch_if_diff_nonzero {}, {}, {label};",
                r1.addr(),
                r2.addr()
            )]
        }
        "bnez" => {
            let (r1, label) = args.rl()?;
            let label = escape_label(label.as_ref());
            vec![format!("branch_if_diff_nonzero {}, 0, {label};", r1.addr())]
        }

        // jump and call
        "j" | "tail" => {
            let label = args.l()?;
            let label = escape_label(label.as_ref());
            vec![format!("jump {label}, {};", tmp1.addr(),)]
        }
        "jr" => {
            let rs = args.r()?;
            vec![format!("jump_dyn {}, {};", rs.addr(), tmp1.addr())]
        }
        "jal" => {
            if let Ok(label) = args.l() {
                let label = escape_label(label.as_ref());
                vec![format!("jump {label}, 1;")]
            } else {
                let (rd, label) = args.rl()?;
                let label = escape_label(label.as_ref());
                if rd.is_zero() {
                    vec![format!("jump {label}, {};", tmp1.addr())]
                } else {
                    vec![format!("jump {label}, {};", rd.addr())]
                }
            }
        }
        "jalr" => {
            if let Ok(rs) = args.r() {
                vec![format!("jump_dyn {}, 1;", rs.addr())]
            } else {
                let (rd, rs, off) = args.rro()?;
                assert_eq!(off, 0, "jalr with non-zero offset is not supported");
                if rd.is_zero() {
                    vec![format!("jump_dyn {}, {};", rs.addr(), tmp1.addr())]
                } else {
                    vec![format!("jump_dyn {}, {};", rs.addr(), rd.addr())]
                }
            }
        }
        "call" => {
            let label = args.l()?;
            let label = escape_label(label.as_ref());
            vec![format!("jump {label}, 1;")]
        }
        "ecall" => {
            args.empty()?;
            // save ra/x1
            push_register("x1")
                .into_iter()
                // jump to to handler
                .chain(["jump __ecall_handler, 1;".to_string()])
                // restore ra/x1
                .chain(pop_register("x1"))
                .collect()
        }
        "ebreak" => {
            args.empty()?;
            // we don't use ebreak for anything, ignore
            vec![]
        }
        "ret" => {
            args.empty()?;
            vec![format!("jump_dyn 1, {};", tmp1.addr())]
        }

        // memory access
        "lw" => {
            let (rd, rs, off) = args.rro()?;
            // TODO we need to consider misaligned loads / stores
            only_if_no_write_to_zero(
                rd,
                format!(
                    "mload {}, {}, {}, {}, {};",
                    rs.addr(),
                    u32_high(off),
                    u32_low(off),
                    rd.addr(),
                    tmp1.addr()
                ),
            )
        }
        "lb" => {
            // load byte and sign-extend. the memory is little-endian.
            let (rd, rs, off) = args.rro()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!(
                        "mload {}, {}, {}, {}, {};",
                        rs.addr(),
                        u32_high(off),
                        u32_low(off),
                        tmp1.addr(),
                        tmp2.addr()
                    ),
                    format!("affine {}, {}, 0, 8, 0, 0;", tmp2.addr(), tmp2.addr()),
                    format!(
                        "shr {}, {}, 0, 0, {};",
                        tmp1.addr(),
                        tmp2.addr(),
                        tmp1.addr()
                    ),
                    format!("sign_extend_byte {}, {};", tmp1.addr(), rd.addr()),
                ],
            )
        }
        "lbu" => {
            // load byte and zero-extend. the memory is little-endian.
            let (rd, rs, off) = args.rro()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!(
                        "mload {}, {}, {}, {}, {};",
                        rs.addr(),
                        u32_high(off),
                        u32_low(off),
                        tmp1.addr(),
                        tmp2.addr()
                    ),
                    format!("affine {}, {}, 0, 8, 0, 0;", tmp2.addr(), tmp2.addr()),
                    format!(
                        "shr {}, {}, 0, 0, {};",
                        tmp1.addr(),
                        tmp2.addr(),
                        tmp1.addr()
                    ),
                    format!("and {}, 0, 0, 0xff, {};", tmp1.addr(), rd.addr()),
                ],
            )
        }
        "lh" => {
            // Load two bytes and sign-extend.
            // Assumes the address is a multiple of two.
            let (rd, rs, off) = args.rro()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!(
                        "mload {}, {}, {}, {}, {};",
                        rs.addr(),
                        u32_high(off),
                        u32_low(off),
                        tmp1.addr(),
                        tmp2.addr()
                    ),
                    format!("affine {}, {}, 0, 8, 0, 0;", tmp2.addr(), tmp2.addr()),
                    format!(
                        "shr {}, {}, 0, 0, {};",
                        tmp1.addr(),
                        tmp2.addr(),
                        tmp1.addr()
                    ),
                    format!("sign_extend_16_bits {}, {};", tmp1.addr(), rd.addr()),
                ],
            )
        }
        "lhu" => {
            // Load two bytes and zero-extend.
            // Assumes the address is a multiple of two.
            let (rd, rs, off) = args.rro()?;
            only_if_no_write_to_zero_vec(
                rd,
                vec![
                    format!(
                        "mload {}, {}, {}, {}, {};",
                        rs.addr(),
                        u32_high(off),
                        u32_low(off),
                        tmp1.addr(),
                        tmp2.addr()
                    ),
                    format!("affine {}, {}, 0, 8, 0, 0;", tmp2.addr(), tmp2.addr()),
                    format!(
                        "shr {}, {}, 0, 0, {};",
                        tmp1.addr(),
                        tmp2.addr(),
                        tmp1.addr()
                    ),
                    format!("and {}, 0, 0, 0x0000ffff, {};", tmp1.addr(), rd.addr()),
                ],
            )
        }
        "sw" => {
            let (r2, r1, off) = args.rro()?;
            vec![format!(
                "mstore {}, 0, {}, {}, {};",
                r1.addr(),
                u32_high(off),
                u32_low(off),
                r2.addr()
            )]
        }
        "sh" => {
            // store half word (two bytes)
            // TODO this code assumes it is at least aligned on
            // a two-byte boundary

            let (r2, r1, off) = args.rro()?;
            vec![
                format!(
                    "mload {}, {}, {}, {}, {};",
                    r1.addr(),
                    u32_high(off),
                    u32_low(off),
                    tmp1.addr(),
                    tmp2.addr()
                ),
                format!("set_reg {}, 0, 0xffff;", tmp3.addr()),
                format!("affine {}, {}, 0, 8, 0, 0;", tmp2.addr(), tmp4.addr()),
                format!(
                    "shl {}, {}, 0, 0, {};",
                    tmp3.addr(),
                    tmp4.addr(),
                    tmp3.addr()
                ),
                format!("xor {}, 0, 0xffff, 0xffff, {};", tmp3.addr(), tmp3.addr()),
                format!(
                    "and {}, {}, 0, 0, {};",
                    tmp1.addr(),
                    tmp3.addr(),
                    tmp1.addr()
                ),
                format!("and {}, 0, 0, 0xffff, {};", r2.addr(), tmp3.addr()),
                format!(
                    "shl {}, {}, 0, 0, {};",
                    tmp3.addr(),
                    tmp4.addr(),
                    tmp3.addr()
                ),
                format!(
                    "or {}, {}, 0, 0, {};",
                    tmp1.addr(),
                    tmp3.addr(),
                    tmp1.addr()
                ),
                format!(
                    "mstore {}, {}, {}, {}, {};",
                    r1.addr(),
                    tmp2.addr(),
                    u32_high(off),
                    u32_low(off),
                    tmp1.addr()
                ),
            ]
        }
        "sb" => {
            // store byte
            let (r2, r1, off) = args.rro()?;
            vec![
                format!(
                    "mload {}, {}, {}, {}, {};",
                    r1.addr(),
                    u32_high(off),
                    u32_low(off),
                    tmp1.addr(),
                    tmp2.addr()
                ),
                format!("set_reg {}, 0, 0xff;", tmp3.addr()),
                format!("affine {}, {}, 0, 8, 0, 0;", tmp2.addr(), tmp4.addr()),
                format!(
                    "shl {}, {}, 0, 0, {};",
                    tmp3.addr(),
                    tmp4.addr(),
                    tmp3.addr()
                ),
                format!("xor {}, 0, 0xffff, 0xffff, {};", tmp3.addr(), tmp3.addr()),
                format!(
                    "and {}, {}, 0, 0, {};",
                    tmp1.addr(),
                    tmp3.addr(),
                    tmp1.addr()
                ),
                format!("and {}, 0, 0, 0xff, {};", r2.addr(), tmp3.addr()),
                format!(
                    "shl {}, {}, 0, 0, {};",
                    tmp3.addr(),
                    tmp4.addr(),
                    tmp3.addr()
                ),
                format!(
                    "or {}, {}, 0, 0, {};",
                    tmp1.addr(),
                    tmp3.addr(),
                    tmp1.addr()
                ),
                format!(
                    "mstore {}, {}, {}, {}, {};",
                    r1.addr(),
                    tmp2.addr(),
                    u32_high(off),
                    u32_low(off),
                    tmp1.addr()
                ),
            ]
        }
        "fence" | "nop" => vec![],
        "unimp" => vec!["fail;".to_string()],

        // atomic instructions
        insn if insn.starts_with("amoadd.w") => {
            let (rd, rs2, rs1) = args.rrr2()?;

            [
                vec![
                    format!(
                        "mload {}, 0, 0, {}, {};",
                        rs1.addr(),
                        tmp1.addr(),
                        tmp2.addr()
                    ),
                    format!(
                        "add_wrap {}, {}, 0, 0, {};",
                        tmp1.addr(),
                        rs2.addr(),
                        tmp2.addr()
                    ),
                    format!("mstore {}, 0, 0, 0, {};", rs1.addr(), tmp2.addr()),
                ],
                only_if_no_write_to_zero(
                    rd,
                    format!("affine {}, {}, 0, 1, 0, 0;", tmp1.addr(), rd.addr()),
                ),
            ]
            .concat()
        }

        insn if insn.starts_with("lr.w") => {
            // Very similar to "lw":
            let (rd, rs) = args.rr()?;
            // TODO misaligned access should raise misaligned address exceptions
            [
                only_if_no_write_to_zero_vec(
                    rd,
                    vec![format!(
                        "mload {}, 0, 0, {}, {};",
                        rs.addr(),
                        rd.addr(),
                        tmp1.addr()
                    )],
                ),
                vec![format!("set_reg {}, 0, 1;", lr_sc_reservation.addr())],
            ]
            .concat()
        }

        insn if insn.starts_with("sc.w") => {
            // Some overlap with "sw", but also writes 0 to rd on success
            let (rd, rs2, rs1) = args.rrr2()?;
            // TODO: misaligned access should raise misaligned address exceptions
            [
                format!("skip_if_equal {}, 0, 0, 0, 1;", lr_sc_reservation.addr()),
                format!("mstore {}, 0, 0, 0, {};", rs1.addr(), rs2.addr()),
            ]
            .into_iter()
            .chain(only_if_no_write_to_zero_vec(
                rd,
                vec![format!(
                    "affine {}, {}, {}, {}, 0, 1;",
                    lr_sc_reservation.addr(),
                    rd.addr(),
                    i32_high(-1),
                    i32_low(-1)
                )],
            ))
            .chain([format!("set_reg {}, 0, 0;", lr_sc_reservation.addr())])
            .collect()
        }

        _ => {
            panic!("Unknown instruction: {instr}");
        }
    };
    for s in &statements {
        log::debug!("          {s}");
    }
    Ok(statements)
}
