set ::env(PROJECT_NAME) 8bit_vedic_multiplier
set ::env(DESIGN_TOP) vedic8x8
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/8bit_vedic_multiplier/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/8bit_vedic_multiplier/rtl/vedic8x8.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
