
# VHD util

## Code style

 - `i_` / `_id` - entity/component instance
 - `g_` - generate statement
 - `_r` - register
 - `_v` - variable
 - `_t` - type
 - `_g` or UPPERCASE - generic
 - `_c` or UPPERCASE - constant
 - `_in/out` - ports
 - `_n` - active low
 - `_i` - internal signal

 - ports : `std_logic` and `std_logic_vector`
 - use `downto`
 - `entityname.vhd`
 - `tb_entityname.vhd`
 - `packagename_pkg.vhd`

 - 4 spaces
 - ascii
 - avoid `std_logic_unsigned`, etc.
