Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  6 23:39:39 2024
| Host         : Computer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: ddd/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ddd/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ddd/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: fiftyHzclk/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oneHzclk/clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: sixp25MHzclk/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thirtyHzclk/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.522        0.000                      0                  340        0.101        0.000                      0                  340        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.522        0.000                      0                  340        0.101        0.000                      0                  340        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 ddd/x_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddd/waiting_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.319ns (25.692%)  route 3.815ns (74.308%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.081    ddd/CLK
    SLICE_X44Y34         FDRE                                         r  ddd/x_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  ddd/x_red_reg[1]/Q
                         net (fo=7, routed)           0.720     6.258    ddd/x_red_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.382 r  ddd/start_i_3/O
                         net (fo=2, routed)           0.567     6.949    ddd/start_i_3_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.117     7.066 r  ddd/start_i_2/O
                         net (fo=3, routed)           0.473     7.539    ddd/start_i_2_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.348     7.887 r  ddd/waiting_i_4/O
                         net (fo=1, routed)           0.452     8.338    ddd/waiting_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124     8.462 r  ddd/waiting_i_2/O
                         net (fo=2, routed)           1.088     9.551    ddd/w/FSM_sequential_state_reg[0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.150     9.701 r  ddd/w/waiting_i_1/O
                         net (fo=1, routed)           0.514    10.215    ddd/w_n_0
    SLICE_X41Y41         FDRE                                         r  ddd/waiting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.787    ddd/CLK
    SLICE_X41Y41         FDRE                                         r  ddd/waiting_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)       -0.275    14.737    ddd/waiting_reg
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 ddd/x_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddd/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.479ns (28.820%)  route 3.653ns (71.180%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.557     5.078    ddd/CLK
    SLICE_X42Y32         FDSE                                         r  ddd/x_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDSE (Prop_fdse_C_Q)         0.518     5.596 f  ddd/x_green_reg[2]/Q
                         net (fo=6, routed)           0.854     6.451    ddd/x_green_reg_n_0_[2]
    SLICE_X42Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.575 r  ddd/x_green[6]_i_6/O
                         net (fo=2, routed)           0.567     7.142    ddd/x_green[6]_i_6_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.117     7.259 r  ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.446     7.705    ddd/x_green[6]_i_4_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.348     8.053 f  ddd/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.626     8.679    ddd/FSM_sequential_state[2]_i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.803 f  ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.689     9.492    ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.616 r  ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.470    10.086    ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124    10.210 r  ddd/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.210    ddd/FSM_sequential_state[2]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  ddd/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.443    14.784    ddd/CLK
    SLICE_X42Y37         FDRE                                         r  ddd/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.081    15.104    ddd/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 ddd/x_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddd/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.479ns (28.949%)  route 3.630ns (71.051%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.557     5.078    ddd/CLK
    SLICE_X42Y32         FDSE                                         r  ddd/x_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDSE (Prop_fdse_C_Q)         0.518     5.596 f  ddd/x_green_reg[2]/Q
                         net (fo=6, routed)           0.854     6.451    ddd/x_green_reg_n_0_[2]
    SLICE_X42Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.575 r  ddd/x_green[6]_i_6/O
                         net (fo=2, routed)           0.567     7.142    ddd/x_green[6]_i_6_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.117     7.259 r  ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.446     7.705    ddd/x_green[6]_i_4_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.348     8.053 f  ddd/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.626     8.679    ddd/FSM_sequential_state[2]_i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.803 f  ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.689     9.492    ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.616 r  ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.447    10.063    ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124    10.187 r  ddd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.187    ddd/FSM_sequential_state[0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  ddd/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.443    14.784    ddd/CLK
    SLICE_X42Y37         FDRE                                         r  ddd/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.079    15.102    ddd/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ddd/x_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddd/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.479ns (28.988%)  route 3.623ns (71.012%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.557     5.078    ddd/CLK
    SLICE_X42Y32         FDSE                                         r  ddd/x_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDSE (Prop_fdse_C_Q)         0.518     5.596 f  ddd/x_green_reg[2]/Q
                         net (fo=6, routed)           0.854     6.451    ddd/x_green_reg_n_0_[2]
    SLICE_X42Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.575 r  ddd/x_green[6]_i_6/O
                         net (fo=2, routed)           0.567     7.142    ddd/x_green[6]_i_6_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.117     7.259 r  ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.446     7.705    ddd/x_green[6]_i_4_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.348     8.053 f  ddd/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.626     8.679    ddd/FSM_sequential_state[2]_i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.803 f  ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.689     9.492    ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.616 r  ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.440    10.056    ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124    10.180 r  ddd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.180    ddd/FSM_sequential_state[1]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  ddd/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.443    14.784    ddd/CLK
    SLICE_X42Y37         FDRE                                         r  ddd/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.077    15.100    ddd/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 fiftyHzclk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftyHzclk/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.890ns (22.230%)  route 3.114ns (77.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     5.086    fiftyHzclk/CLK
    SLICE_X38Y44         FDRE                                         r  fiftyHzclk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  fiftyHzclk/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.097     6.702    fiftyHzclk/COUNT_reg[15]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.826 r  fiftyHzclk/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.405     7.231    fiftyHzclk/COUNT[0]_i_8__2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.355 r  fiftyHzclk/COUNT[0]_i_4__1/O
                         net (fo=1, routed)           0.433     7.788    fiftyHzclk/COUNT[0]_i_4__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.912 r  fiftyHzclk/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          1.178     9.090    fiftyHzclk/COUNT[0]_i_1__2_n_0
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.787    fiftyHzclk/CLK
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    fiftyHzclk/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 fiftyHzclk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftyHzclk/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.890ns (22.230%)  route 3.114ns (77.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     5.086    fiftyHzclk/CLK
    SLICE_X38Y44         FDRE                                         r  fiftyHzclk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  fiftyHzclk/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.097     6.702    fiftyHzclk/COUNT_reg[15]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.826 r  fiftyHzclk/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.405     7.231    fiftyHzclk/COUNT[0]_i_8__2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.355 r  fiftyHzclk/COUNT[0]_i_4__1/O
                         net (fo=1, routed)           0.433     7.788    fiftyHzclk/COUNT[0]_i_4__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.912 r  fiftyHzclk/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          1.178     9.090    fiftyHzclk/COUNT[0]_i_1__2_n_0
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.787    fiftyHzclk/CLK
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    fiftyHzclk/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 fiftyHzclk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftyHzclk/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.890ns (22.230%)  route 3.114ns (77.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     5.086    fiftyHzclk/CLK
    SLICE_X38Y44         FDRE                                         r  fiftyHzclk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  fiftyHzclk/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.097     6.702    fiftyHzclk/COUNT_reg[15]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.826 r  fiftyHzclk/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.405     7.231    fiftyHzclk/COUNT[0]_i_8__2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.355 r  fiftyHzclk/COUNT[0]_i_4__1/O
                         net (fo=1, routed)           0.433     7.788    fiftyHzclk/COUNT[0]_i_4__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.912 r  fiftyHzclk/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          1.178     9.090    fiftyHzclk/COUNT[0]_i_1__2_n_0
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.787    fiftyHzclk/CLK
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    fiftyHzclk/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 fiftyHzclk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftyHzclk/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.890ns (22.230%)  route 3.114ns (77.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     5.086    fiftyHzclk/CLK
    SLICE_X38Y44         FDRE                                         r  fiftyHzclk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  fiftyHzclk/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.097     6.702    fiftyHzclk/COUNT_reg[15]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.826 r  fiftyHzclk/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.405     7.231    fiftyHzclk/COUNT[0]_i_8__2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.355 r  fiftyHzclk/COUNT[0]_i_4__1/O
                         net (fo=1, routed)           0.433     7.788    fiftyHzclk/COUNT[0]_i_4__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.912 r  fiftyHzclk/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          1.178     9.090    fiftyHzclk/COUNT[0]_i_1__2_n_0
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.787    fiftyHzclk/CLK
    SLICE_X38Y48         FDRE                                         r  fiftyHzclk/COUNT_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    fiftyHzclk/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 ddd/y_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddd/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.364ns (30.105%)  route 3.167ns (69.895%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     5.086    ddd/CLK
    SLICE_X45Y39         FDRE                                         r  ddd/y_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  ddd/y_green_reg[4]/Q
                         net (fo=6, routed)           1.051     6.556    ddd/y_green_reg_n_0_[4]
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.855 r  ddd/i__carry_i_2/O
                         net (fo=1, routed)           0.568     7.423    ddd/i__carry_i_2_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.821 r  ddd/green_L2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.872     8.693    ddd/green_L2
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.817 r  ddd/oled_data[15]_i_3/O
                         net (fo=2, routed)           0.676     9.493    ddd/oled_data[15]_i_3_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.617 r  ddd/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000     9.617    ddd/p_0_in_0[10]
    SLICE_X40Y38         FDRE                                         r  ddd/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.785    ddd/CLK
    SLICE_X40Y38         FDRE                                         r  ddd/oled_data_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.031    15.041    ddd/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 sixp25MHzclk/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.305%)  route 3.058ns (78.695%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.566     5.087    sixp25MHzclk/CLK
    SLICE_X33Y47         FDRE                                         r  sixp25MHzclk/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sixp25MHzclk/COUNT_reg[13]/Q
                         net (fo=2, routed)           0.875     6.418    sixp25MHzclk/COUNT_reg[13]
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.542 r  sixp25MHzclk/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.640     7.182    sixp25MHzclk/COUNT[0]_i_7_n_0
    SLICE_X32Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.306 r  sixp25MHzclk/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.456     7.761    sixp25MHzclk/COUNT[0]_i_4_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  sixp25MHzclk/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.088     8.974    sixp25MHzclk/clear
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.436    14.777    sixp25MHzclk/CLK
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    sixp25MHzclk/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  sixp25MHzclk/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    sixp25MHzclk/COUNT_reg[24]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  sixp25MHzclk/COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    sixp25MHzclk/COUNT_reg[24]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  sixp25MHzclk/COUNT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    sixp25MHzclk/COUNT_reg[24]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  sixp25MHzclk/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    sixp25MHzclk/COUNT_reg[24]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y50         FDRE                                         r  sixp25MHzclk/COUNT_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  sixp25MHzclk/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    sixp25MHzclk/COUNT_reg[24]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  sixp25MHzclk/COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    sixp25MHzclk/COUNT_reg[28]_i_1_n_7
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  sixp25MHzclk/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    sixp25MHzclk/COUNT_reg[24]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  sixp25MHzclk/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.970    sixp25MHzclk/COUNT_reg[28]_i_1_n_5
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  sixp25MHzclk/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    sixp25MHzclk/COUNT_reg[24]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  sixp25MHzclk/COUNT_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.995    sixp25MHzclk/COUNT_reg[28]_i_1_n_6
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sixp25MHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sixp25MHzclk/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    sixp25MHzclk/CLK
    SLICE_X33Y49         FDRE                                         r  sixp25MHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sixp25MHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    sixp25MHzclk/COUNT_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  sixp25MHzclk/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    sixp25MHzclk/COUNT_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  sixp25MHzclk/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    sixp25MHzclk/COUNT_reg[24]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.995 r  sixp25MHzclk/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    sixp25MHzclk/COUNT_reg[28]_i_1_n_4
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    sixp25MHzclk/CLK
    SLICE_X33Y51         FDRE                                         r  sixp25MHzclk/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    sixp25MHzclk/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ddd/y_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddd/y_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.542%)  route 0.137ns (42.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.561     1.444    ddd/CLK
    SLICE_X43Y39         FDRE                                         r  ddd/y_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ddd/y_green_reg[6]/Q
                         net (fo=6, routed)           0.137     1.722    ddd/greeny/y_green_reg[6]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.767 r  ddd/greeny/y_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.767    ddd/greeny_n_6
    SLICE_X43Y39         FDRE                                         r  ddd/y_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     1.958    ddd/CLK
    SLICE_X43Y39         FDRE                                         r  ddd/y_green_reg[6]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.091     1.535    ddd/y_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ddd/y_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddd/y_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.561     1.444    ddd/CLK
    SLICE_X43Y39         FDRE                                         r  ddd/y_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ddd/y_green_reg[7]/Q
                         net (fo=5, routed)           0.146     1.731    ddd/greeny/y_green_reg[7]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.776 r  ddd/greeny/y_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    ddd/greeny_n_5
    SLICE_X43Y39         FDRE                                         r  ddd/y_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLOCK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     1.958    ddd/CLK
    SLICE_X43Y39         FDRE                                         r  ddd/y_green_reg[7]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.092     1.536    ddd/y_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BASYS_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  BASYS_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y37   ddd/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y37   ddd/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y37   ddd/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X47Y40   ddd/y_red_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X47Y40   ddd/y_red_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y40   ddd/y_red_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y40   ddd/y_red_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   fiftyHzclk/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   fiftyHzclk/COUNT_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   ddd/y_red_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   ddd/y_red_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   ddd/y_red_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   ddd/y_red_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   fiftyHzclk/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   fiftyHzclk/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   fiftyHzclk/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   fiftyHzclk/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   fiftyHzclk/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   fiftyHzclk/COUNT_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   ddd/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   ddd/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   ddd/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   sixp25MHzclk/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   sixp25MHzclk/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   thirtyHzclk/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   thirtyHzclk/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   thirtyHzclk/COUNT_reg[31]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   ddd/x_green_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   ddd/x_green_reg[1]/C



