Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//fs-caedm/tcowley0/EE 320/Lab7_EE320_Taylor_Cowley/tx.vhd" in Library work.
Architecture taylor of Entity tx is up to date.
Compiling vhdl file "//fs-caedm/tcowley0/EE 320/Lab7_EE320_Taylor_Cowley/seven_seg_control.vhd" in Library work.
Architecture best of Entity seven_segment_control is up to date.
Compiling vhdl file "//fs-caedm/tcowley0/EE 320/Lab7_EE320_Taylor_Cowley/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <winner>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <winner>).

Analyzing hierarchy for entity <tx> in library <work> (architecture <taylor>) with generics.
	BAUD_RATE = 19200
	CLK_RATE = 50000000

Analyzing hierarchy for entity <seven_segment_control> in library <work> (architecture <best>) with generics.
	COUNTER_BITS = 15


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <winner>).
WARNING:Xst:819 - "//fs-caedm/tcowley0/EE 320/Lab7_EE320_Taylor_Cowley/top.vhd" line 108: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <btn>
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <tx> in library <work> (Architecture <taylor>).
	BAUD_RATE = 19200
	CLK_RATE = 50000000
Entity <tx> analyzed. Unit <tx> generated.

Analyzing generic Entity <seven_segment_control> in library <work> (Architecture <best>).
	COUNTER_BITS = 15
Entity <seven_segment_control> analyzed. Unit <seven_segment_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <tx>.
    Related source file is "//fs-caedm/tcowley0/EE 320/Lab7_EE320_Taylor_Cowley/tx.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <tx_out>.
    Found 12-bit register for signal <bit_timer>.
    Found 12-bit adder for signal <bit_timer$addsub0000> created at line 67.
    Found 8-bit register for signal <shift_value>.
    Found 1-bit register for signal <tx_bit>.
    Found 1-bit register for signal <tx_out_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <tx> synthesized.


Synthesizing Unit <seven_segment_control>.
    Related source file is "//fs-caedm/tcowley0/EE 320/Lab7_EE320_Taylor_Cowley/seven_seg_control.vhd".
    Found 16x7-bit ROM for signal <seg>.
    Found 15-bit up counter for signal <counter>.
    Found 4-bit 4-to-1 multiplexer for signal <decode_THIS>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <seven_segment_control> synthesized.


Synthesizing Unit <top>.
    Related source file is "//fs-caedm/tcowley0/EE 320/Lab7_EE320_Taylor_Cowley/top.vhd".
WARNING:Xst:646 - Signal <busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <btn_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 20-bit comparator greatequal for signal <btn_out$cmp_ge0000> created at line 110.
    Found 20-bit up counter for signal <debounce_timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 2
 15-bit up counter                                     : 1
 20-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 4
 12-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 20-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <utx/state_reg/FSM> on signal <state_reg[1:12]> with one-hot encoding.
-----------------------------
 State       | Encoding
-----------------------------
 idle        | 000000000001
 start_state | 000000000010
 b0          | 000000000100
 b1          | 000000001000
 b2          | 000000010000
 b3          | 000000100000
 b4          | 000001000000
 b5          | 000010000000
 b6          | 000100000000
 b7          | 001000000000
 stop_state  | 010000000000
 re_turn     | 100000000000
-----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 2
 15-bit up counter                                     : 1
 20-bit up counter                                     : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 20-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <tx> ...

Optimizing unit <seven_segment_control> ...
WARNING:Xst:2677 - Node <utx/tx_busy> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 222
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 48
#      LUT2                        : 21
#      LUT2_L                      : 1
#      LUT3                        : 11
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 29
#      LUT4_D                      : 2
#      MUXCY                       : 53
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 74
#      FD                          : 15
#      FDC                         : 36
#      FDCE                        : 16
#      FDP                         : 3
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 13
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       64  out of   4656     1%  
 Number of Slice Flip Flops:             71  out of   9312     0%  
 Number of 4 input LUTs:                119  out of   9312     1%  
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    232    15%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)  | Load  |
------------------------------------------------------+------------------------+-------+
btn_out_cmp_ge0000(Mcompar_btn_out_cmp_ge0000_cy<8>:O)| NONE(*)(btn_out_0)     | 4     |
clk                                                   | BUFGP                  | 70    |
------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
reset                                          | IBUF                   | 35    |
debounce_timer_or0000(debounce_timer_or00001:O)| NONE(debounce_timer_0) | 20    |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.323ns (Maximum Frequency: 187.864MHz)
   Minimum input arrival time before clock: 4.235ns
   Maximum output required time after clock: 7.569ns
   Maximum combinational path delay: 7.811ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.323ns (frequency: 187.864MHz)
  Total number of paths / destination ports: 770 / 86
-------------------------------------------------------------------------
Delay:               5.323ns (Levels of Logic = 13)
  Source:            utx/bit_timer_1 (FF)
  Destination:       utx/bit_timer_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: utx/bit_timer_1 to utx/bit_timer_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  utx/bit_timer_1 (utx/bit_timer_1)
     LUT1:I0->O            1   0.704   0.000  utx/Madd_bit_timer_addsub0000_cy<1>_rt (utx/Madd_bit_timer_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  utx/Madd_bit_timer_addsub0000_cy<1> (utx/Madd_bit_timer_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<2> (utx/Madd_bit_timer_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<3> (utx/Madd_bit_timer_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<4> (utx/Madd_bit_timer_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<5> (utx/Madd_bit_timer_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<6> (utx/Madd_bit_timer_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<7> (utx/Madd_bit_timer_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<8> (utx/Madd_bit_timer_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<9> (utx/Madd_bit_timer_addsub0000_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  utx/Madd_bit_timer_addsub0000_cy<10> (utx/Madd_bit_timer_addsub0000_cy<10>)
     XORCY:CI->O           1   0.804   0.595  utx/Madd_bit_timer_addsub0000_xor<11> (utx/bit_timer_addsub0000<11>)
     LUT2:I0->O            1   0.704   0.000  utx/bit_timer_mux0002<0>1 (utx/bit_timer_mux0002<0>)
     FDC:D                     0.308          utx/bit_timer_11
    ----------------------------------------
    Total                      5.323ns (4.106ns logic, 1.217ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btn_out_cmp_ge0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            btn<0> (PAD)
  Destination:       btn_out_0 (LATCH)
  Destination Clock: btn_out_cmp_ge0000 falling

  Data Path: btn<0> to btn_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  btn_0_IBUF (btn_0_IBUF)
     LD:D                      0.308          btn_out_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 3)
  Source:            sw<6> (PAD)
  Destination:       utx/shift_value_6 (FF)
  Destination Clock: clk rising

  Data Path: sw<6> to utx/shift_value_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  sw_6_IBUF (Led_6_OBUF)
     LUT3:I0->O            1   0.704   0.595  utx/shift_value_mux0002<6>_SW0 (N6)
     LUT4:I0->O            1   0.704   0.000  utx/shift_value_mux0002<6> (utx/shift_value_mux0002<6>)
     FDCE:D                    0.308          utx/shift_value_6
    ----------------------------------------
    Total                      4.235ns (2.934ns logic, 1.301ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65 / 12
-------------------------------------------------------------------------
Offset:              7.569ns (Levels of Logic = 3)
  Source:            YEAH_CONTROL/counter_13 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: YEAH_CONTROL/counter_13 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.995  YEAH_CONTROL/counter_13 (YEAH_CONTROL/counter_13)
     LUT4:I0->O            7   0.704   0.883  YEAH_CONTROL/Mmux_decode_THIS81 (YEAH_CONTROL/decode_THIS<3>)
     LUT4:I0->O            1   0.704   0.420  YEAH_CONTROL/Mrom_seg41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      7.569ns (5.271ns logic, 2.298ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 15
-------------------------------------------------------------------------
Delay:               7.811ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       seg<6> (PAD)

  Data Path: sw<1> to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.610  sw_1_IBUF (Led_1_OBUF)
     LUT4:I1->O            7   0.704   0.883  YEAH_CONTROL/Mmux_decode_THIS41 (YEAH_CONTROL/decode_THIS<1>)
     LUT4:I0->O            1   0.704   0.420  YEAH_CONTROL/Mrom_seg21 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      7.811ns (5.898ns logic, 1.913ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.44 secs
 
--> 

Total memory usage is 262736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

