[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LVC1G123DCUR production of TEXAS INSTRUMENTS from the text:CLRCextRext/Cext\nRBA\nQ1\n2\n37\n6\n5\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015\nSN74LVC1G123 Single Retriggerable Monostable Multivibrator\nWithSchmitt-Trigger Inputs\n1Features 3Description\nThe SN74LVC1G123 device isasingle retriggerable\n1•Available intheTexas Instruments\nmonostable multivibrator designed for1.65-V to5.5-VNanoFree ™PackageVCCoperation.•Supports 5-VVCCOperation\nThis monostable multivibrator features output pulse-•Inputs Accept Voltages to5.5Vduration control bythree methods. Inthefirstmethod,•Max tpdof8nsat3.3VtheAinput islow, and theBinput goes high. Inthe\n•Supports Mixed-Mode Voltage Operation on second method, theBinput ishigh, and theAinput\ngoes low. Inthethird method, theAinput islow, the AllPorts\nBinput ishigh, andtheclear (CLR) input goes high.•Supports Down Translation toVCC\nTheoutput pulse duration isprogrammed byselecting •Schmitt-Trigger Circuitry onAandBInputs for\nexternal resistance and capacitance values. The Slow Input Transition Rates\nexternal timing capacitor must beconnected between•Edge Triggered From Active-High orActive-LowCextand Rext/Cext(positive) and anexternal resistorGated Logic Inputsconnected between Rext/Cextand VCC.Toobtain\n•Retriggerable forVery Long Output Pulses, Upto variable pulse durations, connect anexternal variable\n100% Duty Cycle resistance between Rext/Cextand VCC.The output\npulse duration also can bereduced bytaking CLR•Overriding Clear Terminates Output Pulselow.•Glitch-Free Power-Up Reset onOutputs\nPulse triggering occurs ataparticular voltage level•IoffSupports Live Insertion, Partial-Power-Downandisnotdirectly related tothetransition time oftheMode, andBack-Drive Protectioninput pulse. TheAandBinputs have Schmitt triggers•Latch-Up Performance Exceeds 100mAPerwith sufficient hysteresis tohandle slow input\nJESD 78,Class II transition rates with jitter-free triggering atthe\noutputs. •ESD Protection Exceeds JESD 22\n–2000-V Human-Body Model (A114-A)Device Information(1)\n–200-V Machine Model (A115-A)PART NUMBER PACKAGE BODY SIZE (NOM)\n–1000-V Charged-Device Model (C101)SSOP (8) 2.95 mm×2.80 mm\nSN74LVC1G123 VSSOP (8) 2.30 mm×2.00 mm2Applications\nDSBGA (8) 1.91 mm×0.91 mm\n•AVReceivers(1)Forallavailable packages, see theorderable addendum at\n•Blu-ray Players andHome Theaters theendofthedata sheet.\n•DVD Recorders andPlayers\nLogic Diagram (Positive Logic)•Desktop PCs orNotebook PCs\n•Digital Radio andInternet Radio Players\n•Digital Video Cameras (DVC)\n•Embedded PCs\n•GPS: Personal Navigation Devices\n•Mobile Internet Devices\n•Network Attached Storage (NAS)\n•Personal Digital Assistant (PDA)\n•Server PSU\n•Solid-State Drive (SSD): Client andEnterprise\n•Video Analytics Servers\n•Wireless Headsets, Keyboards, andMice\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Detailed Description ............................................ 11\n8.1 Overview ................................................................. 11 2Applications ........................................................... 1\n8.2 Functional Block Diagram ....................................... 11 3Description ............................................................. 1\n8.3 Feature Description ................................................. 114Revision History ..................................................... 2\n8.4 Device Functional Modes ........................................ 125PinConfiguration andFunctions ......................... 3\n9Application andImplementation ........................ 136Specifications ......................................................... 4\n9.1 Application Information ............................................ 136.1 Absolute Maximum Ratings ..................................... 4\n9.2 Typical Application ................................................. 136.2 ESD Ratings .............................................................. 4\n10Power Supply Recommendations ..................... 156.3 Recommended Operating Conditions ....................... 4\n11Layout ................................................................... 15 6.4 Thermal Information .................................................. 5\n11.1 Layout Guidelines ................................................. 15 6.5 Electrical Characteristics .......................................... 5\n11.2 Layout Example .................................................... 16 6.6 Timing Requirements ................................................ 6\n12Device andDocumentation Support ................. 16 6.7 Switching Characteristics, CL=15pF,–40°Cto\n85°C........................................................................... 7 12.1 Documentation Support ........................................ 16\n6.8 Switching Characteristics, CL=50pF,–40°Cto 12.2 Community Resources .......................................... 16\n85°C........................................................................... 712.3 Trademarks ........................................................... 16\n6.9 Switching Characteristics, CL=50pF,–40°Cto12.4 Electrostatic Discharge Caution ............................ 16125°C......................................................................... 712.5 Glossary ................................................................ 166.10 Operating Characteristics ........................................ 713Mechanical, Packaging, andOrderable6.11 Typical Characteristics ............................................ 8Information ........................................................... 167Parameter Measurement Information .................. 9\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(October 2013) toRevision D Page\n•Added Applications ,Device Information table, PinConfiguration andFunctions section, ESD Ratings table, Typical\nCharacteristics ,Feature Description section, Device Functional Modes ,Application andImplementation section,\nPower Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Removed duplicate Timing Requirements table .................................................................................................................... 6\nChanges from Revision B(January 2007) toRevision C Page\n•Updated document tonew TIdata sheet format. ................................................................................................................... 1\n•Updated Features ................................................................................................................................................................... 1\n•Updated operating temperature range. .................................................................................................................................. 4\n•Added Thermal Information table. .......................................................................................................................................... 5\n2 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\nBGND\nVCCQ\nCLR\n25\n34\n86\n17\nACext\nRext/Cext\n32\n4 51 A VCC\nRext/Cext B\nGNDCLR Cext\nQ678\nCext32\n58 1 A VCC\nB\nGNDCLRRext/Cext\nQ 467\nSN74LVC1G123\nwww.ti.com SCES586D –JULY 2004 –REVISED JUNE 2015\n5PinConfiguration andFunctions\nDCT PackageDCU Package8-Pin SSOP8-Pin VSSOPTopViewTopView\nSee mechanical drawings fordimensions.\nYZP Package\n8-Pin DSBGA\nBottom View\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nA 1 I Falling edge sensitive input; requires BandCLR tobeheld high.\nB 2 I Rising edge sensitive input; requires Atobeheld lowandCLR tobeheld high.\nCLR 3 I Clear, Active Low; also canoperate asrising edge sensitive input ifAisheld lowandBisheld high.\nGND 4 — Ground\nQ 5 O Output\nCext 6 — Connects only totheexternal capacitor\nRext/Cext 7 — Connects totheexternal capacitor andresistor\nVCC 8 — Power\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN74LVC1G123\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage –0.5 6.5 V\nVI Input voltage(2)–0.5 6.5 V\nVO Voltage applied toanyoutput inthehigh-impedance orpower-off state(2)–0.5 6.5 V\nVO Voltage applied toanyoutput inthehigh orlowstate(2)(3)–0.5 VCC+0.5 V\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through VCCorGND ±100 mA\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput andoutput negative-voltage ratings may beexceeded iftheinput andoutput clamp-current ratings areobserved.\n(3) Thevalue ofVCCisprovided intheRecommended Operating Conditions table.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)+2000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-+1000C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nOperating 1.65 5.5\nVCC Supply voltage V\nData retention only 1.5\nVCC=1.65 Vto1.95 V 0.65 ×VCC\nVCC=2.3Vto2.7V 1.7\nVIH High-level input voltage V\nVCC=3Vto3.6V 2\nVCC=4.5Vto5.5V 0.7×VCC\nVCC=1.65 Vto1.95 V 0.35 ×VCC\nVCC=2.3Vto2.7V 0.7\nVIL Low-level input voltage V\nVCC=3Vto3.6V 0.8\nVCC=4.5Vto5.5V 0.3×VCC\nVI Input voltage 0 5.5 V\nVO Output voltage 0 VCC V\nVCC=1.65 V –4\nVCC=2.3V –8\nIOH High-level output current –16 mA\nVCC=3V\n–24\nVCC=4.5V –32\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .\n4 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\nSN74LVC1G123\nwww.ti.com SCES586D –JULY 2004 –REVISED JUNE 2015\nRecommended Operating Conditions (continued)\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC=1.65 V 4\nVCC=2.3V 8\nIOL Low-level output current 16 mA\nVCC=3V\n24\nVCC=4.5V 32\nVCC=2V 5\nRext(2)External timing resistance kΩ\nVCC≥3V 1\nTA Operating free-air temperature –40 125 °C\n(2) Rext/CextisanI/Oandmust notbeconnected directly toGND orVCC.\n6.4 Thermal Information\nSN74LVC1G123\nTHERMAL METRIC(1)DCT (SSOP) DCU (VSSOP) YZP (DSBGA) UNIT\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 220 227 102 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\n–40°CTO85°C –40°CTO125°C\nPARAMETER TEST CONDITIONS VCC UNIT\nMIN TYP(1)MAX MIN TYP(1)MAX\n1.65 VtoIOH=–100µA VCC–0.1 VCC–0.15.5V\nIOH=–4mA 1.65 V 1.2 1.2\nIOH=–8mA 2.3V 1.9 1.9VOH V\nIOH=–16mA 2.4 2.4\n3V\nIOH=–24mA 2.3 2.3\nIOH=–32mA 4.5V 3.8 3.8\n1.65 VtoIOL=100µA 0.1 0.15.5V\nIOL=4mA 1.65 V 0.45 0.45\nIOL=8mA 2.3V 0.3 0.3VOL V\nIOL=16mA 0.4 0.4\n3V\nIOL=24mA 0.55 0.55\nIOL=32mA 4.5V 0.55 0.55\nRext/Cext(2)B=GND, A=CLR =VCC ±0.25 ±0.251.65 VtoII µA5.5V A,B,CLR VI=5.5VorGND ±1 ±1\nIoff A,B,Q,CLR VIorVO=5.5V 0 ±10 ±10 µA\nICC Quiescent VI=VCCorGND, IO=0 5.5V 20 20 µA\n1.65 V 165 165\n2.3V 220 220\nICC Active state VI=VCCorGND, Rext/Cext=0.5VCC 3V 280 280 µA\n4.5V 650 650\n5.5V 975 975\nCI VI=VCCorGND 3.3V 3 pF\n(1) Alltypical values areatVCC=3.3V,TA=25°C.\n(2) This testisperformed with theterminal intheOFF-state condition.\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN74LVC1G123\nA\nB\nCLR\nQ\ntw tw tw + trrtrr\nRext/Cext\nVCC\nR\nC\nCextRext/Cext\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\n6.6 Timing Requirements\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 8)\n–40°CTO125°C\nVCC=1.8V VCC=2.5V VCC=3.3V VCC=5VPARAMETER TEST CONDITIONS UNIT±0.15 V ±0.2V ±0.3V ±0.5V\nMIN TYP MIN TYP MIN TYP MIN TYP\nCLR 8 4 3 2.5\ntwIN Pulse duration ns\nAorBtrigger 8 4 3 2.5\nCext=100pF 5.5 4.5 ns\nRext=1kΩ\nCext=100µF 1.4 1.1 µs\ntrr Pulse retrigger time\nCext=100pF 75 45 ns\nRext=5kΩ\nCext=100µF 1.8 1.4 µs\nFigure 1.Required Timing Circuit\nFigure 2.Input/Output Timing Diagram\n6 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\nSN74LVC1G123\nwww.ti.com SCES586D –JULY 2004 –REVISED JUNE 2015\n6.7 Switching Characteristics, CL=15pF,–40°Cto85°C\nover recommended operating free-air temperature range, CL=15pF(unless otherwise noted) (see Figure 8)\n–40°CTO85°C\nFROM TO VCC=1.8V VCC=2.5V VCC=3.3V VCC=5VPARAMETER UNIT(INPUT) (OUTPUT) ±0.15 V ±0.2V ±0.3V ±0.5V\nMIN TYP MAX MIN MAX MIN MAX MIN MAX\nAorB 7 18.5 52 4 17 3 11.5 2 7.6\ntpd CLR Q 5 12.4 34 3 11.5 2 8 1.5 5.5 ns\nCLR trigger 7 17.4 54 4 15.5 3 10.5 2 7\n6.8 Switching Characteristics, CL=50pF,–40°Cto85°C\nover recommended operating free-air temperature range, CL=50pF(unless otherwise noted) (see Figure 9)\n–40°CTO85°C\nFROM TO TEST VCC=1.8V VCC=2.5V VCC=3.3V VCC=5VPARAMETER UNIT(INPUT) (OUTPUT) CONDITIONS ±0.15 V ±0.2V ±0.3V ±0.5V\nMIN TYP(1)MAX MIN MAX MIN MAX MIN MAX\nAorB 6 18.6 57 3 18.5 2 12.5 1.5 8.2\ntpd CLR Q 4 11.6 36.5 2 12.5 1.5 8.6 1.5 6 ns\nCLR trigger 5 17.3 59 2.5 17 2 11.5 1.5 7.5\nCext=28pF,225 600 190 220 170 200 150 180 nsRext=2kΩ\nCext=0.01μF,twOUT(2)Q 100 110 100 110 100 110 100 110 µsRext=10kΩ\nCext=0.1μF,1 1.1 1 1.1 1 1.1 1 1.1 msRext=10kΩ\n(1) TA=25°C\n(2) tw=Duration ofpulse atQoutput\n6.9 Switching Characteristics, CL=50pF,–40°Cto125°C\nover recommended operating free-air temperature range, CL=50pF(unless otherwise noted) (see Figure 9)\n–40°CTO125°C\nFROM TO TEST VCC=1.8V VCC=2.5V VCC=3.3V VCC=5VPARAMETER UNIT(INPUT) (OUTPUT) CONDITIONS ±0.15 V ±0.2V ±0.3V ±0.5V\nMIN TYP(1)MAX MIN MAX MIN MAX MIN MAX\nAorB 6 58 3 19.5 2 13.2 1.5 8.7\ntpd CLR Q 4 37 2 13.5 1.5 9.2 1.5 6.5 ns\nCLR trigger 5 60 2.5 18 2 12 1.5 8\nCext=28pF,225 600 190 220 170 200 150 180 nsRext=2kΩ\nCext=0.01 µF,twOUT(2)Q 100 110 100 110 100 110 100 110 µsRext=10kΩ\nCext=0.1µF,1 1.1 1 1.1 1 1.1 1 1.1 msRext=10kΩ\n(1) TA=25°C\n(2) tw=Duration ofpulse atQoutput\n6.10 Operating Characteristics\nTA=25°C\nVCC=1.8VVCC=2.5VVCC=3.3VVCC=5V\nPARAMETER TEST CONDITIONS UNIT\nTYP TYP TYP TYP\nRext=1kΩ,35 37NoCext Power dissipation A=low, B=high,Cpd pFcapacitance CLR =10MHz Rext=5kΩ,41 40NoCext\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN74LVC1G123\n0.0110\n1.65 2.3 3 3.3 4.5 5 5.5MinimumRetrigger Time −µs\nVCC− Supply Voltage − V1000 pF0.01 µF\n10 pF0.11\n100 pF\n109\n106\n103\n1108\n107\n105\n104\n102\n101tw− Output Pulse Duration − ns\nCext− External Timing Capacitance − pF10 102 103 104 105 106VCC= 5 V\nTA= 25°C\nRL=\n1 kΩ\n5 kΩ\n10 kΩ\n100 k Ω\n200 k Ω\ntw− Output Pulse Duration Constant − K\nVCC− Supply Voltage − V0 1 2 3 4 60.90.9511.051.11.151.21.251.3\n51000 pF\n0.01\nµF\n0.1 Fµ\nµ\ntw− Output Pulse Duration − ns\nCext− External Timing Capacitance − pF109\n106\n103\n10 102 103 104 105 1061108\n107\n105\n104\n102\n101VCC= 1.8 V\nTA= 25°C\nRL=\n5 kΩ\n10 kΩ\n100 k Ω\n200 k Ω\n109\n106\n103\n1108\n107\n105\n104\n102\n101tw− Output Pulse Duration − ns\nCext− External Timing Capacitance − pF10 102 103 104 105 106VCC= 3.3 V\nTA= 25°C\nRL=\n1 kΩ\n5 kΩ\n10 kΩ\n100 k Ω\n200 k Ω\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\n6.11 Typical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nFigure 3.Output Pulse Duration Figure 4.Output Pulse Duration\nvsExternal Timing Capacitance vsExternal Timing Capacitance\nFigure 5.Output Pulse Duration Figure 6.Output Pulse Duration Constant\nvsExternal Timing Capacitance vsSupply Voltage\nFigure 7.Minimum Retrigger Time\nvsSupply Voltage\n8 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMES\nINVERTING AND NONINVERTING OUTPUTSVOLTAGE WAVEFORMS\nPULSE DURA TION\ntPLH\ntPHLtPHL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at VLOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVOHtPZL\ntPZHtPLZ\ntPHZVLOAD/20 V\nVOL + VD\nVOH − VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntPLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z O = 50 W.\nD.The outputs are measured one at a time, with one transition per measurement.\nE. tPLZ and tPHZ are the same as t dis.\nF. tPZL and tPZH are the same as t en.\nG. tPLH and tPHL are the same as t pd.\nH.All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.15 V\n2.5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.2 V\n3.3 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.3 V\n5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.5 V1 MW\n1 MW\n1 MW\n1 MWVCC RL\n2 × VCC\n2 × VCC\n6 V\n2 × VCCVLOAD CL\n15 pF\n15 pF\n15 pF\n15 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n3 V\nVCCVI\nVCC/2\nVCC/2\n1.5 V\nVCC/2VMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN74LVC1G123\nwww.ti.com SCES586D –JULY 2004 –REVISED JUNE 2015\n7Parameter Measurement Information\nFigure 8.Load Circuit andVoltage Waveforms\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN74LVC1G123\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMES\nINVERTING AND NONINVERTING OUTPUTSVOLTAGE WAVEFORMS\nPULSE DURA TION\ntPLH\ntPHLtPHL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at VLOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVOHtPZL\ntPZHtPLZ\ntPHZVLOAD/20 V\nVOL + VD\nVOH − VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntPLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z O = 50 W.\nD.The outputs are measured one at a time, with one transition per measurement.\nE. tPLZ and tPHZ are the same as t dis.\nF. tPZL and tPZH are the same as t en.\nG. tPLH and tPHL are the same as t pd.\nH.All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.15 V\n2.5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.2 V\n3.3 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.3 V\n5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.5 V1 kW\n500 W\n500 W\n500 WVCC RL\n2 × VCC\n2 × VCC\n6 V\n2 × VCCVLOAD CL\n30 pF\n30 pF\n50 pF\n50 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n3 V\nVCCVI\nVCC/2\nVCC/2\n1.5 V\nVCC/2VMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\nParameter Measurement Information (continued)\nFigure 9.Load Circuit andVoltage Waveforms\n10 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\nCLRCextRext/Cext\nRBA\nQ1\n2\n37\n6\n5\nSN74LVC1G123\nwww.ti.com SCES586D –JULY 2004 –REVISED JUNE 2015\n8Detailed Description\n8.1 Overview\nThe SN74LVC1G123 device isasingle retriggerable monostable multivibrator designed for1.65-V to5.5-V VCC\noperation.\nThis monostable multivibrator features output pulse-duration control bythree methods. Inthefirstmethod, theA\ninput islow, andtheBinput goes high. Inthesecond method, theBinput ishigh, andtheAinput goes low. In\nthethird method, theAinput islow, theBinput ishigh, andtheclear (CLR) input goes high.\nThe output pulse duration isprogrammed byselecting external resistance andcapacitance values. The external\ntiming capacitor must beconnected between Cextand Rext/Cext(positive) and anexternal resistor connected\nbetween Rext/CextandVCC.Toobtain variable pulse durations, connect anexternal variable resistance between\nRext/CextandVCC.Theoutput pulse duration also canbereduced bytaking CLR low.\nPulse triggering occurs ataparticular voltage level and isnotdirectly related tothetransition time oftheinput\npulse. The Aand Binputs have Schmitt triggers with sufficient hysteresis tohandle slow input transition rates\nwith jitter-free triggering attheoutputs.\nOnce triggered, thebasic pulse duration canbeextended byretriggering thegated low-level-active (A)orhigh-\nlevel-active (B)input. Pulse duration canbereduced bytaking CLR low. CLR canbeused tooverride AorB\ninputs. Theinput/output timing diagram illustrates pulse control byretriggering theinputs andearly clearing.\nThe SN74LVC1G123 device isfully specified forpartial-power-down applications using Ioff.The Ioffcircuitry\ndisables theoutputs, preventing damaging current backflow through thedevice when itispowered down.\nNanoFree ™package technology isamajor breakthrough inICpackaging concepts, using thedieasthe\npackage.\n8.2 Functional Block Diagram\n8.3 Feature Description\nThis part isavailable intheTexas Instruments NanoFree ™package. Itsupports 5-VVCCoperation andaccepts\ninputs upto5.5V.Themax tpdis8nsat3.3V.Itsupports mixed-mode voltage operation onallports.\nDown translation canbeachieved toVCCfrom upto5.5V.\nSchmitt-trigger circuitry onAandBinputs allows forslow input transition rates. Thedevice canbeedge triggered\nfrom active-high oractive-low gated logic inputs. Itcansupport upto100% duty cycle from retriggering.\nClear canbeused toterminate theoutput pulse early.\nGlitch-free power-up reset isonalloutputs.\nIoffsupports liveinsertion, partial-power-down mode, andback-drive protection.\nLatch-up performance exceeds 100mAperJESD 78,Class II.\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN74LVC1G123\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\n8.4 Device Functional Modes\nTable 1liststhefunctional modes fortheSN74LVC1G123.\nTable 1.Function Table\nINPUTS OUTPUTS\nQ CLR A B\nL X X L\nX H X L(1)\nX X L L(1)\nH L ↑\nH ↓ H\n↑ L H\n(1) These outputs arebased ontheassumption thattheindicated\nsteady-state conditions attheAandBinputs have been setuplong\nenough tocomplete anypulse started before thesetup.\n12 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\n7\n61\n52\n38\nR\nC\n4A\nB\nCLR\nGNDVCC\nRext/Cext\nCext\nQSN74LVC1G123\nOUTPUTVCC\nVCCVCC\nS1RPU\nSN74LVC1G123\nwww.ti.com SCES586D –JULY 2004 –REVISED JUNE 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe SN74LVC1G123 can beused formany applications. The application shown here isaswitch debounce\ncircuit. Many switches produce multiple triggers when pressed, andthedebounce circuit turns themany triggers\nintoone. This circuit takes advantage oftheretrigger capability oftheSN74LVC1G123 inthattheoutput pulse\nlength only hastobelonger than thelongest individual bounce (typically less than 1ms).\n9.2 Typical Application\nFigure 10.Typical Application oftheSN74LVC1G123\n9.2.1 Design Requirements\n1.Recommended Input Conditions:\n–Forspecified high andlowlevels, seeVIHandVILinRecommended Operating Conditions .\n–Inputs andoutputs areovervoltage tolerant, allowing them togoashigh as4.6Vatanyvalid VCC.\n2.Recommended Output Conditions:\n–Load current should notexceed values listed inRecommended Operating Conditions .\n9.2.2 Detailed Design Procedure\nThevalues forVCC,RPU,R,andCmust beselected forproper operation.\nVCCisselected at1.8V.This value isusually driven bythelogic voltage ofthesystem, butisarbitrary inthis\ncase.\nRPUisselected at10kΩ.\nRandCareselected viatheplots inApplication Curves andarebased onthetime desired fortheoutput pulse.\nInthiscase, theoutput pulse willbe1ms.Since thesupply voltage hasbeen selected at1.8V,Figure 11is\nused todetermine theRandCvalues required. First convert thedesired pulse width (tw),1ms,tons.This yields\n106ns.Next follow thatlineacross toseewhich RandCvalues intersect it.\nRisselected at10kΩbecause thatlineintersects nicely with 106nsand105pF,making theselection ofCat0.1\nµFeasy.\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN74LVC1G123\n109\n106\n103\n1108\n107\n105\n104\n102\n101tw− Output Pulse Duration − ns\nCext− External Timing Capacitance − pF10 102 103 104 105 106VCC= 5 V\nTA= 25°C\nRL=\n1 kΩ\n5 kΩ\n10 kΩ\n100 k Ω\n200 k Ω\ntw− Output Pulse Duration Constant − K\nVCC− Supply Voltage − V0 1 2 3 4 60.90.9511.051.11.151.21.251.3\n51000 pF\n0.01\nµF\n0.1 Fµ\nµ\ntw− Output Pulse Duration − ns\nCext− External Timing Capacitance − pF109\n106\n103\n10 102 103 104 105 1061108\n107\n105\n104\n102\n101VCC= 1.8 V\nTA= 25°C\nRL=\n5 kΩ\n10 kΩ\n100 k Ω\n200 k Ω\n109\n106\n103\n1108\n107\n105\n104\n102\n101tw− Output Pulse Duration − ns\nCext− External Timing Capacitance − pF10 102 103 104 105 106VCC= 3.3 V\nTA= 25°C\nRL=\n1 kΩ\n5 kΩ\n10 kΩ\n100 k Ω\n200 k Ω\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\nTable 2.Application Specific Values\nPARAMETER VALUE\nVCC 1.8V\nRPU 10kΩ\ntw 1ms\nR(Rext) 10kΩ\nC(Cext) 0.1µF\nInaddition totheshown components, a0.1-µFdecoupling capacitor from VCCtoground should beplaced as\nclose aspossible tothedevice.\n9.2.3 Application Curves\nFigure 11.Output Pulse Duration Figure 12.Output Pulse Duration\nvsExternal Timing Capacitance vsExternal Timing Capacitance\nFigure 13.Output Pulse Duration Figure 14.Output Pulse Duration Constant\nvsExternal Timing Capacitance vsSupply Voltage\n14 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\n0.0110\n1.65 2.3 3 3.3 4.5 5 5.5MinimumRetrigger Time −µs\nVCC− Supply Voltage − V1000 pF0.01 µF\n10 pF0.11\n100 pF\nSN74LVC1G123\nwww.ti.com SCES586D –JULY 2004 –REVISED JUNE 2015\nFigure 15.Minimum Retrigger Time\nvsSupply Voltage\n10Power Supply Recommendations\nThe power supply canbeanyvoltage between theminimum and maximum supply voltage rating listed inthe\nRecommended Operating Conditions .\nEach VCCterminal should have agood bypass capacitor toprevent power disturbance. Fordevices with asingle\nsupply, a0.1-μFbypass capacitor isrecommended. Ifmultiple pins arelabeled VCC,then a0.01-μFor0.022-μF\ncapacitor isrecommended foreach VCCbecause theVCCpins aretiedtogether internally. Fordevices with dual-\nsupply pins operating atdifferent voltages, forexample VCCandVDD,a0.1-µFbypass capacitor isrecommended\nforeach supply pin.Toreject different frequencies ofnoise, usemultiple bypass capacitors inparallel. Capacitors\nwith values of0.1μFand1μFarecommonly used inparallel. Thebypass capacitor should beinstalled asclose\ntothepower terminal aspossible forbest results.\n11Layout\n11.1 Layout Guidelines\nReflections andmatching areclosely related totheloop antenna theory butaredifferent enough tobediscussed\nseparately from thetheory. When aPCB trace turns acorner ata90°angle, areflection canoccur. Areflection\noccurs primarily because ofthechange ofwidth ofthetrace. Attheapex oftheturn, thetrace width increases to\n1.414 times thewidth. This increase upsets thetransmission-line characteristics, especially thedistributed\ncapacitance and self–inductance ofthetrace which results inthereflection. NotallPCB traces canbestraight\nand therefore some traces must turn corners. Figure 16shows progressively better techniques ofrounding\ncorners. Only thelastexample (BEST) maintains constant trace width andminimizes reflections.\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN74LVC1G123\nWORST BETTER BEST\n1W min.\nW2W\nSN74LVC1G123\nSCES586D –JULY 2004 –REVISED JUNE 2015 www.ti.com\n11.2 Layout Example\nFigure 16.Trace Example\n12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\nImplications ofSlow orFloating CMOS Inputs ,SCBA004\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nNanoFree, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n16 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G123\nPACKAGE OPTION ADDENDUM\nwww.ti.com 29-Jan-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n74LVC1G123DCTRE4 ACTIVE SM8 DCT 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23\n(R, Z)\n74LVC1G123DCTRG4 ACTIVE SM8 DCT 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23\n(R, Z)\n74LVC1G123DCTTE4 ACTIVE SM8 DCT 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23\n(R, Z)\n74LVC1G123DCTTG4 ACTIVE SM8 DCT 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23\n(R, Z)\n74LVC1G123DCURE4 ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23R\n74LVC1G123DCURG4 ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23R\n74LVC1G123DCUTG4 ACTIVE VSSOP DCU 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23R\nSN74LVC1G123DCTR ACTIVE SM8 DCT 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23\n(R, Z)\nSN74LVC1G123DCTT ACTIVE SM8 DCT 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C23\n(R, Z)\nSN74LVC1G123DCUR ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C23Q, C23R)\nSN74LVC1G123DCUT ACTIVE VSSOP DCU 8250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C23J, C23Q, C23R)\n    \nSN74LVC1G123YZPR ACTIVE DSBGA YZP 83000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 (D87, D8N)\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 29-Jan-2021\nAddendum-Page 2Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\n74LVC1G123DCURG4 VSSOP DCU 83000 180.0 8.42.253.351.054.08.0 Q3\n74LVC1G123DCUTG4 VSSOP DCU 8250 180.0 8.42.253.351.054.08.0 Q3\nSN74LVC1G123DCTR SM8 DCT 83000 177.8 12.43.454.41.454.012.0 Q3\nSN74LVC1G123DCTR SM8 DCT 83000 180.0 13.03.354.51.554.012.0 Q3\nSN74LVC1G123DCTT SM8 DCT 8250 180.0 13.03.354.51.554.012.0 Q3\nSN74LVC1G123DCTT SM8 DCT 8250 177.8 12.43.454.41.454.012.0 Q3\nSN74LVC1G123DCUR VSSOP DCU 83000 180.0 8.42.253.351.054.08.0 Q3\nSN74LVC1G123DCUR VSSOP DCU 83000 178.0 9.52.253.351.054.08.0 Q3\nSN74LVC1G123YZPR DSBGA YZP 83000 178.0 9.21.022.020.634.08.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 27-May-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\n74LVC1G123DCURG4 VSSOP DCU 83000 202.0 201.0 28.0\n74LVC1G123DCUTG4 VSSOP DCU 8250 202.0 201.0 28.0\nSN74LVC1G123DCTR SM8 DCT 83000 183.0 183.0 20.0\nSN74LVC1G123DCTR SM8 DCT 83000 182.0 182.0 20.0\nSN74LVC1G123DCTT SM8 DCT 8250 182.0 182.0 20.0\nSN74LVC1G123DCTT SM8 DCT 8250 183.0 183.0 20.0\nSN74LVC1G123DCUR VSSOP DCU 83000 202.0 201.0 28.0\nSN74LVC1G123DCUR VSSOP DCU 83000 202.0 201.0 28.0\nSN74LVC1G123YZPR DSBGA YZP 83000 220.0 220.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 27-May-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n4.25\n3.75 TYP\n1.31.06X 0.65\n8X 0.300.152X\n1.95\n(0.15) TYP\n0- 80.10.00.25\nGAGE PLANE\n0.60.2A\n3.152.75\nNOTE 3\nB2.92.7\nNOTE 4\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.18\n0.13 C A B54PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n(3.8)\n0.07 MAX\nALL AROUND0.07 MINALL AROUND8X (1.1)\n8X (0.4)\n6X (0.65)(R0.05)TYP\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X1\n458\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METALSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(3.8)6X (0.65)8X (0.4)8X (1.1)\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15X\nwww.ti.comPACKAGE OUTLINE\nC\n0.5 MAX\n0.19\n0.15\n1.5\nTYP0.5  TYP\n8X 0.250.210.5\nTYPB EA\nD\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP0.05 C\nB\n1 2\n0.015 C A BSYMM\nSYMM C\nADSCALE  8.000\nD: Max = \nE: Max = 1.918 mm, Min = \n0.918 mm, Min = 1.858 mm\n0.858 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n8X ( 0.23)(0.5) TYP\n(0.5) TYP\n(0.23)\nMETAL0.05 MAX(0.23)\nSOLDER MASK\nOPENING0.05 MIN\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nD\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n8X ( 0.25)(R0.05) TYP\nMETAL\nTYP\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\nD\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LVC1G123DCUR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 1.65V to 5.5V
  - Maximum Input Voltage: 5.5V
  - Absolute Maximum Supply Voltage: -0.5V to 6.5V

- **Current Ratings:**
  - Continuous Output Current: ±50 mA
  - Continuous Current through VCC or GND: ±100 mA
  - High-Level Output Current (IOH): Up to -32 mA (depending on VCC)
  - Low-Level Output Current (IOL): Up to 32 mA (depending on VCC)

- **Power Consumption:**
  - Quiescent Current (ICC): 20 µA (at VCC = 5.5V)
  - Active State Current: 280 µA (at VCC = 3V)

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - VSSOP (8-pin) or DSBGA (8-pin)

- **Special Features:**
  - Retriggerable monostable multivibrator
  - Schmitt-trigger inputs for slow input transition rates
  - Glitch-free power-up reset on outputs
  - Supports mixed-mode voltage operation
  - Ioff supports live insertion and partial power-down mode
  - Latch-up performance exceeds 100 mA per JESD 78, Class II
  - ESD protection exceeds 2000V (HBM)

- **Moisture Sensitive Level (MSL):**
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **SN74LVC1G123** is a single retriggerable monostable multivibrator designed for operation within a voltage range of 1.65V to 5.5V. It features Schmitt-trigger inputs that allow it to handle slow input transition rates, making it suitable for applications where input signals may not be perfectly clean. The output pulse duration can be controlled through external resistors and capacitors, allowing for flexible timing applications.

#### Typical Applications:
- **Switch Debounce Circuits:** The SN74LVC1G123 can be used to eliminate multiple triggers from mechanical switches, ensuring that only a single pulse is generated for each press.
- **Timing Applications:** It can be employed in various timing circuits where precise pulse widths are required.
- **Signal Conditioning:** The device can be used in applications that require signal shaping or conditioning, particularly in digital communication systems.
- **Consumer Electronics:** Commonly found in devices such as Blu-ray players, DVD recorders, and digital cameras, where timing and control signals are essential.

This component is ideal for applications requiring reliable timing and pulse generation, particularly in environments where voltage levels may vary or where slow signal transitions are present.