--debug "typical" --relax -L "xil_defaultlib" -L "unisims_ver" -L "unimacro_ver" -L "secureip" --snapshot "testbench_behav" --prj "/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.sim/sim_1/behav/testbench.prj" "xil_defaultlib.testbench" "xil_defaultlib.glbl" 
